## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



date: 2003/01/15

## HITACHI SEMICONDUCTOR TECHNICAL UPDATE

Classification of Production	Microprocessor			No	TN-SH7-455A/E	Rev	1	
ТНЕМЕ	Notice concerning consumption Classification of Information			2. Si 3. L 4. C	<ol> <li>Supplement of Documents</li> <li>Limitation of Use</li> <li>Change of Mask</li> </ol>			
PRODUCT NAME	SH7750 SH7750S SH7750R SH7751 SH7751R SH-4 core use product	Lot No. All lots	Reference Documents		SH7750 series hardware manual		tive Date	

## 1. Summary

After power-on reset, until it executes more than one instruction among the following arithmetic operation or floating point arithmetic instructions, the specification of the consumption current at sleep mode and standby mode might be unwarrantable.

(1) Arithmetic operation instruction

MAC.W, MAC.L

- (2) Floating point operation instruction
  - (I) At the time of FPSCR.PR = 0:

FADD, FSUB, FMUL, FMAC, FLOAT, FTRC, FDIV, FSQRT, FIPR, FTRV

(II) At the time of FPSCR.PR = 1:

FADD, FSUB, FMUL, FLOAT, FTRC, FDIV, FSQRT, FCNVSD, FCNVDS

## 2. Workaround

Between the power-on reset and the transfer to the sleep mode or the standby mode, one or more of the above-mentioned instructions are executed.

(Example) When you reduce the influence on FPSCR etc., the following two instructions are arranged from H 'A0000000.

Address Example of instruction

H'A0000000 FLDI1 FR0

H'A0000002 FADD FR0,FR0 ; Because 1 is loaded into FR0 by FLDI1 FR0,

: ; 1 is not set in the cause/flag bit of FPSCR.