## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

## RENESAS TECHNICAL UPDATE

Classification of Production	MPU&MCU			No	TN-SH7-492A/E	Rev	1
THEME	Notice about The MMC transfer data block size multiblock read comma	in C	Classification of Information	$\begin{array}{ccc} 2. & S \\ \hline 3. & L \\ 4. & C \end{array}$	pec change Supplement of Documents Limitation of Use Change of Mask Change of Production Line		
		Lot No.			*	Effec	tive Date
PRODUCT NAME	SH7760	All	Reference Documents	SH7760 hardware manual (ADE-602-291) Eternity		1	
read comma	e following notes about the	problem o	f the MMCIF	<sup>7</sup> data b	lock size in the multiblock		
1. Summary							
	ay not receive the command re-	-	-		-		
first data block CMD18 to the r	before receiving the end bit of eccive device.	the commar	nd response. It	may occ	cur after MMCIF sends		
2. Condition in v	which the problem occurs						
When all of the	following operations consist, t	he problem	occurs.				
(1) The multib	lock read command (CMD18)	is sent.					
(2) The transfe	r data block size is setting to 1	,2,4 or 8 by	te(s).				
(3) The end bit	t of the command response is re	eceived afte	r the end bit of	the first	t data block is received.		
3. Workaround	for this problem						
	er data block size in Transfer E ID18 is transmitted.	Byte Numbe	r Count Regist	er (TBC	(R) must be more than 16 bytes		
		response is	received befor	e the en	d bit of the first data block is receiv	ed.	
	r data block size is 1,2,4 or 8 b	-				,	
		-			d response is received before the en	d bit	
of the first	t data block is received.						
NAC C	cycles + Read Data cycles > (	NCR Cycles	+ Response cy	cles)			
Please con	nfirm the NAC and NCR in the s	pec of targe	et devices to co	mmunic	cate.		

		$\leftarrow$ NCR cycles $\rightarrow$	Response cy	$\frac{\text{ycles}}{2}$	S	Start bit
CMD	Host command		S T content	CRC E	Т	Transmitter bit
I		NAC cycles	Read Di	ata cycles	Е	End bit
					D	Data bits
DAT			S D ********	* D CRC E	*	Repetition
					CRC	CRC bits
		1			· · · · ·	

figure.1 Timing of receiving the command response and data