Date: Aug. 22, 2014

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-SH7-A893A/E	Rev.	1.00
Title	Addition of the description about the minimum of idle cycles on the internal bus of the bus s controller (BSC)	Information Category	Technical Notification			
		Lot No.		SH7211 Group Hardware Manual (REJ09B0344-0300) SH7280 Group, SH7243 Group User's Manual: Hardware (R01UH0229EJ0300)		al
Applicable Product	SH7210 Series SH7243 Series SH7280 Series	All lots	Reference Document			User's

We would like to inform you of the corrections in the minimum number of idle cycles on the internal bus of the bus state controller (BSC) in the above applicable products.

[Correction of Errors in the User's Manuals]

Corrections in the User's Manuals are given below, using the SH7280 Group, SH7243 Group User's Manual: Hardware as an example.

9.5.10 Wait between Access Cycles

[Before correction (p.377)]

Table 9.22 Minimum Number of Idle Cycles on Internal Bus (CPU Operation)

CPU Operation	Clock Ratio (Ιφ:Βφ)						
	4:1	2:1	1:1				
Write → write	2	2	3				
Write → read	0	0	1				
Read → write	2	2	3				
Read → read	0	0	1				

[After correction]

Table 9.22 Minimum Number of Idle Cycles on Internal Bus (CPU Operation)

CPU Operation	Clock Ratio (Ιφ:Βφ)						
	4:1	2:1	1:1				
Write → write	0	0	0				
Write → read	0	0	0				
Read → write	2 or 0* ¹	2 or 0*1	3 or 0*1				
Read → read	0	0	0				

Operating conditions:

- 1. The bits for setting the idle cycles between access cycles in CS1BCR and CS2BCR are all set to 0.
- 2. In CS1WCR and CS2WCR, the WM bit is set to 1 (external WAIT pin disabled), the SW[1:0] bits are set to 00 (CS assertion is not extended), and the HW[1:0] bits are set to 00 (CS negation is not extended).
- 3. For both the CS1 and CS2 spaces, SRAM devices are connected, the bit width is 16 bits.
- 4. The unit of access by the CPU data transfer instructions is 16 bits (MOV.W).



Note: 1. This is the case where fetching of an instruction from the external bus (through the F bus) is followed by a data transfer instruction writing to the external bus (through the M bus).

[Before correction (p.377)]

Table 9.23 Minimum Number of Idle Cycles on Internal Bus (DMAC Operation)

DMAC Operation	Transfe	er Mode
	Dual Address	Single Address
Write → write	0	2
Write → read	0 or 2	0
Read → write	0	0
Read → read	0	2

Notes: 1. The write → write and read → read columns in dual address transfer indicate the cycles in the divided access cycles.

- For the write → read cycles in dual address transfer, 0 means different channels are activated successively and 2
 means when the same channel is activated successively.
- 3. The write → read and read → write columns in single address transfer indicate the case when different channels are activated successively. The "write" means transfer from a device with DACK to external memory and the "read" means transfer from external memory to a device with DACK.

[After correction]

Table 9.23 Minimum Number of Idle Cycles on Internal Bus (DMAC Operation)

DMAC Operation	Transfer Mode										
	Dual Address										
	Auto Request	Auto Request Peripheral External Request External Request External Request									
		Module	(Level, AM = 0)	(Level, AM = 1)	(Edge)						
Write → write*3	2	2	4* ¹ or 2* ²	9* ¹ * ⁴ or 2* ²	4* ¹ or 2* ²						
Write → read*3	0	0	2* ¹ or 0* ²	6* ¹ * ⁴ or 0* ²	1* ¹ or 0* ²						
Read → write	0	0	0	0	0						
Read → read	2	2	5* ¹ or 2* ²	4* ¹ or 2* ²	4* ¹ or 2* ²						

DMAC Operation	Transfer Wode						
	Single Address						
	External Request External Reque						
	(Level)	(Edge)					
Write → write*3	7* ¹ * ⁴ or 0* ²	2*1 or 0*2					
Write → read*3	0*2	0*2					
Read → write	0*2	0*2					
Read → read	5* ¹ or 0* ²	2*1 or 0*2					

Operating conditions:

- 1. The bits for setting the idle cycles between access cycles in CS1BCR and CS2BCR are all set to 0.
- 2. In CS1WCR and CS2WCR, the WM bit is set to 1 (external WAIT pin disabled), the SW[1:0] bits are set to 00 (CS assertion is not extended), and the HW[1:0] bits are set to 00 (CS negation is not extended).
- For both the CS1 and CS2 spaces, SRAM devices are connected, the bit width is 16 bits.
- 4. The DMA transfer size is 16 bits. The operating mode of the DMAC is burst mode.
- 5. Numbers of cycles given for write → write sequences in dual address transfer are for data transfer between the on-chip memory and external memory, those given for read → read sequences are for data transfer between external memory and the on-chip memory, and those given for write → read and read → write sequences are for data transfer between locations in external memory.
- 6. In single address transfer, "write" means transfer from a device that has DACK to external memory and "read" means transfer from external memory to a device that has DACK.

Notes: 1. The minimum number of idle cycles in continuous DMA transfer on the same channel.

- 2. The minimum number of idle cycles in continuous DMA transfer between different channels.
- 3. When \overline{CS} assertion extension (Th), access wait cycles (Tw), and \overline{CS} negation extension (Tf) have been inserted for the previous access, the minimum numbers of idle cycles are reduced from the values in the table by Th+Tw+Tf due to the effect of the write buffer.
- 4. The effect of the write buffer does not reduce the minimum number of idle cycles.

[Before correction (p.378)]

Table 9.24 Number of Idle Cycles Inserted between Access Cycles to Different Memory Types

	Next Cycle								
Previous Cycle	SRAM	Burst ROM (Asynchronous)	MPX- I/O	Byte SRAM (BAS = 0)	Byte SRAM (BAS = 1)	SDRAM	SDRAM (Low-Frequency Mode)	Burst ROM (Synchronous)	
SRAM	0	0	1	0	1	1	1.5	0	
Burst ROM (asynchronous)	0	0	1	0	1	1	1.5	0	
MPX-I/O	1	1	0	1	1	1	1.5	1	
Byte SRAM (BAS = 0)	0	0	1	0	1	1	1.5	0	
Byte SRAM (BAS = 1)	1	1	2	1	0	0	1.5	1	
SDRAM	1	1	2	1	0	0	-	1	
SDRAM (low-frequency mode)	1.5	1.5	2.5	1.5	0.5	-	1	1.5	
Burst ROM (synchronous)	0	0	1	0	1	1	1.5	0	

[After correction]

Table 9.24 Number of Idle Cycles Inserted between Access Cycles to Different Memory Types

		Next Access									
Previous Access	SRAM	Burst ROM (Asynchronous)	MPX- I/O	Byte SRAM (BAS = 0)	Byte SRAM (BAS = 1)	SDRAM	SDRAM (Low-Frequency Mode)	Burst ROM (Synchronous)			
SRAM	0	0	1	0	1	1	1.5	0			
Burst ROM (asynchronous)	0	0	1	0	1	1	1.5	0			
MPX-I/O	1	1	0	1	1	1	1.5	1			
Byte SRAM (BAS = 0)	0	0	1	0	1	1	1.5	0			
Byte SRAM (BAS = 1)	1	1	2	1	0	0	1.5	1			
SDRAM	1	1	2	1	0	0	-	1			
SDRAM (low-frequency mode)	1.5	1.5	2.5	1.5	0.5	-	1	1.5			
Burst ROM (synchronous)	0	0	1	0	1	1	1.5	0			

[Before correction (p.379)]

Sample Estimation of Idle Cycles between Access Cycles

This example estimates the idle cycles for data transfer from the CS1 space to CS2 space by CPU access. Transfer is repeated in the following order: CS1 read $^{\circ}$ CS1 read $^{\circ}$ CS2 write $^{\circ}$ CS2 write $^{\circ}$ CS1 read $^{\circ}$...

· Conditions

The bits for setting the idle cycles between access cycles in CS1BCR and CS2BCR are all set to 0.

In CS1WCR and CS2WCR, the WM bit is set to 1 (external WAIT pin disabled) and the HW[1:0] bits are set to 00 (CS negation is not extended).

If:Bf is set to 4:1, and no other processing is done during transfer.

For both the CS1 and CS2 spaces, normal SRAM devices are connected, the bus width is 32 bits, and access size is also 32 bits.

The idle cycles generated under each condition are estimated for each pair of access cycles. In the following table, R indicates a read cycle and W indicates a write cycle.

Condition	R®R	R®W	W ® W	W®R	Note
[1] or [2]	0	0	0	0	CSnBCR is set to 0.
[3] or [4]	0	0	0	0	The WM bit is set to 1.
[5]	1	1	0	0	Generated after a read cycle.
[6]	0	2	2	0	See the If:Bf = 4:1 column in table 9.19.
[7]	0	1	0	0	No idle cycle is generated for the second time due to the write buffer effect.
[5] + [6] + [7]	0	4	2	0	
[8]	0	0	0	0	Value for SRAM ® SRAM access
Estimated idle cycles	1	4	2	0	Maximum value among conditions [1] or [2], [3] or [4], [5] + [6] + [7], and [8]
Actual idle cycles	1	4	2	1	The estimated value does not match the actual value in the W * R cycles because the internal idle cycles due to condition [6] is estimated as 0 but actually an internal idle cycle is generated due to execution of a loop condition check instruction.

Figure 9.42 Comparison between Estimated Idle Cycles and Actual Value

[After correction]

Sample Estimation of Idle Cycles between Access Cycles

This example estimates the idle cycles for data transfer from the CS1 space to CS2 space by CPU access. Transfer is repeated in the following order: CS1 read $^{\circ}$ CS1 read $^{\circ}$ CS2 write $^{\circ}$ CS2 write $^{\circ}$ CS1 read $^{\circ}$...

· Conditions

The bits for setting the idle cycles between access cycles in CS1BCR and CS2BCR are all set to 0.

In CS1WCR and CS2WCR, the WM bit is set to 1 (external WAIT pin disabled) and the HW[1:0] bits are set to 00 (CS negation is not extended).

If:Bf is set to 4:1, and no other processing is done during transfer.

For both the CS1 and CS2 spaces, SRAM devices are connected, the bus width is 16 bits, and access size is also 16 bits.

The idle cycles generated under each condition are estimated for each pair of access cycles. In the following table, R indicates a read cycle and W indicates a write cycle.

Condition	R®R	R®W	W ° W	W®R	Note
[1] or [2]	0	0	0	0	CSnBCR is set to 0.
[3] or [4]	0	0	0	0	The WM bit is set to 1.
[5]	1	1	0	0	Generated after a read cycle.
[6]	0	2	0	0	See the If:Bf = 4:1 column in table 9.22.
[7]	0	1	0	0	No idle cycle is generated for the second time due to the write buffer effect.
[5] + [6] + [7]	1	4	0	0	
[8]	0	0	0	0	Value for SRAM ® SRAM access
Estimated idle cycles	1	4	0	0	Maximum value among conditions [1] or [2], [3] or [4], [5] + [6] + [7], and [8]
Actual idle cycles	1	4	0	1	The estimated value does not match the actual value in the W * R cycles because the internal idle cycles due to condition [6] is estimated as 0 but actually an internal idle cycle is generated due to execution of a loop condition check instruction.

Figure 9.42 Comparison between Estimated Idle Cycles and Actual Value

Date: August 22, 2014

RENES	SAS TECHNICAL UPDATE TN-SH7-A893A/E	Date: August 22, 2014
9.5.12	Others	
[Before c	correction (p.382)]	
Figure 9.	.44 shows an example of the timing of write access to a peripheral bus when $I\phi:B\phi:P\phi=4:4:1$. C bus whose are	
	d to CPU outputs data in synchronization with Iφ. A data transfer from C bus to I bus requires a period of 2Iφ + Bφ	
when I¢:I	$\mathbf{B}\phi = 1:1.$	
[After co	rrection]	
Figure 9.	44 shows an example of the timing of write access to a peripheral bus when $I\phi:B\phi:P\phi=4:4:1$. C bus whose are	
connected	d to CPU outputs data in synchronization with Iφ. A data transfer from C bus to I bus requires a period of 21φ when	
$I\phi:B\phi=1$:1,	