



VOICE-RA4E1

Table of Contents

1	Title Page
2	Block Diagram
3	RA4E1 MCU
4	JTAG, J-Link On Board with RA4M2-QFN48

Unless otherwise specified:

- Ceramic capacitors are of type X5R/X7R or COG/NPO with a voltage rating of at least 6.3 V
- Resistors are 1% tolerance types

REVISION HISTORY

Revision	Date	Description
1	11/30/2021	Initial formal release
1A	12/3/2021	Modify B1, B4 P/N to EBMS160808H100, B2, B3 P/N to EBMS160808A301
2	1/20/2022	<ol style="list-style-type: none"> 1. J9 remove DNP 2. U8, Modify from R7FA4M2AB3CNE to R7FA4M2AD3CNE 3. Modify R17 & R38 as DNP. 4. Remove R69 5. J8 & J9, pin9 connect to GND. 6. J10 change to E9.
3	3/29/2022	<ol style="list-style-type: none"> 1. Modify block diagram, D6 change to 0R resistor.

VOICE-RA4E1
Title Page



Version: 3 Document Revision:
Release Date: Sheet 1 of 4

File: VUI_p01_TitlePage_RA4E1-20220329_SchDoc












www.renesas.com

60 Last Updated: 2022/4/7




Renesas Electronics		
Title VOICE-RA4E1		
Size A	Document Number Block Diagram	Rev 3
Date:	Sheet	2 of 4

NOTE : DNP is Not Populated



Renesas Electronics		
Title: VOI CE-RA4E1		
Size: A	Document Number: RA4E1_0FN48	Rev: 3
Date: _____		Sheet: 3 of 4



NOTES:
 1. THE +5V AND GROUND TEST POINTS MAY BE ALTERNATELY USED TO SUPPLY +5V FROM AN EXTERNAL SOURCE.

- Configure all unused I/O pins to outputs driving 'L'
- P0xx has 2 mA driving capability only and does not provide drive strength control

J-Link OB Programming Pads
 For programming of OB no connector is required. Programming is performed using the "J-Link 6 Pin Adapter" from SEGGER.

Cut E9 for DEBUG OUT function