

PRODUCT ADVISORY

Data Sheet Specification Change for Intersil Product ISL9305IRTH*

**Refer to:
PA11101**

Date: October 5, 2011

October 5, 2011

To: Our Valued Intersil Customers

Subject: **Data Sheet Specification Change for Intersil Product ISL9305IRTH***

This advisory is to inform you that Intersil has updated the data sheet specification for the listed ISL9305IRTH* products. The update to the *DCD Output Voltage Slew Rate Control Register* table adds information regarding the potential for damage to the device if the register is set to 111. The old and new versions of the *DCD Output Voltage Slew Rate Control Register* tables are included on the next sheet with the changes shaded in yellow. The updated data sheet is available on the Intersil web site at <http://www.intersil.com/data/fn/fn7724.pdf>.

Products affected:

| | | |
|--------------------|----------------------|--------------------|
| ISL9305IRTHAANLZ-T | ISL9305IRTHNCF6Z-T7A | ISL9305IRTHWCNLZ-T |
| ISL9305IRTHBCNLZ-T | ISL9305IRTHNTWCZ-T | ISL9305IRTHWCNYZ-T |
| ISL9305IRTHBFNCZ-T | ISL9305IRTHWBNLZ-T | ISL9305IRTHWLNCZ-T |
| ISL9305IRTHNCF6Z-T | ISL9305IRTHWCLBZ-T | |

Intersil will take all necessary actions to conform to agreed upon customer requirements and to ensure the continued high quality and reliability of Intersil products being supplied. Customers may expect to continue receiving product processed to the same established conditions and systems used for manufacturing of material supplied today.

If you have concerns with this advisory, Intersil must hear from you promptly. Please contact the nearest Intersil Sales Office or call the Intersil Corporate line at 1-888-468-3774, in the United States, or 1-321-724-7143 outside of the United States.

Regards,



Jon Brewster
Intersil Corporation

PA11101

CC: J. Touvell J. McNamara F. Smith L. Bradley

DCD Output Voltage Slew Rate Control Register – PA11101

Old Table

TABLE 8. DCD OUPUT VOLTAGE SLEW RATE CONTROL REGISTER

| BIT | NAME | ACCESS | RESET | DESCRIPTION |
|-----|----------|--------|-------|---|
| B7 | DCD2SR_2 | R/W | 0 | DCD2 Slew Rate Setting, DCD2SR[2:0]: 000 to 0.225mV/μs 001 to 0.45mV/μs 010 to 0.90mV/μs 011 to 1.8mV/μs 100 to 3.6mV/μs 101 to 7.2mV/μs 110 to 14.4mV/μs 111 to immediate |
| B6 | DCD2SR_1 | R/W | 0 | |
| B5 | DCD2SR_0 | R/W | 1 | |
| B4 | Reserve | - | 0 | Reserved |
| B3 | DCD1SR_2 | R/W | 0 | DCD1 Slew Rate Setting, DCD1SR[2:0]: 000 to 0.225mV/μs 001 to 0.45mV/μs 010 to 0.90mV/μs 011 to 1.8mV/μs 100 to 3.6mV/μs 101 to 7.2mV/μs 110 to 14.4mV/μs 111 to immediate |
| B2 | DCD1SR_1 | R/W | 0 | |
| B1 | DCD1SR_0 | R/W | 1 | |
| B0 | Reserve | - | 0 | Reserved |

New Table

TABLE 8. DCD OUPUT VOLTAGE SLEW RATE CONTROL REGISTER

| BIT | NAME | ACCESS | RESET | DESCRIPTION |
|-----|----------|--------|-------|---|
| B7 | DCD2SR_2 | R/W | 0 | DCD2 Slew Rate Setting, DCD2SR[2:0]: 000 to 0.225mV/μs 001 to 0.45mV/μs 010 to 0.90mV/μs 011 to 1.8mV/μs 100 to 3.6mV/μs 101 to 7.2mV/μs 110 to 14.4mV/μs 111 reserved for system use (Note 7) |
| B6 | DCD2SR_1 | R/W | 0 | |
| B5 | DCD2SR_0 | R/W | 1 | |
| B4 | Reserve | - | 0 | Reserved |
| B3 | DCD1SR_2 | R/W | 0 | DCD1 Slew Rate Setting, DCD1SR[2:0]: 000 to 0.225mV/μs 001 to 0.45mV/μs 010 to 0.90mV/μs 011 to 1.8mV/μs 100 to 3.6mV/μs 101 to 7.2mV/μs 110 to 14.4mV/μs 111 reserved for system use (Note 7) |
| B2 | DCD1SR_1 | R/W | 0 | |
| B1 | DCD1SR_0 | R/W | 1 | |
| B0 | Reserve | - | 0 | Reserved |

NOTE:

7. The IC can be damaged when output is programmed from high to low and the slew rate register is set to **111**.