Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



16 R8C/Tiny Series

Software Manual RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER



Rev.2.00 2005.10

Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

Using This Manual

This software manual is written for the R8C/Tiny Series. It applies to all microcomputers integrating the R8C/Tiny Series CPU core.

The reader of this manual is assumed to have a basic knowledge of electrical circuits, logic circuits, and microcomputers.

This manual consists of six chapters. The chapters and the subjects they cover are listed below.

- Outline of the R8C/Tiny Series and its features Chapter 1, "Overview"
- Operation of addressing modes Chapter 2, "Addressing Modes"
- Instruction functions (syntax, operation, function, selectable src/dest (labels), flag changes,
- description example, related instructions) Chapter 3, "Functions"
- Instruction codes and cycles Chapter 4, "Instruction Codes/Number of Cycles"
- Instruction interrupts
 Chapter 5, "Interrupts"
- How to calculate the number of cycles Chapter 6, "Calculating the Number of Cycles"

This manual also contains quick reference sections immediately following the table of contents. These quick reference sections can be used to rapidly find the pages referring to specific functions, instruction codes, and cycle counts.

- Alphabetic listing by mnemonic Quick Reference in Alphabetic Order
- Listing of mnemonics by function Quick Reference by Function
- Listing of addressing modes by mnemonic Quick Reference by Addressing Mode

A Q&A table, symbols, a glossary, and an index are appended at the end of this manual.

M16C Family Documents

The following documents were prepared for the M16C family. $^{\scriptscriptstyle (1)}$

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, periph-
	eral specifications, electrical characteristics, timing charts).
	*Refer to the application note for how to use peripheral functions.
Software Manual	Detailed description of assembly instructions and microcomputer
	performance of each instruction
Application Note	Usage and application examples of peripheral functions
	Sample programs
	 Introduction to the basic functions in the M16C family
	 Programming method with Assembly and C languages
RENESAS TECHNICAL	Preliminary report about the specification of a product, a document, etc.
UPDATE	

NOTES:

1. Before using this material, please visit the our website to verify that this is the most updated document available.

Table of Contents

Chapter 1	Overview
1.1 Feat	ures of R8C/Tiny Series2
1.1.1	Features of R8C/Tiny Series2
1.1.2	Speed Performance
1.2 Add	ress Space
1.3 Reg	ster Configuration4
1.3.1	Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)4
1.3.2	Address Registers (A0 and A1)5
1.3.3	Frame Base Register (FB)5
1.3.4	Program Counter (PC)5
1.3.5	Interrupt Table Register (INTB)5
1.3.6	User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)5
1.3.7	Static Base Register (SB)5
1.3.8	Flag Register (FLG)5
1.4 Flag	Register (FLG)6
1.4.1	Bit 0: Carry Flag (C Flag)6
1.4.2	Bit 1: Debug Flag (D Flag)6
1.4.3	Bit 2: Zero Flag (Z Flag)6
1.4.4	Bit 3: Sign Flag (S Flag)6
1.4.5	Bit 4: Register Bank Select Flag (B Flag)6
1.4.6	Bit 5: Overflow Flag (O Flag)6
1.4.7	Bit 6: Interrupt Rnable Flag (I Flag)6
1.4.8	Bit 7: Stack Pointer Select Flag (U Flag)6
1.4.9	Bits 8 to 11: Reserved
1.4.10	D Bits 12 to 14: Processor Interrupt Priority Level (IPL)7
1.4.1	Bit 15: Reserved7
1.5 Reg	ister Banks8
1.6 Inter	nal State after Reset is Cleared9
1.7 Data	10 Types
1.7.1	Integer
1.7.2	Decimal11
1.7.3	Bits
1.7.4	String

1.8 Data Arrangement	16
1.8.1 Data Arrangement in Register	16
1.8.2 Data Arrangement in Memory	17
1.9 Instruction Formats	18
1.9.1 Generic Format (:G)	18
1.9.2 Quick Format (:Q)	
1.9.3 Short Format (:S)	
1.9.4 Zero Format (:Z)	
1.10 Vector Tables	19
1.10.1 Fixed Vector Tables	19
1.10.2 Variable Vector Tables	20
Chapter 2 Addressing Modes	
2.1 Addressing Modes	22
2.1.1 General Instruction Addressing	22
2.1.2 Special Instruction Addressing	22
2.1.3 Bit Instruction Addressing	22
2.2 Guide to This Chapter	23
2.3 General Instruction Addressing	24
2.4 Special Instruction Addressing	27
2.5 Bit Instruction Addressing	
Chapter 3 Functions	
3.1 Guide to This Chapter	
3.2 Functions	
Chapter 4 Instruction Codes/Number of Cycles	
4.1 Guide to This Chapter	
4.2 Instruction Codes/Number of Cycles	
Chapter 5 Interrupts	
5.1 Outline of Interrupts	
5.1.1 Types of Interrupts	246
5.1.2 Software Interrupts	247
5.1.3 Hardware Interrupts	

5.2 Interrupt Control)
5.2.1 I Flag24)
5.2.2 IR Bit)
5.2.3 ILVL2 to ILVL0 bis, IPL)
5.2.4 Changing Interrupt Control Register	I
5.3 Interrupt Sequence252	2
5.3.1 Interrupt Response Time25	3
5.3.2 Changes of IPL When Interrupt Request Acknowledged	3
5.3.3 Saving Register Contents	1
5.4 Returning from Interrupt Routines25	5
5.5 Interrupt Priority	3
5.6 Multiple Interrupts25	7
5.7 Note on Interrupts)
5.7.1 Reading Address 0000016259)
5.7.2 SP Setting)
5.7.3 Modifying Interrupt Control Register259)
Chapter 6 Calculating the Number of Cycles	_
6.1 Instruction Queue Buffer	2

Quick Reference in Alphabetic Order

Quick Referer Mnemonic	Page No. for	Page No. for	Mnemonic	Page No. for	Page No. for		
	Function	Instruction Code		Function	Instruction Code		
		/No. of Cycles			/No. of Cycles		
ABS	39	138	DIVU	68	171		
ADC	40	138	DIVX	69	172		
ADCF	41	140	DSBB	70	173		
ADD	42	140	DSUB	71	175		
ADJNZ	44	146	ENTER	72	177		
AND	45	147	EXITD	73	178		
BAND	47	150	EXTS	74	178		
BCLR	48	150	FCLR	75	179		
BMCnd	49	152	FSET	76	180		
BMEQ/Z	49	152	INC	77	180		
BMGE	49	152	INT	78	181		
BMGEU/C	49	152	INTO	79	182		
BMGT	49	152	J <i>Cnd</i>	80	182		
BMGTU	49	152	JEQ/Z	80	182		
BMLE	49	152	JGE	80	182		
BMLEU	49	152	JGEU/C	80	182		
BMLT	49	152	JGT	80	182		
BMLTU/NC	49	152	JGTU	80	182		
BMN	49	152	JLE	80	182		
BMNE/NZ	49	152	JLEU	80	182		
BMNO	49	152	JLT	80	182		
BMO	49	152	JLTU/NC	80	182		
BMPZ	49	152	JN	80	182		
BNAND	50	153	JNE/NZ	80	182		
BNOR	51	154	JNO	80	182		
BNOT	52	154	JO	80	182		
BNTST	53	155	JPZ	80	182		
BNXOR	54	156	JMP	81	183		
BOR	55	156	JMPI	82	185		
BRK	56	157	JSR	83	187		
BSET	57	157	JSRI	84	188		
BTST	58	158	LDC	85	189		
BTSTC	59	159	LDCTX	86	191		
BTSTS	60	160	LDE	87	191		
BXOR	61	160	LDINTB	88	192		
CMP	62	161	LDIPL	89	193		
DADC	64	165	MOV	90	193		
DADD	65	167	MOVA	92	200		
DEC	66	169		1	ļ		
DIV	67	170					

Quick Reference in Alphabetic Order

Mnemonic	Page No. for	Page No. for	Mnemonic	Page No. for	Page No. for
	Function	Instruction Code		Function	Instruction Code
		/No. of Cycles			/No. of Cycles
MOV <i>Dir</i>	93	201	ROT	112	220
MOVHH	93	201	RTS	113	221
MOVHL	93	201	SBB	114	222
MOVLH	93	201	SBJNZ	115	224
MOVLL	93	201	SHA	116	225
MUL	94	203	SHL	117	228
MULU	95	205	SMOVB	118	230
NEG	96	207	SMOVF	119	231
NOP	97	207	SSTR	120	231
NOT	98	208	STC	121	232
OR	99	209	STCTX	122	233
POP	101	211	STE	123	233
POPC	102	213	STNZ	124	235
POPM	103	213	STZ	125	235
PUSH	104	214	STZX	126	236
PUSHA	105	216	SUB	127	236
PUSHC	106	216	TST	129	239
PUSHM	107	217	UND	130	241
REIT	108	217	WAIT	131	241
RMPA	109	218	XCHG	132	242
ROLC	110	218	XOR	133	243
RORC	111	219			

Quick Reference by Function

Function	Mnemonic	Description	Page No. for	Page No. for
			Function	Instruction Code
				/No. of Cycles
Transfer	MOV	Transfer	90	193
	MOVA	Transfer effective address	92	200
	MOVDir	Transfer 4-bit data	93	201
	POP	Restore register/memory	101	211
	POPM	Restore multiple registers	103	213
	PUSH	Save register/memory/immediate data	104	214
	PUSHA	Save effective address	105	216
	PUSHM	Save multiple registers	107	217
	LDE	Transfer from extended data area	87	191
	STE	Transfer to extended data area	123	233
	STNZ	Conditional transfer	124	235
	STZ	Conditional transfer	125	235
	STZX	Conditional transfer	126	236
	XCHG	Exchange	132	242
Bit	BAND	Logically AND bits	47	150
manipulation	BCLR	Clear bit	48	150
•	BM <i>Cnd</i>	Conditional bit transfer	49	152
	BNAND	Logically AND inverted bits	50	153
	BNOR	Logically OR inverted bits	51	154
	BNOT	Invert bit	52	154
	BNTST	Test inverted bit	53	155
	BNXOR	Exclusive OR inverted bits	54	156
	BOR	Logically OR bits	55	156
	BSET	Set bit	57	157
	BTST	Test bit	58	158
	BTSTC	Test bit and clear	59	159
	BTSTS	Test bit and set	60	160
	BXOR	Exclusive OR bits	61	160
Shift	ROLC	Rotate left with carry	110	218
	RORC	Rotate right with carry	111	219
	ROT	Rotate	112	220
	SHA	Shift arithmetic	116	215
	SHL	Shift logical	117	228
Arithmetic	ABS	Absolute value	39	138
	ADC	Add with carry	40	138
	ADCF	Add carry flag	41	140
	ADD	Add without carry	42	140
	CMP	Compare	62	161
	DADC	Decimal add with carry	64	165

Quick Reference by Function

Function	Mnemonic	Description	Page No. for	Page No. for
			Function	Instruction Cod
				/No. of Cycles
Arithmetic	DADD	Decimal add without carry	65	167
	DEC	Decrement	66	169
	DIV	Signed divide	67	170
	DIVU	Unsigned divide	68	171
	DIVX	Signed divide	69	172
	DSBB	Decimal subtract with borrow	70	173
	DSUB	Decimal subtract without borrow	71	175
	EXTS	Extend sign	74	178
	INC	Increment	77	180
	MUL	Signed multiply	94	203
	MULU	Unsigned multiply	95	205
	NEG	Complement of two	96	207
	RMPA	Calculate sum-of-products	109	218
	SBB	Subtract with borrow	114	222
	SUB	Subtract without borrow	127	236
Logical	AND	Logical AND	45	147
	NOT	Invert all bits	98	208
	OR	Logical OR	99	209
	TST	Test	129	239
	XOR	Exclusive OR	133	243
Jump	ADJNZ	Add and conditional jump	44	146
	SBJNZ	Subtract and conditional jump	115	224
	JCnd	Jump on condition	80	182
	JMP	Unconditional jump	81	184
	JMPI	Jump indirect	82	185
	JSR	Subroutine call	83	187
	JSRI	Indirect subroutine call	84	188
	RTS	Return from subroutine	113	221
String	SMOVB	Transfer string backward	118	230
	SMOVF	Transfer string forward	119	231
	SSTR	Store string	120	231
Other	BRK	Debug interrupt	56	157
	ENTER	Build stack frame	72	177
	EXITD	Deallocate stack frame	73	178
	FCLR	Clear flag register bit	75	179
	FSET	Set flag register bit	76	180
	INT	Interrupt by INT instruction	78	181
	INTO	Interrupt on overflow	79	182
	LDC	Transfer to control register	85	189
	LDCTX	Restore context	86	189
	LDINTB	Transfer to INTB register	88	192

Quick Reference by Function

Function	Mnemonic	Description	Page No. for Function	Page No. for Instruction Code /No. of Cycles
Other	LDIPL	Set interrupt enable level	89	193
	NOP	No operation	97	207
	POPC	Restore control register	102	213
	PUSHC	Save control register	106	216
	REIT	Return from interrupt	108	216
	STC	Transfer from control register	121	232
	STCTX	Save context	122	233
	UND	Interrupt for undefined instruction	130	241
	WAIT	Wait	131	241

Mnemonic	Addressing Mode															Page No. for	Page No. for
	ROL/RO	R0H/R1	R1L/R2	R1H/R3	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16	#IMM8	#IMM16	#IMM20	#IMM	Function	Instruction Code /No. of Cycles
ABS	0	0	0	0	0	0	0	0	0	0	0					39	138
ADC	0	0	0	0	0	0	0	0	0	0	0	0	0			40	138
ADCF	0	0	0	0	0	0	0	0	0	0	0					41	140
ADD ^{*1}	0	0	0	0	0	0	0	0	0	0	0	0	0			42	140
ADJNZ ^{*1}	0	0	0	0	0	0	0	0	0	0	0				0	44	146
AND	0	0	0	0	0	0	0	0	0	0	0	0	0			45	147
CMP	0	0	0	0	0	0	0	0	0	0	0	0	0			62	161
DADC	0	0										0	0			64	165
DADD	0	0										0	0			65	167
DEC	0	0			0			0			0					66	169
DIV	0	0	0	0	0	0	0	0	0	0	0	0	0			67	170
DIVU	0	0	0	0	0	0	0	0	0	0	0	0	0			68	171
DIVX	0	0	0	0	0	0	0	0	0	0	0	0	0			69	172
DSBB	0	0										0	0			70	173
DSUB	0	0										0	0			71	175
ENTER												0				72	177
EXTS	0		○ *2			0	0	0	0	0	0					74	178
INC	○*3	○*4			0			0			0					77	180
INT															0	78	181
JMPI ^{*1}	0	0	0	0	0	0	0	0		0	0					82	185
JSRI ^{*1}	0	0	0	0	0	0	0	0		0	0					83	187
LDC ^{*1}	0	0	0	0	0	0	0	0	0	0	0		0			85	189
LDE ^{*1}	0	0	0	0	0	0	0	0	0	0	0					87	191
LDINTB														0		88	192
LDIPL															0	89	193

Quick Reference by Addressing Mode (General Instruction Addressing)

*1 Has special instruction addressing.

*2 Only R1L can be selected.

*3 Only R0L can be selected.

*4 Only R0H can be selected.

Mnemonic	Addressing Mode															Page No. for	Page No. for
	ROL/RO	R0H/R1	R1L/R2	R1H/R3	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16	#IMM8	#IMM16	#IMM20	#IMM	Function	Instruction Code /No. of Cycles
MOV ^{*1}	0	0	0	0	0	0	0	0	0	0	0	0	0			90	193
MOVA	0	0	0	0	0		0	0	0	0	0					92	200
MOV <i>Dir</i>	0	0	0	0		\bigcirc	0	0	0	0	0					93	201
MUL	0	0	0	0	0	0	0	0	0	0	0	0	0			94	203
MULU	0	0	0	0	0	0	0	0	0	0	0	0	0			95	205
NEG	0	0	0	0	0	0	0	0	0	0	0					96	207
NOT	0	0	0	0	0	0	0	0	0	0	0					98	208
OR	0	0	0	0	0	0	0	0	0	0	0	0	0			99	209
POP	0	0	0	0	0	0	0	0	0	0	0					101	211
POPM ^{*1}	0	0	0	0	0											103	213
PUSH	0	0	0	0	0	0	0	0	0	0	0					104	214
PUSHA							0	0	0	0	0					105	216
PUSHM ^{*1}	0	0	0	0	0											107	217
ROLC	0	0	0	0	0	0	0	0	0	0	0					110	218
RORC	0	0	0	0	0	0	0	0	0	0	0					111	219
ROT	0	0	0	0	0	0	0	0	0	0	0				0	112	220
SBB	0	0	0	0	0	0	0	0	0	0	0	0	0			114	222
SBJNZ ^{*1}	0	0	0	0	0	0	0	0	0	0	0				0	115	224
SHA ^{*1}	0	0	0	0	0	0	0	0	0	0	0				0	116	225
SHL ^{*1}	0	0	0	0	0	0	0	0	0	0	0				0	117	228
STC ^{*1}	0	0	0	0	0	0	0	0	0	0	0					121	232
STCTX ^{*1}											0					122	233
STE ^{*1}	0	0	0	0	0	0	0	0	0	0	0					123	233
STNZ	0	0						0			0	0				124	235
STZ	0	0						0			0	0				125	235

Quick Reference by Addressing Mode (General Instruction Addressing)

*1 Has special instruction addressing.

Mnemonic						Ac	ddre	ssing	g Mo	de						Page No. for	•
	ROL/RO	R0H/R1	R1L/R2	R1H/R3	An	[uV]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16	#IMM8	#IMM16	#IMM20	WWI#	Function	Instruction Code /No. of Cycles
STZX	0	0						0			0	0				126	236
SUB	0	0	0	0	0	0	0	0	0	0	0	0	0			127	236
TST	0	0	0	0	0	0	0	0	0	0	0	0	0			129	239
XCHG	0	0	0	0	0	0	0	0	0	0	0					132	242
XOR	0	0	0	0	0	0	0	0	0	0	0	0	0			133	243

Quick Reference by Addressing Mode (General Instruction Addressing)

Mnemonic		Addressing Mode							Page No. for						
														Function	Instruction Code
				—								H			/No. of Cycles
	[A0]	A1]		33R			Ē			٩		I			,
	dsp:20[A0]	dsp:20[A1]	abs20	R2R0/R3R1	A1A0	[A1A0]	dsp:8[SP]	e	SB/FB	SP/USP	U	INTBL/INTBH			
	dsb	dsb	ab	R2	A1.	[A1	dsb	label	SB	ISF	FLG	E	РС		
ADD ^{*1}										0				42	140
ADJNZ ^{*1}								0						44	146
JCnd								0						80	182
JMP			0					0						81	184
JMPI ^{*1}	0	0		0	0									82	185
JSR			0					0						83	187
JSRI ^{*1}	0	0		0	0									84	188
LDC ^{*1}									0	0	0	0		85	189
LDCTX			0											86	189
LDE ^{*1}	0		0			0								87	191
LDINTB												0*2		88	192
MOV ^{*1}							0							90	193
POPC									0	0	0	0		102	213
POPM ^{*1}									0					103	213
PUSHC									0	0	0	0		106	216
PUSHM ^{*1}									0					107	217
SBJNZ ^{*1}								0						115	224
SHA ^{*1}				0										116	225
SHL ^{*1}				0										117	228
STC ^{*1}				0	0				0	0	0	0	0	121	232
STCTX ^{*1}			0											122	233
STE ^{*1}	0		0			0								123	233

Quick Reference by Addressing Mode (Special Instruction Addressing)

*1 Has general instruction addressing.

*2 INTBL and INTBH can be set simultaneously when using the LDINTB instruction.

Mnemonic	Addressing Mode							Page No. for	Page No. for			
	bit,Rn	bit,An	[An]	base:8[An]	bit,base:8[SB/FB]	base:16[An]	bit,base:16[SB]	bit,base:16	bit,base:11	U/I/O/B/S/Z/D/C	Function	Instruction Code /No. of Cycles
BAND	0	0	0	0	0	0	0	0			47	150
BCLR	0	0	0	0	0	0	0	0	0		48	150
BM <i>Cnd</i>	0	0	0	0	0	0	0	0		0	49	152
BNAND	0	0	0	0	0	0	0	0			50	153
BNOR	0	0	0	0	0	0	0	0			21	154
BNOT	0	0	0	0	0	0	0	0	0		52	154
BNTST	0	0	0	0	0	0	0	0			53	155
BNXOR	0	0	0	0	0	0	0	0			54	156
BOR	0	0	0	0	0	0	0	0			55	156
BSET	0	0	0	0	0	0	0	0	0		57	157
BTST	0	0	0	0	0	0	0	0	0		58	158
BTSTC	0	0	0	0	0	0	0	0			59	159
BTSTS	0	0	0	0	0	0	0	0			60	160
BXOR	0	0	0	0	0	0	0	0			61	160
FCLR										0	75	179
FSET										0	76	180

Quick Reference by Addressing Mode (Bit Instruction Addressing)

This page intentionally left blank.

Chapter 1

Overview

- 1.1 Features of R8C/Tiny Series
- 1.2 Address Space
- 1.3 Register Configuration
- 1.4 Flag Register (FLG)
- 1.5 Register Banks
- 1.6 Internal State after Reset is Cleared
- 1.7 Data Types
- 1.8 Data Arrangement
- **1.9 Instruction Formats**
- 1.10 Vector Tables

1.1 Features of R8C/Tiny Series

The R8C/Tiny Series of single-chip microcomputers was developed for embedded applications.

The R8C/Tiny Series supports instructions tailored for the C language, with frequently used instructions implemented in one-byte op-code. It thus allows development of efficient programs with reduced memory requirements when using either assembly language or C. Furthermore, some instructions can be executed in a single clock cycle, enabling fast arithmetic processing.

The instruction set comprises 89 discrete instructions matched to the R8C's many addressing modes. This powerful instruction set provides support for register-register, register-memory, and memory-memory operations, as well as arithmetic/logic operations using single-bit and 4-bit data.

Some R8C/Tiny Series models incorporate an on-chip multiplier, allowing for high-speed computation.

1.1.1 Features of R8C/Tiny Series

Register configuration

Data registers: Four 16-bit registers (of which two can be used as 8-bit registers)

Address registers: Two 16-bit registers

Base registers: Two 16-bit registers

•Versatile instruction set

Instructions suited to C language (stack frame manipulation): ENTER, EXITD, etc.

Instructions that do not discriminate by register or memory area MOV, ADD, SUB, etc.

Powerful bit manipulation instructions: BNOT, BTST, BSET, etc.

4-bit transfer instructions: MOVLL, MOVHL, etc.

Frequently used 1-byte instructions: MOV, ADD, SUB, JMP, etc.

High-speed 1-cycle instructions: MOV, ADD, SUB, etc.

•Fast instruction execution time

Minimum 1-cycle instructions: Of 89 instructions, 20 are 1-cycle instructions. (Approximately 75% of instructions execute in five cycles or fewer.)

1.1.2 Speed Performance

Register-register transfer 2 cycles Register-memory transfer 2 cycles Register-register addition/subtraction 2 cycles 8 bits x 8 bits register-register operation 4 cycles 16 bits x 16 bits register-register operation 5 cycles 16 bits / 8 bits register-register operation 18 cycles 32 bits / 16 bits register-register operation 25 cycles



1.2 Address Space

Figure 1.2.1 shows the address space.

Addresses 0000016 through 002FF16 make up an SFR (special function register) area. In some models in the R8C/Tiny Series, the SFR area extends from 002FF16 to lower addresses.

Addresses from 0040016 and below make up the memory area. In some models in the R8C/Tiny Series, the RAM area extends from address 0040016 to higher addresses, and the ROM area extends from 0FFF16 to lower addresses. Addresses 0FFDC16 through 0FFFF16 make up a fixed vector area.





1.3 Register Configuration

The central processing unit (CPU) contains the 13 registers shown in figure 1.3.1. Of these registers, R0, R1, R2, R3, A0, A1, and FB each consist of two sets of registers configured as two register banks.



Figure 1.3.1 CPU Register Configuration

1.3.1 Data Registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

The data registers (R0, R1, R2, and R3) each consist of 16 bits and are used primarily for transfers and arithmetic/logic operations.

Registers R0 and R1 can be divided into separate high-order (R0H, R1H) and low-order (R0L, R1L) parts for use as 8-bit data registers. For some instructions, moreover, R2 and R0 or R3 and R1 can be combined to configure a 32-bit data register (R2R0 or R3R1).

RENESAS

1.3.2 Address Registers (A0 and A1)

The address registers (A0 and A1) are 16-bit registers with functions similar to those of the data registers. These registers are used for address register-based indirect addressing and address register-based relative addressing.

For some instructions, registers A1 and A0 can be combined to configure a 32-bit address register (A1A0).

1.3.3 Frame Base Register (FB)

The frame base register (FB) is a 16-bit register used for FB-based relative addressing.

1.3.4 Program Counter (PC)

The program counter (PC) is a 20-bit register that indicates the address of the instruction to be executed next.

1.3.5 Interrupt Table Register (INTB)

The interrupt table register (INTB) is a 20-bit register that indicates the initial address of the interrupt vector table.

1.3.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

There are two types of stack pointers: a user stack pointer (USP) and an interrupt stack pointer (ISP). Each consists of 16 bits.

The stack pointer (USP/ISP) to be used can be switched with the stack pointer select flag (U flag). The stack pointer select flag (U flag) is bit 7 of the flag register (FLG).

1.3.7 Static Base Register (SB)

The static base register (SB) is a 16-bit register used for SB-based relative addressing.

1.3.8 Flag Register (FLG)

The flag register (FLG) is an 11-bit register used as flags in one-bit units. For details on the functions of the flags, see Section 1.4, "Flag Register (FLG)."



1.4 Flag Register (FLG)

Figure 1.4.1 shows the configuration of the flag register (FLG). The function of each flag is described below.

1.4.1 Bit 0: Carry Flag (C Flag)

This flag holds bits carried, borrowed, or shifted-out by the arithmetic/logic unit.

1.4.2 Bit 1: Debug Flag (D Flag)

This flag enables a single-step interrupt.

When this flag is set to 1, a single-step interrupt is generated after an instruction is executed. When the interrupt is acknowledged, the flag is cleared to 0.

1.4.3 Bit 2: Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation results in 0; otherwise, its value is 0.

1.4.4 Bit 3: Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation results in a negative value; otherwise, its value is 0.

1.4.5 Bit 4: Register Bank Select Flag (B Flag)

This flag selects a register bank. If it is set to 0, register bank 0 is selected; if it is set to 1, register bank 1 is selected.

1.4.6 Bit 5: Overflow Flag (O Flag)

This flag is set to 1 when an arithmetic operation results in an overflow.

1.4.7 Bit 6: Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

When this flag is set to 0, the interrupt is disabled; when it is set to 1, the interrupt is enabled. When the interrupt is acknowledged, the flag is cleared to 0.

1.4.8 Bit 7: Stack Pointer Select Flag (U Flag)

When this flag is set to 0, the interrupt stack pointer (ISP) is selected; when it is set to 1, the user stack pointer (USP) is selected.

This flag is cleared to 0 when a hardware interrupt is acknowledged or an INT instruction is executed for software interrupt numbers 0 to 31.

1.4.9 Bits 8 to 11: Reserved



1.4.10 Bits 12 to 14: Processor Interrupt Priority Level (IPL)

The processor interrupt priority level (IPL) consists of three bits, enabling specification of eight processor interrupt priority levels from level 0 to level 7. If a requested interrupt's priority level is higher than the processor interrupt priority level (IPL), the interrupt is enabled.





Figure 1.4.1 Configuration of Flag Register (FLG)



1.5 Register Banks

The R8C/Tiny has two register banks, each comprising data registers (R0, R1, R2, and R3), address registers (A0 and A1), and a frame base register (FB). These two register banks are switched by the register bank select flag (B flag) in the flag register (FLG).

Figure 1.5.1 shows the configuration of the register banks.



Figure 1.5.1 Configuration of Register Banks



1.6 Internal State after Reset is Cleared

The contents of each register after a reset is cleared are as follows.

- Data registers (R0, R1, R2, and R3): 000016
- Address registers (A0 and A1): 000016
- Frame base register (FB): 000016
- Interrupt table register (INTB): 0000016
- User stack pointer (USP): 000016
- Interrupt stack pointer (ISP): 000016
- Static base register (SB): 000016
- Flag register (FLG): 000016



1.7 Data Types

There are four data types: integer, decimal, bit, and string.

1.7.1 Integer

An integer can be signed or unsigned. A negative value of a signed integer is represented by two's complement.





1.7.2 Decimal

г

The decimal data type is used by the DADC, DADD, DSBB, and DSUB instructions.

Pack format	b7 b0
(2 digits)	
Pack format	b15 b0
(4 digits)	





1.7.3 Bits

Register bits

Figure 1.7.3 shows register bit specification.

Register bits can be specified by register directly (**bit**, **Rn** or **bit**, **An**). Use **bit**, **Rn** to specify a bit in a data register (**Rn**); use **bit**, **An** to specify a bit in an address register (**An**).

The bits in each register are assigned bit numbers from 0 to 15, from LSB to MSB. Therefore, **bit**, **Rn** and **bit**, **An** can be used to specify a bit number from 0 to 15.



Figure 1.7.3 Register Bit Specification

Memory bits

Figure 1.7.4 shows the addressing modes used for memory bit specification. Table 1.7.1 lists the address range in which bits can be specified in each addressing mode. Be sure to observe the address range in Table 1.7.1 when specifying memory bits.



Figure 1.7.4 Addressing Modes Used for Memory Bit Specification

Table 1.7.1	Bit Specification	Address	Range
-------------	-------------------	---------	-------

Addressing	Specificati	on range	_		
	Lower Limit (Address)	Upper Limit (Address)	Remarks		
bit,base:16	0000016	01FFF16			
bit,base:8[SB]	[SB]	[SB]+0001F16	The access range is 0000016 to 0FFFF16.		
bit,base:11[SB]	[SB]	[SB]+000FF16	The access range is 0000016 to 0FFFF16.		
bit,base:16[SB]	[SB]	[SB]+01FFF16	The access range is 0000016 to 0FFFF16.		
bit,base:8[FB]	[FB]-0001016	[FB]+0000F16	The access range is 0000016 to 0FFFF16.		
[An]	0000016	01FFF16			
base:8[An]	base:8	base:8+01FFF16	The access range is 0000016 to 020FE16.		
base:16[An]	base:16	base:16+01FFF16	The access range is 0000016 to 0FFF16.		



(1) Bit Specification by Bit, Base

Figure 1.7.5 shows the relationship between the memory map and the bit map.

Memory bits can be handled as an array of consecutive bits. Bits can be specified by a combination of **bit** and **base**. Using bit 0 of the address that is set in **base** as the reference (= 0), set the desired bit position in **bit**. Figure 1.7.6 shows examples of how to specify bit 2 of address 0000A16.



Figure 1.7.5 Relationship between Memory Map and Bit Map



Figure 1.7.6 Examples of How to Specify Bit 2 of Address 0000A16



(2) SB/FB Relative Bit Specification

For SB/FB-based relative addressing, use bit 0 of the address that is the sum of the address set in static base register (**SB**) or frame base register (**FB**) plus the address set in **base** as the reference (= 0), and set the desired bit position in **bit**.

(3) Address Register Indirect/Relative Bit Specification

For address register-based indirect addressing, use bit 0 of address 0000016 as the reference (= 0) and set the desired bit position in the address register (**An**).

For address register-based relative addressing, use bit 0 of the address set in **base** as the reference (= 0) and set the desired bit position in the address register (**An**).



1.7.4 String

String data consists of a given length of consecutive byte (8-bit) or word (16-bit) data.

This data type can be used in three string instructions: character string backward transfer (SMOVB instruction), character string forward transfer (SMOVF instruction), and specified area initialize (SSTR instruction).





1.8 Data Arrangement

1.8.1 Data Arrangement in Register

Figure 1.8.1 shows the relationship between a register's data size and bit numbers.

Nibble (4-bit) data		b3 b0
Byte (8-bit) data		b7 b0
Word (16-bit) data	h24	b15 b0
Long word (32-bit) data	b31 MSB	60 LSB

Figure 1.8.1 Data Arrangement in Register


1.8.2 Data Arrangement in Memory

Figure 1.8.2 shows the data arrangement in memory. Figure 1.8.3 shows some operation examples.



Figure 1.8.2 Data Arrangement in Memory



Figure 1.8.3 Operation Examples

1.9 Instruction Formats

The instruction formats can be classified into four types: generic, quick, short, and zero. The number of instruction bytes that can be chosen by a given format is least for the zero format, and increases successively for the short, quick, and generic formats, in that order.

The features of each format are described below.

1.9.1 Generic Format (:G)

The op-code in this format comprises two bytes. This op-code contains information on the operation and the src⁻¹ and dest⁻² addressing modes.

The instruction code is composed of op-code (2 bytes), src code (0 to 3 bytes), and dest code (0 to 3 bytes).

1.9.2 Quick Format (:Q)

The op-code in this format comprises two bytes. This op-code contains information on the operation and the immediate data and dest addressing modes. Note, however, that the immediate data in the op-code is a numeric value that can be expressed as -7 to +8 or -8 to +7 (depending on the instruction). The instruction code is composed of op-code (2 bytes) containing immediate data and dest code (0 to 2 bytes).

1.9.3 Short Format (:S)

The op-code in this format comprises one byte. This op-code contains information on the operation and the src and dest addressing modes. Note, however, that the usable addressing modes are limited. The instruction code is composed of op-code (1 byte), src code (0 to 2 bytes), and dest code (0 to 2 bytes).

1.9.4 Zero Format (:Z)

The op-code in this format comprises one byte. This op-code contains information on the operation (plus immediate data) and dest addressing modes. Note, however, that the immediate data is fixed at 0, and that the usable addressing modes are limited.

The instruction code is composed of op-code (1 byte) and dest code (0 to 2 bytes).

- *1 src is an abbreviation of "source."
- *2 dest is an abbreviation of "destination."



1.10 Vector Tables

Interrupt vector tables are the only vector tables. There are two types of interrupt vector tables: fixed and variable.

1.10.1 Fixed Vector Tables

A fixed vector table is an address-fixed vector table. Part of the interrupt vector table is allocated to addresses 0FFDC16 through 0FFFF16. Figure 1.10.1 shows a fixed vector table. Interrupt vector tables are composed of four bytes per table. Each vector table must contain the interrupt handler routine's entry address.



Figure 1.10.1 Fixed Vector Table



1.10.2 Variable Vector Tables

A variable vector table is an address-variable vector table. Specifically, this type of vector table is a 256byte interrupt vector table that uses the value indicated by the interrupt table register (INTB) as the entry address (IntBase). Figure 1.10.2 shows a variable vector table.

Variable vector tables are composed of four bytes per table. Each vector table must contain the interrupt handler routine's entry address.

Each vector table has software interrupt numbers (0 to 63), which are used by the INT instruction. Interrupts for the on-chip peripheral functions of each M16C model are allocated to software interrupt numbers 0 through 31.



Figure 1.10.2 Variable Vector Table



Chapter 2

Addressing Modes

- 2.1 Addressing Modes
- 2.2 Guide to This Chapter
- 2.3 General Instruction Addressing
- 2.4 Special Instruction Addressing
- 2.5 Bit Instruction Addressing

2.1 Addressing Modes

This section describes the symbols used to represent addressing modes and operations of each addressing mode. The R8C/Tiny Series has three types of addressing modes as outlined below.

2.1.1 General Instruction Addressing

This addressing mode type accesses the area from address 0000016 through address 0FFFF16. The names of the general instruction addressing modes are as follows:

- Immediate
- Register direct
- Absolute
- Address register indirect
- Address register relative
- SB relative
- FB relative
- Stack pointer relative

2.1.2 Special Instruction Addressing

This addressing mode type accesses the area from address 0000016 through address FFFFF16 and the control registers.

The names of the specific instruction addressing modes are as follows:

- 20-bit absolute
- Address register relative with 20-bit displacement
- 32-bit address register indirect
- 32-bit register direct
- Control register direct
- Program counter relative

2.1.3 Bit Instruction Addressing

This addressing mode type accesses the area from address 0000016 through address 0FFF16.

The names of the bit instruction addressing modes are as follows:

- Register direct
- Absolute
- Address register indirect
- Address register relative
- SB relative
- FB relative
- FLG direct



2.2 Guide to This Chapter

An example illustrating how to read this chapter is shown below.



(1) Name

The name of the addressing mode.

(2) Symbol

The symbol representing the addressing mode.

(3) Description

A description of the addressing operation and the effective address range.

(4) Operation diagram

A diagram illustrating the addressing operation.



2.3 General Instruction Addressing

Immediate				
#IMM #IMM8 #IMM16 #IMM20	The immediate data indicated by #IMM is the object of the operation.	#IMM8 b7 b0 #IMM16 b15 b8 b7 b0 #IMM16 b15 b8 b7 b0 #IMM20 b19 b15 b8 b7 b0 #IMM20 b19 b15 b8 b7 b0		
Register dire	ect			
R0L R0H R1L R1H R0 R1 R2 R3 A0 A1	The specified register is the object of the operation.	Register R0L/R1L b15 b8 R0H/R1H R0/R1/R2/ b15 b8 b7 b0 R3/A0/A1		
Absolute	1	Memory		
abs16	The value indicated by abs16 is the effective address for the operation. The effective address range is 0000016 to 0FFFF16.	abs16		
Address reg	ister indirect			
[A0] [A1]	The value indicated by the content of the address register (A0/A1) is the effective address for the operation. The effective address range is 0000016 to 0FFFF16.	Register Memory A0 / A1 address		



Address regi	ster relative	
dsp:8[A0] dsp:8[A1] dsp:16[A0] dsp:16[A1]	The value indicated by the displace- ment (dsp) plus the content of the address register (A0/A1)—added without the sign bits—is the effective address for the operation. However, if the addition results in a value exceeding 0FFFF16, bits 17 and above are ignored, and the address returns to 0000016.	A0 / A1 Register ↓ A0 / A1 address → ⊕
SB relative		
dsp:8[SB] dsp:16[SB]	The address indicated by the content of the static base register (SB) plus the value indicated by the displace- ment (dsp)—added without the sign bits—is the effective address for the operation. However, if the addition results in a value exceeding 0FFFF16, bits 17 and above are ignored, and the address returns to 0000016.	Register Memory SB address → address dsp → ⊕
FB relative		
dsp:8[FB]	The address indicated by the content of the frame base register (FB) plus the value indicated by the displace- ment (dsp)—added including the sign bits—is the effective address for the operation. However, if the addition results in a value outside the range 0000016 to 0FFF16, bits 17 and above are ignored, and the address returns to 0000016 or 0FFF16.	If the dsp value is negative $dsp \rightarrow \bigoplus$ $dsp \rightarrow \bigoplus$ $Register \uparrow$ FB address $dsp \rightarrow \bigoplus$ $dsp \rightarrow \oplus$ $dsp \rightarrow $



Stack pointe	r relative	
dsp:8[SP]	The address indicated by the content of the stack pointer (SP) plus the value indicated by the displacement (dsp)—added including the sign bits—is the effective address for the operation. The stack pointer (SP) here is the one indicated by the U flag. However, if the addition results in a value outside the range 0000016 to 0FFF16, bits 17 and above are ignored, and the address returns to 0000016 or 0FFF16. This addressing mode can be used with the MOV instruction.	If the dsp value is negative $dsp \rightarrow \bigoplus$ $dsp \rightarrow \bigoplus$ register $sp address \rightarrow$ $dsp \rightarrow \bigoplus$ $dsp \rightarrow \oplus$ $dsp \rightarrow $



2.4 Special Instruction Addressing

20-bit absol	ute	
abs20	The value indicated by abs20 is the effective address for the operation. The effective address range is 0000016 to FFFFF16. This addressing mode can be used with the LDE, STE, JSR, and JMP instructions.	Memory abs20
Address reg	ister relative with 20-bit displacement	OLDE, STE instructions
dsp:20[A0] dsp:20[A1]The address indicated by the displacement (dsp) plus the content of the address register (A0/A1)—added without the sign bits—is the effective address for the operation.		$\begin{array}{c c} \text{Register} & \text{dsp} \\ \text{A0} & \overrightarrow{address} \rightarrow \bigoplus \\ & & & & \\ & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & & \\ & & & &$
	However, if the addition results in a value exceeding FFFF16, bits 21 and above are ignored, and the address returns to 0000016. This addressing mode can be used with the LDE, STE, JMPI, and JSRI instructions. Valid addressing mode and instruction combinations are as follows. dsp: 20[A0] → LDE, STE, JMPI, and JSRI instructions dsp: 20[A1]	O JMPI, JSRI instructions Register A0 / A1 $address$ \rightarrow \oplus \qquad
	\rightarrow JMPI and JSRI instructions	
32-bit addre	 The address indicated by the 32 concatenated bits of the address registers (A0 and A1) is the effective address for the operation. However, if the concatenated register value exceeds FFFFF16, bits 21 and above are ignored. This addressing mode can be used with the LDE and STE instructions. 	A1 Register A0 b31 b16 b15 b0 address-H address-L Memory ↓ address

Chapter 2 Addressing Modes

32-bit reg	ister direct	\odot SHL, SHA instructions
R2R0 R3R1 A1A0	 The 32-bit concatenated register content of two specified registers is the object of the operation. This addressing mode can be used with the SHL, SHA, JMPI, and JSRI instructions. Valid register and instruction combinations are as follows. R2R0, R3R1 → SHL, SHA, JMPI, and JSRI instructions A1A0 → JMPI and JSRI instructions 	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
Control re	gister direct	Register
INTBL INTBH ISP SB FB FLG	The specified control register is the object of the operation. This addressing mode can be used with the LDC, STC, PUSHC, and POPC instructions. If SP is specified, the stack pointer indicated by the U flag is the object of the operation.	INTBL b15 b0 INTBL b15 b0 INTBH L b15 b0 ISP L b15 b0 USP L b15 b0 SB L b15 b0 FB b15 b0 b15 b0 FB L b15 b0 b15 b0 FLG L L L L L L



Program	counter relative	
label	 If the jump length specifier (.length) is (.S), the base address plus the value indicated by the displacement (dsp)—added without the sign bits—is the effective address. This addressing mode can be used with the JMP instruction. 	$ \begin{array}{c c} $
		$+0 \leq dsp \leq +7$ *1 The base address is (start address of instruction + 2).
	• If the jump length specifier (.length) is (.B) or (.W), the base address plus the value indicated by the displacement (dsp)—added including the sign bits—is the effective address.	If the dsp value is negative \rightarrow label \rightarrow
	However, if the addition results in a value outside the range 0000016 to FFFF16, bits 21 and above are ignored, and the address returns to 0000016 or FFFFF16.	$ \begin{array}{c c} \uparrow \\ Base address \\ \downarrow \\ dsp \rightarrow \bigoplus \\ \downarrow \end{array} $
	This addressing mode can be used with the JMP and JSR instructions.	If the specifier is (.B), -128 dsp +127 If the specifier is (.W), -32768 dsp +32767
		*2 The base address varies depending on the instruction.



2.5. Bit Instruction Addressing

This addressing mode type can be used with the following instructions: BCLR, BSET, BNOT, BTST, BNTST, BAND, BNAND, BOR, BNOR, BXOR, BNXOR, BM*Cnd*, BTSTS, BTSTC

Register direc	xt			
bit,R0 bit,R1 bit,R2 bit,R3 bit,A0 bit,A1	The specified register bit is the object of the operation. A value of 0 to 15 may be specified as the bit position (bit).	bit,R0 b15 R0 b0 b15 c b0 c c c c c c c c c c c c c c c c c c c		
Absolute				
bit,base:16	The bit that is the number of bits indicated by bit away from bit 0 at the address indicated by base is the object of the operation. Bits at addresses 0000016 through 01FFF16 can be the object of the operation.	base base b7 b0 c c c c c c c c c c c c c		
Address regi	ster indirect			
[A0] [A1]	The bit that is the number of bits indicated by the address register (A0/ A1) away from bit 0 at address 0000016 is the object of the operation. Bits at addresses 0000016 through 01FFF16 can be the object of the operation.	0000016 b7 b0		

Address register	relative			
Address register relativebase:8[A0]The bit that is the number of bits indicated by the address registerbase:16[A0](A0/A1) away from bit 0 at the address indicated by base is the object of the operation.base:16[A1]However, if the address of the bit that is the object of the operation exceeds 0FFF16, bits 17 and above are ignored and the address returns to 0000016.The address range that can be specified by the address register (A0/A1) extends 8,192 bytes from base.		$base \\base \\bit position \\bi$		
SB relative				
bit,base:8[SB] bit,base:11[SB] bit,base:16[SB]		$Memory \\ \downarrow f \\ B \\ address \\ base \\ \rightarrow \\ \bigoplus \\ f \\ base \\ \rightarrow \\ \bigoplus \\ f \\ Bit position \\ Hemory \\ \downarrow \\ f \\ Bit position \\ Hemory \\ \downarrow \\ f \\ f$		



FB relative				
FB relative bit,base:8[FB] The bit that is the number of bits indicated by bit away from bit 0 at the address indicated by the frame base register (FB) plus the value indicated by base (added including the sign bit) is the object of the operation. However, if the address of the bit that is the object of the operation is outside the range 0000016 to 0FFF16, bits 17 and above are ignored and the address returns to 0000016 or 0FFF16. The address range that can be specified by bit, base:8 extends 16 bytes toward lower addresses from the frame base register (FB) value.		If the base value is negative f the base value is negative f the base value is negative f base $\rightarrow \oplus$ f address f base $\rightarrow \oplus$ f base $\rightarrow \oplus$ f the base value is positive f bit position f bit position		
FLG direct				
U I O B S Z D C	The specified flag is the object of the operation. This addressing mode can be used with the FCLR and FSET instructions.	b7 Register b0 FLG U I O B S Z D C		



Chapter 3

Functions

- 3.1 Guide to This Chapter
- 3.2 Functions

3.1 Guide to This Chapter

In this chapter each instruction's syntax, operation, function, selectable src/dest, and flag changes are listed, and description examples and related instructions are shown.

An example illustrating how to read this chapter is shown below.



(1) Mnemonic

The mnemonic explained in the page.

(2) Instruction Code/Number of Cycles

The page on which the instruction code and number of cycles is listed.

Refer to this page for information on the instruction code and number of cycles.

(3) Syntax

The syntax of the instruction using symbols. If (:format) is omitted, the assembler chooses the optimum specifier.

MOV.size (: format) src , dest



- (a) Mnemonic **MOV** Shows the mnemonic.
- (b) Size specifier .size

Shows the data sizes in which data is handled. The following data sizes may be specified:

- .B Byte (8 bits)
- .W Word (16 bits)
- .L Long word (32 bits)

Some instructions do not have a size specifier.

(c) Instruction format specifier (: format)

Shows the instruction format. If (: format) is omitted, the assembler chooses the optimum specifier. If (: format) is entered, its content is given priority. The following instruction formats may be specified:

- :G Generic format
- :Q Quick format
- :S Short format
- :Z Zero format

Some instructions do not have an instruction format specifier.

(d) Operands src, dest

Shows the operands.

- (e) Shows the data sizes that can be specified in (b).
- (f) Shows the instruction formats that can be specified in (c).





(e)

(4) Operation

Explains the operation of the instruction using symbols.

(5) Function

Explains the function of the instruction and precautions to be taken when using the instruction.

(6) Selectable *src / dest* (label)

If the instruction has operands, the valid formats are listed here.

								– (a)
	Ś	arc)			d	est		
R0L/R0	ROH/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	-Ŕ1L/R2	R1H/R3	- (b)
A0/A0	A1/A1	[A0]	([A1])	A0/A0	A1/A1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	- (c)
dsp:20[A0]			#IMM	dsp:20[A0]	dsp:20[A1]	(bs2)		
R2R0	R3R1	A1A0	dsp:8[SP]	R2R0	R3R1		dsp:8[SP]	- (d)

- (a) Items that can be selected as *src* (source)
- (b) Items that can be selected as *dest* (destination)
- (c) Addressing modes that can be selected
- (d) Addressing modes that cannot be selected
- (e) Shown on the left side of the slash (R0H) is the addressing mode when data is handled in bytes (8 bits). Shown on the right side of the slash (R1) is the addressing mode when data is handled in words (16 bits).

(7) Flag change

Shows a flag change that occurs after the instruction is executed. The symbols in the table mean the following.

"_" The flag does not change.

"O" The flag changes depending on a condition.

(8) Description example

Description examples for the instruction.

(9) Related instructions

Related instructions that cause an operation similar or opposite to that of the instruction.



The syntax of the jump instructions JMP, JPMI, JSR, and JSRI are illustrated below by example .



(3) Syntax

Indicates the instruction syntax using symbols.

JMP	JMP (.length) label				
	L		S, B, W, A → (d))	
ţ	ţ	ţ			
(a)	(b)	(c)			

(a) Mnemonic **JMP** Shows the mnemonic.

(b) Jump distance specifier .length
 Shows the distance of the jump. If (.length) is omitted from the JMP or JSR instruction, the assembler chooses the optimum specifier. If (.length) is entered, its content is given priority.
 The following jump distances may be specified:

- .S 3-bit PC forward relative (+2 to +9)
- .B 8-bit PC relative
- .W 16-bit PC relative
- .A 20-bit absolute
- (c) Operand **label** Shows the operand.
- (d) Shows the jump distances that can be specified in (b).



ABS	Absolute value ABSolute	ABS
[Syntax] ABS.size dest	—— В, W	[Instruction Code/Number of Cycles] Page: 138
[Operation] dest ← dest		

• This instruction takes the absolute value of *dest* and stores it in *dest*.

[Selectable dest]

dest											
R0L/R0	R0H/R1	R1L/R2	R1H/R3								
A0/A0	A1/A1	[A0]	[A1]								
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]								
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16								
dsp:20[A0]											
R2R0	R3R1	A1A0									

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	—		0	Ι	0	0	l	0

Conditions

- O : The flag is set (= 1) when dest before the operation is -128 (.B) or -32768 (.W); otherwise cleared (= 0).
- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag value is undefined.

[Description Example]

ABS.B	R0L
ABS.W	A0



ADC	Add with carry ADdition with Carry	ADC
[Syntax] ADC.size src,dest	I	Instruction Code/Number of Cycles] Page: 138
	—— В, W	
[Operation] dest ← src + dest + C		

- This instruction adds *dest*, *src*, and the C flag and stores the result in *dest*.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to perform calculation in 16 bits. If *src* is A0 or A1, the operation is performed on the eight low-order bits of A0 or A1.

[Selectable src/dest]

src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	_	0	Ι	0	0	Ι	0

Conditions

- O : The flag is set when a signed operation results in a value exceeding +32767 (.W) or -32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when an unsigned operation results in a value exceeding +65535 (.W) or +255 (.B); otherwise cleared.

[Description Example]

ADC.B	#2,R0L
ADC.W	A0,R0
ADC.B	A0,R0L
ADC.B	R0L,A0

- ; 8 low-order bits of A0 and R0L are added.
- ; R0L is zero-expanded and added to A0.

[Related Instructions] ADCF, ADD, SBB, SUB



ADCF	Add carry flag ADdition Carry Flag	ADCF
[Syntax] ADCF.size dest	[Instruction B,W	Code/Number of Cycles] Page: 140
[Operation] dest ← dest + C		

This instruction adds *dest* and the C flag and stores the result in *dest*.

[Selectable dest]

dest											
R0L/R0	R0H/R1	R1L/R2	R1H/R3								
AO/AO	A1/A1	[A0]	[A1]								
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]								
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16								
dsp:20[A0]											
R2R0	R3R1	A1A0									

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-	-	0		0	0	Ι	0

Conditions

- O : The flag is set when a signed operation results in a value exceeding +32767 (.W) or -32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when an unsigned operation results in a value exceeding +65535 (.W) or +255 (.B); otherwise cleared.

[Description Example]

ADCF.B R0L ADCF.W Ram:16[A0]

[Related Instructions] ADC, ADD, SBB, SUB



- This instruction adds *dest* and *src* and stores the result in *dest*.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to perform calculation in 16 bits. If *src* is A0 or A1, the operation is performed on the eight low-order bits of A0 or A1.
- If *dest* is a stack pointer and the selected size specifier (.size) is (.B), *src* is sign extended to perform calculation in 16 bits.

[Selectable	Selectable src/dest] (ee next page for <i>src/dest</i> classified by format.)					
		SI	rc			de	est				
	R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3			
	A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]			
	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16			
				#IMM	dsp:20[A0]			SP/SP ^{*2}			
	R2R0	R3R1	A1A0		R2R0	R3R1	A1A0				

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for src and dest simultaneously.

*2 The operation is performed on the stack pointer indicated by the U flag. Only #IMM can be selected for *src*.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	_	0		0	0		0

Conditions

- O : The flag is set when a signed operation results in a value exceeding +32767 (.W) or -32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when an unsigned operation results in a value exceeding +65535 (.W) or +255 (.B); otherwise cleared.

[Description Example]

ADD.B	A0,R0L
ADD.B	R0L,A0
ADD.B	Ram:8[SB],R0L
ADD.W	#2,[A0]

- ; 8 low-order bits of A0 and R0L are added.
- ; R0L is zero-expanded and added to A0.

[Related Instructions] ADC, ADCF, SBB, SUB

[src/dest Classified by Format]

G format

src			dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP*2
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for src and dest simultaneously.

*2 The operation is performed on the stack pointer indicated by the U flag. Only #IMM can be selected for *src*.

Q format dest src R0L/R0 R0H/R1 **R1L/R2 R1H/R3** A0/A0 A1/A1 [A0] [A1] dsp:8[A0] dsp:8[A1] dsp:8[SB] dsp:8[FB] dsp:16[A0] dsp:16[A1] dsp:16[SB] abs16 #IMM*3 SP/SP*2

*2 The operation is performed on the stack pointer indicated by the U flag. Only #IMM can be selected for *src*. *3 The acceptable range of values is $-8 \le \#IMM \le +7$.

S format*4

	src					dest	
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]
abs16	#IMM			abs16			
R0L ^{*5}	R0H ^{*5}	dsp:8[SB]	dsp:8[FB]	R0L ^{*5}	R0H ^{*₅}	dsp:8[SB]	dsp:8[FB]
abs16	#IMM			abs16	AO	A1	

*4 Only (.B) can be selected as the size specifier (.size).

*5 The same register cannot be used for *src* and *dest* simultaneously.



ADJNZ

Add and conditional jump ADdition then Jump on Not Zero



[Syntax]

[Instruction Code/Number of Cycles]

ADJNZ.size src,dest,label

Page: 146

□_____ B,W

[Operation]

dest \leftarrow dest + src if dest \neq 0 then jump label

[Function]

- This instruction adds *dest* and *src* and stores the result in *dest*.
- If the addition results in any value other than 0, control jumps to **label**. If the addition results in 0, the next instruction is executed.
- The op-code of this instruction is the same as that of SBJNZ.

[Selectable src/dest/label]

src	dest			label
	R0L/R0	R0H/R1	R1L/R2	
	R1H/R3	A0/A0	A1/A1	
#IMM ^{*1}	[A0]	[A1]	dsp:8[A0]	$PC^{2}-126 \le label \le PC^{2}+129$
	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	
	abs16			

*1 The acceptable range of values is $-8 \le \#IMM \le +7$.

*2 PC indicates the start address of the instruction.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	l		_				Ι

[Description Example]

ADJNZ.W #-1,R0,label

[Related Instructions] SBJNZ



AND	Logically AND AND	AND
[Syntax]	[Instructio	on Code/Number of Cycles]
AND.size (:format) src,dest		Page: 147
	G, S (Can be specified)	
	— В, W	
[Operation]		
dest \leftarrow src \land dest		

- This instruction logically ANDs dest and src and stores the result in dest.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to perform calculation in 16 bits. If *src* is A0 or A1, operation is performed on the eight low-order bits of A0 or A1.

Selectable	Selectable src/dest] (See next page for <i>src/dest</i> classified by format						by format.)
src				de	est		
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0 ^{*1}	A1/A1 ^{*1}	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
			#IMM	dsp:20[A0]			
				R2R0			

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-	-	_	_	0	0	_	

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.

[Description Example]

AND.B	Ram:8[SB],R0L
AND.B:G	A0,R0L
AND.B:G	R0L,A0
AND.B:S	#3,R0L

- ; 8 low-order bits of A0 and R0L are ANDed.
- ; R0L is zero-expanded and ANDed with A0.

[Related Instructions] OR, XOR, TST



[src/dest Classified by Format]

G format

src			dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

S format^{*2}

	src					dest	
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]
abs16	#IMM			abs16			
R0L ^{*3}	R0H ^{*3}	dsp:8[SB]	dsp:8[FB]	R0L ^{*3}	R0H ^{*3}	dsp:8[SB]	dsp:8[FB]
abs16	# IMM			abs16	A0	A1	

*2 Only (.B) can be selected as the size specifier (.size).

*3 The same register cannot be used for *src* and *dest*.



BAND

Logically AND bits **Bit AND carry flag**



[Syntax] BAND src [Instruction Code/Number of Cycles]

Page: 150

[Operation]

C ← src ∧ C

[Function]

• This instruction logically ANDs the C flag and *src* and stores the result in the C flag.

[Selectable src]

src								
bit,R0	bit,R1	bit,R2	bit,R3					
bit,A0	bit,A1	[A0]	[A1]					
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]					
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16					
e								

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change				l	_	_	—	0

Conditions

 $C \hspace{.1 in}:\hspace{.1 in} The flag is set when the operation results in 1; otherwise cleared.$

[Description Example]

BAND	flag
BAND	4,Ram
BAND	16,Ram:16[SB]
BAND	[A0]

[Related Instructions] BOR, BXOR, BNAND, BNOR, BNXOR

BCLR	<i>Clear bit</i> Bit CLeaR	BCLR
[Syntax]	[Instruc	tion Code/Number of Cycles]
BCLR (:format) dest		Page: 150
L	G , S (Can be specified)	
[Operation] dest ← 0		

• This instruction stores 0 in *dest*.

[Selectable dest]

dest							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
e	bit,base:11[SB]*1					

*1 This *dest* can only be selected when in S format.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	_	—		-	I	—	-	Ι

[Description Example]

BCLR	flag
BCLR	4,Ram:8[SB]
BCLR	16,Ram:16[SB]
BCLR	[A0]

[Related Instructions] BSET, BNOT, BNTST, BTST, BTSTC, BTSTS

BMCnd

Conditional bit transfer **Bit Move Condition** **BM**Cnd

[Syntax] BM*Cnd* [Instruction Code/Number of Cycles]

Page: 152

[Operation]

if true then	dest	←	1
else	dest	+	0

dest

[Function]

- This instruction transfers the true or false value of the condition indicated by *Cnd* to *dest*. If the condition is true, 1 is transferred; if false, 0 is transferred.
- The supported types of *Cnd* are as follows.

Cnd	Condition		Expression	Cnd		Condition	Expression
GEU/C	C=1	Equal to or greater than	≦	LTU/NC	C=0	Less than	>
		C flag is 1.				C flag is 0.	
EQ/Z	Z=1	Equal to	=	NE/NZ	Z=0	Not equal	≠
		Z flag is 1.				Z flag is 0.	
GTU	C∧Z=1	Greater than	<	LEU	C∧Z=0	Equal to or less than	≧
PZ	S=0	Positive or zero	0≦	N	S=1	Negative	0>
GE	SAO=0	Equal to or greater than	≦	LE	(S∀O)∨Z=1	Equal to or less than	≧
		(signed value)				(signed value)	
GT	(S∀O)∨Z=0	Greater than (signed value)	<	LT	S∀0=1	Less than (signed value)	>
0	O=1	O flag is 1.		NO	O=0	O flag is 0.	

[Selectable dest]

dest								
bit,R0	bit,R1	bit,R2	bit,R3					
bit,A0	bit,A1	[A0]	[A1]					
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]					
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16					
c								

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	l		-	l	l	_	*1

*1 The flag changes if the C flag was specified for *dest*.

[Description Example]

BMN BMZ 3,Ram:8[SB] C

[Related Instructions] JCnd



BNAND

[Syntax] BNAND src Logically AND inverted bits Bit Not AND carry flag

BNAND

[Instruction Code/Number of Cycles]

Page: 153

[Operation]

 $C \leftarrow \overline{src} \land C$

[Function]

• This instruction logically ANDs the C flag and the inverted value of *src* and stores the result in the C flag.

[Selectable src]

src								
bit,R0	bit,R1	bit,R2	bit,R3					
bit,A0	bit,A1	[A0]	[A1]					
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]					
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16					
e								

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_					1		0

Condition

C: The flag is set when the operation results in 1; otherwise cleared.

[Description Example]

BNANDflagBNAND4,RamBNAND16,Ram:16[SB]BNAND[A0]

[Related Instructions] BAND, BOR, BXOR, BNOR, BNXOR

BNOR

[Syntax] BNOR src Logically OR inverted bits Bit Not OR carry flag



[Instruction Code/Number of Cycles]

Page: 154

[Operation]

 $C \leftarrow \overline{src} \lor C$

[Function]

• This instruction logically ORs the C flag and the inverted value of *src* and stores the result in the C flag.

[Selectable src]

src					
bit,R0	bit,R1	bit,R2	bit,R3		
bit,A0	bit,A1	[A0]	[A1]		
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]		
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16		
e					

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	-				_	-	0

Condition

 $C \hspace{.1 in}:\hspace{.1 in} The flag is set when the operation results in 1; otherwise cleared.$

[Description Example]

BNOR	flag
BNOR	4,Ram
BNOR	16,Ram:16[SB]
BNOR	[A0]

[Related Instructions] BAND, BOR, BXOR, BNAND, BNXOR

BNOT	Invert bit Bit NOT	BNOT
[Syntax]	[Ins	struction Code/Number of Cycles]
BNOT(:format)	dest	Page: 154
	G , S (Can be speci	fied)
[Operation]		
dest 🔶 dest		

• This instruction inverts *dest* and stores the result in *dest*.

[Selectable dest]

dest				
bit,R0	bit,R1	bit,R2	bit,R3	
bit,A0	bit,A1	[A0]	[A1]	
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]	
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16	
e	bit,base:11[SB]*1		

*1 This *dest* can only be selected when in S format.

[Flag Change]

Flag	U	0	В	S	Ζ	D	С
Change	-	_	_	-	_	_	Ι

[Description Example]

BNOT	flag
BNOT	4,Ram:8[SB]
BNOT	16,Ram:16[SB]
BNOT	[A0]

[Related Instructions] BCLR, BSET, BNTST, BTST, BTSTC, BTSTS
BNTST

Test inverted bit **Bit Not TeST**

BNTST

[Syntax] BNTST src [Instruction Code/Number of Cycles]

Page: 155

[Operation]

Z 🔶 src

C ← src

[Function]

• This instruction transfers the inverted value of *src* to the Z flag and the inverted value of *src* to the C flag.

[Selectable src]

src							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
e							

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	-		-		0		0

Conditions

- Z : The flag is set when *src* is 0; otherwise cleared.
- C : The flag is set when *src* is 0; otherwise cleared.

[Description Example]

BNTST	flag
BNTST	4,Ram:8[SB]
BNTST	16,Ram:16[SB]
BNTST	[A0]

[Related Instructions] BCLR, BSET, BNOT, BTST, BTSTC, BTSTS

BNXOR

Exclusive OR inverted bits **Bit Not eXclusive OR carry flag**

BNXOR

[Syntax] BNXOR src [Instruction Code/Number of Cycles]

Page: 156

[Operation]

C ← src ∀ C

[Function]

• This instruction exclusive ORs the C flag and the inverted value of *src* and stores the result in the C flag.

[Selectable src]

src						
bit,R0	bit,R1	bit,R2	bit,R3			
bit,A0	bit,A1	[A0]	[A1]			
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]			
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16			
e						

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	—		I		I	I		0

Conditions

C : The flag is set when the operation results in 1; otherwise cleared.

[Description Example]

BNXOR flag BNXOR 4,Ram BNXOR 16,Ram:16[SB] BNXOR [A0]

[Related Instructions] BAND, BOR, BXOR, BNAND, BNOR

BOR

Logically OR bits **Bit OR carry flag**



[Syntax] BOR src

[Instruction Code/Number of Cycles]

Page: 156

[Operation]

C ← src ∨ C

[Function]

• This instruction logically ORs the C flag and *src* and stores the result in the C flag.

[Selectable src]

src							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
e							

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	-	I	Ι	I	I		0

Conditions

C : The flag is set when the operation results in 1; otherwise cleared.

[Description Example]

BOR	flag
BOR	4,Ram
BOR	16,Ram:16[SB]
BOR	[A0]

[Related Instructions] BAND, BXOR, BNAND, BNOR, BNXOR

BRK

Debug interrupt BReaK

BRK

[Syntax] BRK

[Instruction Code/Number of Cycles]

Page: 157

[Operation]

SP ←	SP – 2
M(SP) 🔶	(PC + 1)H, FLG
SP ←	SP – 2
M(SP) 🔶	(PC + 1)ML
PC ←	M(FFFE416)

[Function]

- This instruction generates a BRK interrupt.
- The BRK interrupt is a nonmaskable interrupt.

[Flag Change]^{*1}

		• •							-
Flag	U	I	0	В	S	Ζ	D	С	
Change	0	0	_	_	—	—	0	—	

Conditions

- U : The flag is cleared.
- I : The flag is cleared.
- D : The flag is cleared.
- *1 The flags are saved to the stack area before the BRK instruction is executed. After the interrupt, the flags change state as shown at left.

[Description Example] BRK

[Related Instructions] INT, INTO



BSET	Set bit Bit SET	BSET
[Syntax] BSET (:format) d	est G , S (Can be specified)	ion Code/Number of Cycles] Page: 157
[Operation] dest ← 1		

• This instruction stores 1 in *dest*.

[Selectable dest]

dest						
bit,R0	bit,R1	bit,R2	bit,R3			
bit,A0	bit,A1	[A0]	[A1]			
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]			
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16			
e	bit,base:11[SB]	*1				

*1 This *dest* can only be selected when in S format.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	_	—		Ι	-	Ι	Ι

[Description Example]

BSET	flag
BSET	4,Ram:8[SB]
BSET	16,Ram:16[SB]
BSET	[A0]

[Related Instructions] BCLR, BNOT, BNTST, BTST, BTSTC, BTSTS

BTST	<i>Test bit</i> Bit TeST	BTST
[Syntax]	[Instruct	ion Code/Number of Cycles]
BTST (:format) src		Page: 158
	G, S (Can be specified)	
[Operation]		
Z 🔶 src		
C ← src		

• This instruction transfers the inverted value of *src* to the Z flag and the non-inverted value of *src* to the C flag.

[Selectable src]

src						
bit,R0	bit,R1	bit,R2	bit,R3			
bit,A0	bit,A1	[A0]	[A1]			
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]			
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16			
е	bit,base:11[SB]*1				

*1 This *src* can only be selected when in S format.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	_			_	0	_	0

Conditions

- Z : The flag is set when *src* is 0; otherwise cleared.
- C : The flag is set when *src* is 1; otherwise cleared.

[Description Example]

BTST	flag
BTST	4,Ram:8[SB]
BTST	16,Ram:16[SB]
BTST	[A0]

[Related Instructions] BCLR, BSET, BNOT, BNTST, BTSTC, BTSTS

dest

BTSTC

Test bit and clear **Bit TeST and Clear**

BTSTC

[Syntax] BTSTC [Instruction Code/Number of Cycles]

Page: 159

[Operation]

Z	←	dest
С	+	dest
dest	←	0

[Function]

• This instruction transfers the inverted value of *dest* to the Z flag and the non-inverted value of *dest* to the C flag. Then it stores 0 in *dest*.

[Selectable dest]

dest						
bit,R0	bit,R1	bit,R2	bit,R3			
bit,A0	bit,A1	[A0]	[A1]			
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]			
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16			
C bit,base:11[SB]						

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	—	Ι	l	l	l	0		0

Conditions

- Z : The flag is set when *dest* is 0; otherwise cleared.
- C : The flag is set when *dest* is 1; otherwise cleared.

[Description Example]

BTSTC	flag
BTSTC	4,Ram
BTSTC	16,Ram:16[SB]
BTSTC	[A0]

[Related Instructions] BCLR, BSET, BNOT, BNTST, BTST, BTSTS

dest

BTSTS

Test bit and set **Bit TeST and Set**



[Syntax] BTSTS [Instruction Code/Number of Cycles]

Page: 160

[Operation]

Z	←	dest
С	+	dest
dest	←	1

[Function]

• This instruction transfers the inverted value of *dest* to the Z flag and the non-inverted value of *dest* to the C flag. Then it stores 1 in *dest*.

[Selectable dest]

dest						
bit,R0	bit,R1	bit,R2	bit,R3			
bit,A0	bit,A1	[A0]	[A1]			
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]			
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16			
e	bit,base:11[SB]	}				

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	-	l			0		0

Conditions

- Z : The flag is set when *dest* is 0; otherwise cleared.
- C : The flag is set when *dest* is 1; otherwise cleared.

[Description Example]

BTSTS	flag
BTSTS	4,Ram
BTSTS	16,Ram:16[SB]
BTSTS	[A0]

[Related Instructions] BCLR, BSET, BNOT, BNTST, BTST, BTSTC

BXOR

Exclusive OR bits **Bit eXclusive OR carry flag**



[Syntax] BXOR src [Instruction Code/Number of Cycles]

Page: 160

[Operation]

C ← src ∀ C

[Function]

• This instruction exclusive ORs the C flag and *src* and stores the result in the C flag.

[Selectable src]

src										
bit,R0	bit,R1	bit,R2	bit,R3							
bit,A0	bit,A1	[A0]	[A1]							
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]							
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16							
e										

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	-	Ι	Ι		-		0

Conditions

C: The flag is set when the operation results in 1; otherwise cleared.

[Description Example]

BXOR	flag
BXOR	4,Ram
BXOR	16,Ram:16[SB]
BXOR	[A0]

[Related Instructions] BAND, BOR, BNAND, BNOR, BNXOR

CMP	<i>Compare</i> CoMPare	CMP
[Syntax]	[Instructi	on Code/Number of Cycles]
CMP.size (:format) src,dest		Page: 161
	G , Q , S (Can be specified)	
	— В, W	
[Operation]		
dest – src		

- Flag bits in the flag register change depending on the result of subtraction of src from dest.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is A0 or A1, operation is performed on the 8 low-order bits of A0 or A1.

[Selectable src/dest] (See next page for *src/dest* classified by format.)

	src				dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	—	0		0	0		0

Conditions

- O : The flag is set when a signed operation results in a value exceeding +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when an unsigned operation results in any value equal to or greater than 0; otherwise cleared.

[Description Example]

CMP.B:S	#10,R0L
CMP.W:G	R0,A0
CMP.W	#–3,R0
CMP.B	#5,Ram:8[FB]
CMP.B	A0,R0L

; 8 low-order bits of A0 and R0L are compared.



[src/dest Classified by Format]

G format

	src				de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP
R2R0				R2R0			

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

Q format

	src				de	est	
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0				A0/A0	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM ^{*2}	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

*2 The acceptable range of values is $-8 \le \#IMM \le +7$.

S format^{*3}

		src				dest	
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]
abs16	#IMM			abs16			
R0L*4	R0H*4	dsp:8[SB]	dsp:8[FB]	R0L ^{*4}	R0H*4	dsp:8[SB]	dsp:8[FB]
abs16	#IMM			abs16	AO	A1	

*3 Only (.B) can be selected as the size specifier (.size).

*4 The same register cannot be used for *src* and *dest*.



DADC	Decimal add with carry Decimal ADdition with Carry	DADC
[Syntax]	[Instructio	n Code/Number of Cycles]
DADC.size src,dest	——— В, W	Page: 165
[Operation] dest ← src + dest +	С	

• This instruction adds dest, src, and the C flag as decimal data and stores the result in dest.

[Selectable src/dest]

SrC				dest			
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0				A0/A0			[A1]
dsp:8[A0]				dsp:8[A0]			dsp:8[FB]
dsp:16[A0]				dsp:16[A0]			abs16
dsp:20[A0]			#IMM	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

[Flag Change]

Flag	U	0	В	S	Ζ	D	С
Change			_	0	0	_	0

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when the operation results in a value exceeding +9999 (.W) or +99 (.B); otherwise cleared.

[Description Example]

DADC.B #3,R0L DADC.W R1,R0

[Related Instructions] DADD, DSUB, DSBB

DADD	Decimal add without carry Decimal ADDition	DADD
[Syntax]	[Instruction	on Code/Number of Cycles]
DADD.size src,dest	——— В, W	Page: 167
[Operation] dest ← src + dest		

• This instruction adds *dest* and *src* as decimal data and stores the result in *dest*.

[Selectable src/dest]

src				dest			
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0				A0/A0			[A1]
dsp:8[A0]				dsp:8[A0]			dsp:8[FB]
dsp:16[A0]				dsp:16[A0]			abs16
dsp:20[A0]			#IMM	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		-	_	_	0	0	_	0

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when the operation results in a value exceeding +9999 (.W) or +99 (.B); otherwise cleared.

[Description Example]

DADD.B #3,R0L DADD.W R1,R0

[Related Instructions] DADC, DSUB, DSBB

DEC	<i>Decrement</i> DECrement	DEC
[Syntax] DEC.size dest	— В,W	[Instruction Code/Number of Cycles] Page: 169
[Operation] dest ← dest – 1		

• This instruction decrements *dest* by 1 and stores the result in *dest*.

[Selectable dest]

dest								
R0L ^{*1}	R0H ^{*1}	dsp:8[SB] ^{*1}	dsp:8[FB]*1					
abs16 ^{*1}	A0*2	A1*2						

*1 Only (.B) can be specified as the size specifier (.size).

*2 Only (.W) can be specified as the size specifier (.size).

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	Ι	-	_	Ι	0	0	Ι	_

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.

[Description Example]

DEC.W A0 DEC.B R0L

[Related Instructions] INC



DIV	Signed divide DIVide	DIV
[Syntax]		[Instruction Code/Number of Cycles]
DIV.size	src	Page: 170
	——————В, W	
[Operation]		
If the size spe	ecifier (.size) is (.B)	
R0L ((quotient), R0H (remainder) ← R0÷src	
If the size spe	ecifier (.size) is (.W)	
R0 (q	uotient), R2 (remainder) ←R2R0÷src	

- This instruction divides R2R0 (R0)^{*1} by the signed value of *src* and stores the quotient in R0 (R0L)^{*1} and the remainder in R2 (R0H)^{*1}. The remainder has the same sign as the dividend. Items in parentheses and followed by^{"*1"} ()^{*1} indicate registers that are the object of the operation when (.B) is selected as the size specifier (.size).
- If *src* is A0 or A1 and the selected size specifier (.size) is (.B), the operation is performed on the 8 low-order bits of A0 or A1.
- If (.B) is selected as the size specifier (.size), the O flag is set when the operation results in a quotient exceeding 8 bits or the divisor is 0. In this case, R0L and R0H are undefined.
- If (.W) is selected as the size specifier (.size), the O flag is set when the operation results in a quotient exceeding 16 bits or the divisor is 0. In this case, R0 and R2 are undefined.

[Selectable src]

	src									
R0L/R0	R0H/R1	R1L/R2	R1H/R3							
A0/A0	A1/A1	[A0]	[A1]							
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16							
dsp:20[A0]			#IMM							
R2R0										

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	—	0		_	-	_	_

Conditions

O: The flag is set when the operation results in a quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

[Description Example]

DIV.B	A0
DIV.B	#4
DIV.W	R0

;Value of 8 low-order bits of A0 is the divisor.

[Related Instructions] DIVU, DIVX, MUL, MULU

src

DIVU

Unsigned divide DIVide Unsigned

B,W

DIVU

[Syntax] DIVU.size [Instruction Code/Number of Cycles]

Page: 171

[Operation]

If the size specifier (.size) is (.B) R0L (quotient), R0H (remainder) ← R0÷ src If the size specifier (.size) is (.W) R0 (quotient), R2 (remainder) ← R2R0÷ src

[Function]

- This instruction divides R2R0 (R0)^{*1} by the unsigned value of *src* and stores the quotient in R0 (R0L)^{*1} and the remainder in R2 (R0H)^{*1}. Items in parentheses and followed by^{**1"} ()^{*1} indicate registers that are the object of the operation when (.B) is selected as the size specifier (.size).
- If *src* is A0 or A1 and the selected size specifier (.size) is (.B), the operation is performed on the 8 low-order bits of A0 or A1.
- If (.B) is selected as the size specifier (.size), the O flag is set when the operation results in a quotient exceeding 8 bits or the divisor is 0. In this case, R0L and R0H are undefined.
- If (.W) is selected as the size specifier (.size), the O flag is set when the operation results in a quotient exceeding 16 bits or the divisor is 0. In this case, R0 and R2 are undefined.

[Selectable src]

src							
R0L/R0	R0H/R1	R1L/R2	R1H/R3				
A0/A0	A1/A1	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]			#IMM				
R2R0							

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	—	0	—	—	—	—	—

Conditions

O: The flag is set when the operation results in a quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

[Description Example]

DIVU.B	A0
DIVU.B	#4
DIVU.W	R0

;Value of 8 low-order bits of A0 is the divisor.

[Related Instructions] DIV, DIVX, MUL, MULU

src

DIVX

Signed divide
DIVide eXtension

B,W



[Syntax] DIVX.size [Instruction Code/Number of Cycles]

Page: 172

[Operation]

If the size specifier (.size) is (.B) R0L (quotient), R0H (remainder) ←R0÷src If the size specifier (.size) is (.W) R0 (quotient), R2 (remainder) ←R2R0÷src

[Function]

- This instruction divides R2R0 (R0)^{*1} by the signed value of *src* and stores the quotient in R0 (R0L)^{*1} and the remainder in R2 (R0H)^{*1}. The remainder has the same sign as the divisor. Items in parentheses and followed by^{**1}" ()^{*1} indicate registers that are the object of the operation when (.B) is selected as the size specifier (.size).
- If *src* is A0 or A1 and the selected size specifier (.size) is (.B), the operation is performed on the 8 low-order bits of A0 or A1.
- If (.B) is selected as the size specifier (.size), the O flag is set when the operation results in a quotient exceeding 8 bits or the divisor is 0. At this time, R0L and R0H are undefined.
- If (.W) is selected as the size specifier (.size), the O flag is set when the operation results in a quotient exceeding 16 bits or the divisor is 0. At this time, R0 and R2 are undefined.

[Selectable src]

src							
R0L/R0	R0H/R1	R1L/R2	R1H/R3				
A0/A0	A1/A1	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]			#IMM				
R2R0							

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	_	0		_	_	_	_

Conditions

O: The flag is set when the operation results in a quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

[Description Example]

DIVX.B	A0
DIVX.B	#4
DIVX.W	R0

;Value of 8 low-order bits of A0 is the divisor.

[Related Instructions] DIV, DIVU, MUL, MULU

DSBB	SBBDecimal subtract with borrowDecimal SuBtract with Borrow	
[Syntax]	[Instruc	tion Code/Number of Cycles]
DSBB.size src,dest		Page: 173
	———— B , W	
[Operation] dest ← dest – src -	- <u>C</u>	

• This instruction subtracts *src* and the inverted value of the C flag from *dest* as decimal data and stores the result in *dest*.

[Selectable src/dest]

src					d	est	
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0				A0/A0			[A1]
dsp:8[A0]				dsp:8[A0]			dsp:8[FB]
dsp:16[A0]				dsp:16[A0]			abs16
dsp:20[A0]			#IMM	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	_	l		0	0	—	0

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when the operation results in any value equal to or greater than 0; otherwise cleared.

[Description Example]

DSBB.B #3,R0L DSBB.W R1,R0

[Related Instructions] DADC, DADD, DSUB

DSUB	Decimal subtract without borrow Decimal SUBtract	DSUB
[Syntax]	[Instruction C	ode/Number of Cycles]
DSUB.size src,dest		Page: 175
L	———— B,W	
[Operation]		
dest ← dest – src		

• This instruction subtracts src from dest as decimal data and stores the result in dest.

[Selectable src/dest]

src					d	est	
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0				A0/A0			[A1]
dsp:8[A0]				dsp:8[A0]			dsp:8[FB]
dsp:16[A0]				dsp:16[A0]			abs16
dsp:20[A0]			#IMM	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	—	-		0	0	-	0

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when the operation results in any value equal to or greater than 0; otherwise cleared.

[Description Example]

DSUB.B #3,R0L DSUB.W R1,R0

[Related Instructions] DADC, DADD, DSBB

Build stack frame ENTER ENTER</t

[Operation]

+	SP	-	2
+	FB		
←	SP		
←	SP	_	src
	← ←	← FB ← SP	← FB ← SP

[Function]

- This instruction generates a stack frame. *src* represents the size of the stack frame.
- The diagrams below show the stack area status before and after the ENTER instruction is executed at the beginning of a called subroutine.

Before instruction execution

After instruction execution



[Selectable src]

	src	
#IMM8		

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	_	—	—	_	_		_	_

[Description Example] ENTER #3

[Related Instructions] EXITD



EXITD

[Syntax]

EXITD

Deallocate stack frame

EXIT and Deallocate stack frame



[Instruction Code/Number of Cycles]

Page: 178

[Operation]

SP	~	FB	
FB	←	M(SP)	
SP	←	SP +	2
PCML	←	M(SP)	
SP	←	SP +	2
РСн	←	M(SP)	
SP	←	SP +	1

[Function]

- This instruction deallocates a stack frame and exits from the subroutine.
- Use this instruction in combination with the ENTER instruction.
- The diagrams below show the stack area status before and after the EXITD instruction is executed at the end of a subroutine in which an ENTER instruction was executed.



[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	Ι	l	—	—	-	—	_

[Description Example]

EXITD

[Related Instructions] ENTER



EXTS

Extend sign **EXTend Sign**

B,W



[Syntax] EXTS.size dest [Instruction Code/Number of Cycles]

Page: 178

[Operation]

dest - EXT(dest)

[Function]

- This instruction sign extends *dest* and stores the result in *dest*.
- If (.B) is selected as the size specifier (.size), *dest* is sign extended to 16 bits.
- If (.W) is selected as the size specifier (.size), R0 is sign extended to 32 bits. In this case, R2 is used for the upper bytes.

[Selectable dest]

	dest										
R0L/R0	R0H/R1	R1L/R2	R1H/R3								
A0/A0		[A0]	[A1]								
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]								
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16								
dsp:20[A0]											
R2R0	R3R1	A1A0									

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—		I		0	0		

Conditions

- S : If (.B) is selected as the size specifier (.size), the flag is set when the operation results in MSB = 1; otherwise cleared. The flag does not change if (.W) is selected as the size specifier (.size).
- Z : If (.B) is selected as the size specifier (.size), the flag is set when the operation results in 0; otherwise cleared. The flag does not change if (.W) is selected as the size specifier (.size).

[Description Example]

EXTS.B ROL EXTS.W RO



FCLR

[Syntax] FCLR dest *Clear flag register bit* Flag register CLeaR



[Instruction Code/Number of Cycles]

Page: 179

[Operation]

dest ← 0

[Function]

• This instruction stores 0 in *dest*.

[Selectable dest]

dest							
С	D	Z	S	В	0	Ι	U

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

*1 The selected flag is cleared to 0.

[Description Example]

FCLR I FCLR S

[Related Instructions] FSET



FSET

[Syntax] FSET dest *Set flag register bit* Flag register SET



[Instruction Code/Number of Cycles]

Page: 180

[Operation]

dest 🔶 1

[Function]

• This instruction stores 1 in *dest*.

[Selectable dest]

dest							
С	D	Z	S	В	0	I	U

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

*1 The selected flag is set (= 1).

[Description Example]

FSET I FSET S

[Related Instructions] FCLR



INC		<i>Increment</i> INCrement	INC
[Syntax]			[Instruction Code/Number of Cycles]
INC.size	dest		Page: 180
		—— B,W	
[Operation]			
dest 🔶 dest	: + 1		

• This instruction adds 1 to *dest* and stores the result in *dest*.

[Selectable dest]

dest					
R0L ^{*1}	R0H ^{*1}	dsp:8[SB] ^{*1}	dsp:8[FB]*1		
abs16 ^{*1}	A0*2	A1*2			

*1 Only (.B) can be selected as the size specifier (.size).

*2 Only (.W) can be selected as the size specifier (.size).

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	Ι	Ι	-	_	0	0		_

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.

[Description Example]

INC.W A0 INC.B R0L

[Related Instructions] DEC

src

INT

Interrupt by INT instruction INTerrupt

INT

[Syntax]

INT

[Instruction Code/Number of Cycles]

Page: 181

[Operation]

SP 🔶	SP – 2
M(SP) 🔶	(PC + 2)н, FLG
SP ←	SP – 2
M(SP) 🔶	(PC + 2)ML
PC ←	M(IntBase + src $ imes$ 4)

[Function]

- This instruction generates a software interrupt specified by *src. src* represents a software interrupt number.
- If *src* is 31 or smaller, the U flag is cleared to 0 and the interrupt stack pointer (ISP) is used.
- If *src* is 32 or larger, the stack pointer indicated by the U flag is used.
- The interrupts generated by the INT instruction are nonmaskable.

[Selectable src]

	src	
#IMM*1*2		

*1 #IMM denotes a software interrupt number.

*2 The acceptable range of values is $0 \le \#IMM \le 63$.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	0	0			-	Ι	0	

*3 The flags are saved to the stack area before the INT instruction is executed. After the interrupt, the flags change state as shown at left.

Conditions

- U : The flag is cleared if the software interrupt number is 31 or smaller. The flag does not change if the software interrupt number is 32 or larger.
- I : The flag is cleared.
- D : The flag is cleared.

[Description Example]

INT #0

[Related Instructions] BRK, INTO



INTO

[Syntax]

INTO

Interrupt on overflow
INTerrupt on Overflow



[Instruction Code/Number of Cycles]

Page: 182

[Operation]

←	SP – 2
←	(PC + 1)H, FLG
←	SP – 2
←	(PC + 1)ML
←	M(FFFE016)
	† †

[Function]

- If the O flag is set to 1, this instruction generates an overflow interrupt. If the flag is cleared to 0, the next instruction is executed.
- The overflow interrupt is nonmaskable.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С	*1
Change	0	0		—	Ι	_	0	-	

Conditions

- U: The flag is cleared.
- I : The flag is cleared.
- D: The flag is cleared.

The flags are saved to the stack area before the INTO instruction is executed. After the interrupt, the flags change state as shown at left.

[Description Example]

INTO

[Related Instructions] BRK, INT



JCnd

JCnd label

[Syntax]

Jump on condition
Jump on Condition



[Instruction Code/Number of Cycles]

Page: 182

[Operation]

if true then jump label

[Function]

- This instruction causes program flow to branch after checking the execution result of the preceding instruction against the following condition. If the condition indicated by *Cnd* is true, control jumps to **label**. If false, the next instruction is executed.
- The following conditions can be used for *Cnd*:

Cnd		Condition	Expression	Cnd		Condition	Expression
GEU/C	C=1	Equal to or greater than	≦	LTU/NC	C=0	Smaller than	>
		C flag is 1.				C flag is 0.	
EQ/Z	Z=1	Equal to	=	NE/NZ	Z=0	Not equal	≠
		Z flag is 1.				Z flag is 0.	
GTU	C∧Z=1	Greater than	<	LEU	C∧Z=0	Equal to or smaller than	≧
ΡZ	S=0	Positive or zero	0≦	N	S=1	Negative	0>
GE	SYO=0	Equal to or greater than	≦	LE	(S∀0)∨Z=1	Equal to or smaller than	≧
		(signed value)				(signed value)	
GT	(S∀O)∨Z=0	Greater than (signed value)	<	LT	S∀0=1	Smaller than (signed value)	>
0	O=1	O flag is 1.		NO	O=0	O flag is 0.	

[Selectable label]

label	Cnd
$PC^{1}-127 \leq label \leq PC^{1}+128$	GEU/C, GTU, EQ/Z, N, LTU/NC, LEU, NE/NZ, PZ
$PC^{1}-126 \leq label \leq PC^{1}+129$	LE, O, GE, GT, NO, LT

*1 PC indicates the start address of the instruction.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	—		-		-	_	_

[Description Example]

JEQ label JNE label

[Related Instructions] BMCnd



JMP	Unconditional jump JuMP	JMP
[Syntax]	[Instruction Code/Number of Cycles]
JMP(.length) label		Page: 184
	 S , B , W , A (Can be	e specified)

[Operation]

PC ← label

[Function]

• This instruction causes control to jump to label.

[Selectable label]

.length	label						
.S	$PC^{*1}+2 \leq label \leq PC^{*1}+9$						
.B	$PC^{1}-127 \leq label \leq PC^{1}+128$						
.W	$PC^{-1}-32767 \leq label \leq PC^{-1}+32768$						
.A	abs20						

*1 PC indicates the start address of the instruction.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-	—		-	_		-	Ι

[Description Example]

JMP label

[Related Instructions] JMPI



	mp indirect JMPI
[Syntax]	[Instruction Code/Number of Cycles]
JMPI.length src W ,	Page: 185
[Operation] When jump distance specifier (.length) is (.W) PC ← PC ± src	When jump distance specifier (.length) is (.A) PC ← src
[Eurotion]	

- This instruction causes control to jump to the address indicated by *src*. If *src* is a location in the memory, specify the address at which the low-order address is stored.
- If (.W) is selected as the jump distance specifier (.length), control jumps to the start address of the instruction plus the address indicated by *src* (added including the sign bits). If *src* is a location in the memory, the required memory capacity is 2 bytes.
- If *src* is a location in the memory and (.A) is selected as the jump distance specifier (.length), the required memory capacity is 3 bytes.

[Selectable src]

If (.W) is selected as the jump distance specifier (.length)

src									
ROL/RO	R0H/R1	R1_/R2	R1H/R3						
A0/A0	A1/A1	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]		dsp:16[SB]	abs16						
dsp:20[A0]	dsp:20[A1]								
R2R0	R3R1	A1A0							

If (.A) is selected as the jump distance specifier (.length)

src								
ROL/RO	R0H/R1	R1L/R2	R1H/R3					
A0/A0		[A0]	[A1]					
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]					
dsp:16[A0]		dsp:16[SB]	abs16					
dsp:20[A0]	dsp:20[A1]							
R2R0	R3R1	A1A0						

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	_	I		Ι			

[Description Example]

JMPI.A A1A0 JMPI.W R0

[Related Instructions] JMP



JSR		Subroutine call Jump SubRoutine	JSR
[Syntax]		[Instruction Code/N	umber of Cycles]
JSR(.length) labe		Page: 187
	-	W, A (Can be specified)	
[Operation]			
SP	+	SP – 1	
M(SP)	←	(PC + n)н	
SP	+	SP – 2	
M(SP)	+	(PC + n)ML	
PC	←	label	
*1 n denot	es the	e number of instruction bytes.	

• This instruction causes control to jump to a subroutine indicated by label.

[Selectable label]

.length	label						
.W	$PC^{1}-32767 \leq label \leq PC^{1}+32768$						
.A	abs20						

*1 PC indicates the start address of the instruction.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_			-	I		Ι	Ι

[Description Example]

JSR.W func JSR.A func

[Related Instructions] JSRI



JSRI

Indirect subroutine call
Jump SubRoutine Indirect

JSRI

Page: 188

[Syntax]

JSRI.length src

W,A

[Operation]

When jump distance specifier (.length) is (.W) SP SP 1 (PC M(SP) + n)H SP SP 2 M(SP) (PC + n)ML PC PC \pm src *1 n denotes the number of instruction bytes. When jump distance specifier (.length) is (.A) SP SP _ 1 (PC M(SP) ← + n)H SP SP 2 _ M(SP) (PC + n)H PC src

[Instruction Code/Number of Cycles]

[Function]

- This instruction causes control to jump to a subroutine at the address indicated by *src*. If *src* is a location in the memory, specify the address at which the low-order address is stored.
- If (.W) is selected as the jump distance specifier (.length), control jumps to the subroutine at the start address of the instruction plus the address indicated by *src* (added including the sign bits). If *src* is a location in the memory, the required memory capacity is 2 bytes.
- If *src* is a location in the memory and (.A) is selected as the jump distance specifier (.length), the required memory capacity is 3 bytes.

[Selectable src]

If (.W) is selected as the jump distance specifier (.length)

src								
ROL/RO	R0H/R1	R11/R2	R1H/R3					
A0/A0	A1/A1	[A0]	[A1]					
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]					
dsp:16[A0]		dsp:16[SB]	abs16					
dsp:20[A0]	dsp:20[A1]							
R2R0	R3R1	A1A0						

If /	(^)	in	aalaatad	~~	the	iumn	diatanaa	oposifiar	(longth)
	(.A)	15	Selected	as	uie	junip	uistance	specifier	(.iengin)

src									
ROL/RO	R0H/R1	R1L/R2	R1H/R3						
A0/A0		[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]		dsp:16[SB]	abs16						
dsp:20[A0]	dsp:20[A1]								
R2R0	R3R1	A1A0							

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		-	I			_	Ι	Ι

[Description Example]

JSRI.A A1A0 JSRI.W R0

[Related Instructions] JSR



LDC

Transfer to control register LoaD Control register

LDC

[Syntax] LDC src,dest [Instruction Code/Number of Cycles]

Page: 189

[Operation]

dest ← src

[Function]

- This instruction transfers *src* to the control register indicated by *dest*. If *src* is a location in the memory, the required memory capacity is 2 bytes.
- If the destination is INTBL or INTBH, make sure that bytes are transferred in succession.
- No interrupt requests are accepted immediately after this instruction.

[Selectable src/dest]

	SI	rc		dest			
ROL/RO	R0H/R1	R11/R2	R1 R3	FB	SB	SP ^{*1}	ISP
A0/A0	A1/A1	[A0]	[A1]	FLG	INTBH	INTBL	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]			#IMM				
R2R0	R3R1	A1A0					

*1 Operation is performed on the stack pointer indicated by the U flag.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С	
Change	*2	*2	*2	*2	*2	*2	*2	*2	*2 1

2 The flag changes only when *dest* is FLG.

[Description Example]

LDC R0,SB LDC A0,FB

[Related Instructions] POPC, PUSHC, STC, LDINTB

abs16,abs20

LDCTX

Restore context LoaD ConTeXt

LDCTX

[Instruction Code/Number of Cycles]

Page: 189

[Function]

LDCTX

[Syntax]

- This instruction restores task context from the stack area.
- Set the RAM address that contains the task number in abs16 and the start address of table data in abs20.
- The required register information is specified from table data by the task number and the data in the stack area is transferred to each register according to the specified register information. Then the SP correction value is added to the stack pointer (SP). For this SP correction value, set the number of bytes to be transferred.
- Information on transferred registers is configured as shown below. Logical 1 indicates a register to be transferred and logical 0 indicates a register that is not transferred.



• The table data is configured as shown below. The address indicated by abs20 is the base address of the table. The data stored at an address twice the content of abs16 away from the base address indicates register information, and the next address contains the stack pointer correction value.



1 11=0 10

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	l	Ι	—			—	

[Description Example]

LDCTX Ram,Rom_TBL

[Related Instructions] STCTX





- This instruction transfers *src* from the extended area to *dest*.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to transfer data in 16 bits.

[Selectable src/dest]

	SI	rc		dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0				A0/A0	A1/A1	[A0]	[A1]	
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]		abs20		dsp:20[A0]				
R2R0	R3R1	A1A0	[A1A0]	R2R0	R3R1	A1A0		

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	I	_	—	_	0	0	—	

Conditions

- S : The flag is set when the transfer results in MSB of *dest* = 1; otherwise cleared.
- Z : The flag is set when the transfer results in dest = 0; otherwise cleared.

[Description Example]

LDE.W	[A1A0],R0
LDE.B	Rom_TBL,A0

[Related Instructions] STE, MOV, XCHG

LDINTB

[Syntax] LDINTB src *Transfer to INTB register* LoaD INTB register



[Instruction Code/Number of Cycles]

Page: 192

[Operation] INTBHL ← src

[Function]

- This instruction transfers src to INTB.
- The LDINTB instruction is a macro-instruction consisting of the following:

LDC	#IMM, INTBH
LDC	#IMM, INTBL

[Selectable src]

	src	
#IMM20		

[Flag Change]

[Flag	U	0	В	S	Ζ	D	С
	Change					-	_	Ι

[Description Example]

LDINTB #0F0000H

[Related Instructions] LDC, STC, PUSHC, POPC
LDIPL

[Syntax] LDIPL src Set interrupt enable level
LoaD Interrupt Permission Level



[Instruction Code/Number of Cycles]

Page: 193

[Operation]

IPL ← src

[Function]

• This instruction transfers *src* to IPL.

[Selectable src]

	src	
#IMM ^{*1}		

*1 The acceptable range of values is $0 \le \#IMM \le 7$

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	-	_	—	_	_	-	Ι

[Description Example] LDIPL #2





- This instruction transfers src to dest.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to transfer data in 16 bits. If *src* is A0 or A1, the 8 low-order bits of A0 or A1 are transferred.

Selectable	Selectable src/dest] (See next page for <i>src/dest</i> classified by format.)						
	SI	r c		dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0 ^{*1}	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
			#IMM ^{*2}	dsp:20[A0]			
R2R0	R3R1	A1A0	dsp:8[SP]*3	R2R0	R3R1	A1A0	dsp:8[SP]*2*3

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

*2 If *src* is #IMM, dsp:8 [SP] cannot be chosen for *dest*.

*3 The operation is performed on the stack pointer indicated by the U flag. dsp:8 [SP] cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	—	-		l	0	0		_

Conditions

- S : The flag is set when the transfer results in MSB of *dest* = 1; otherwise cleared.
- Z : The flag is set when the transfer results in 0; otherwise cleared.

[Description Example]

MOV.B:S #0ABH,R0L MOV.W #–1,R2

[Related Instructions] LDE, STE, XCHG

[src/dest Classified by Format]

G format

	src				dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0 ^{*1}	A1/A1*1	[A0]	[A1]	A0/A0 ^{*1}	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM ^{*2}	dsp:20[A0]			SP/SP	
R2R0	R3R1	A1A0	dsp:8[SP]*3	R2R0	R3R1	A1A0	dsp:8[SP]*2*3	

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

*2 If src is #IMM, dsp:8 [SP] cannot be chosen for dest.

*3 The operation is performed on the stack pointer indicated by the U flag. dsp:8 [SP] cannot be chosen for *src* and *dest* simultaneously.

Q format

	src			dest			
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0				A0/A0	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM*4	dsp:20[A0]			
R2R0				R2R0			

*4 The acceptable range of values is $-8 \le \#IMM \le +7$.

S format

	SIC					dest	
R0L*5*6*7	R0H*5*6*8	dsp:8[SB] ^{∗₅}	dsp:8[FB]*5	R0L*5*6	R0H*5*6		
abs16⁵⁵				abs16	A0*5*8	A1 ^{*5*7}	
R0L*5*6	R0H*5*6	dsp:8[SB]	dsp:8[FB]	R0L*5*6	R0H*5*6	dsp:8[SB] ^{*5}	dsp:8[FB]*5
abs16				abs16 ^{*5}			
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L ^{*5}	R0H ^{*5}	dsp:8[SB] ^{*₅}	dsp:8[FB]*5
abs16	#IMM ^{*9}			abs16 ^{*5}	A0*9	A1*9	

*5 Only (.B) can be selected as the size specifier (.size).

*6 The same register cannot be chosen for *src* and *dest*.

*7 If *src* is R0L, only A1 can be selected for *dest* as the address register.

*8 If *src* is R0H, only A0 can be selected for *dest* as the address register.

*9 (.B) or (.W) can be selected as the size specifier (.size).

Z format

	SIC					dest	
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]
abs16	#0			abs16	A0	A1	



MOVA

[Syntax] MOVA src,dest *Transfer effective address* **MOVe effective Address**



[Instruction Code/Number of Cycles]

Page: 200

[Operation]

dest - EVA(src)

[Function]

• This instruction transfers the affective address of *src* to *dest*.

[Selectable src/dest]

	src				dest			
ROL/RO	R0H/R1	R1L/R2	R1H/R3	ROL/RO	R0H/R1	R1_/R2	R1H/R3	
A0/A0				A0/ A0	A1/A1			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]				
dsp:20[A0]				dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	—	I	l	I		—	_

[Description Example]

MOVA Ram:16[SB],A0

[Related Instructions] PUSHA



MOV*Dir*

[Syntax] MOV*Dir* *Transfer 4-bit data* **MOVe nibble**



[Instruction Code/Number of Cycles]

Page: 201

[Operation]

Dir	Operation				
НН	H4:dest	+	H4:src		
HL	L4:dest	←	H4:src		
LH	H4:dest	+	L4:src		
LL	L4:dest	+	L4:src		

src,dest

[Function]

• Be sure to choose R0L for either *src* or *dest*.

Dir	Function
HH	Transfers src's 4 high-order bits to dest's 4 high-order bits.
HL	Transfers src's 4 high-order bits to dest's 4 low-order bits.
LH	Transfers src's 4 low-order bits to dest's 4 high-order bits.
LL	Transfers src's 4 low-order bits to dest's 4 low-order bits.

[Selectable src/dest]

	SI	rc			de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0HR4	R1L/ R2	R1H/ R3
A0/A0				A0/A0		[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]				dsp:20[A0]			
R2R0				R2R0			
R0L/R0	R0H/R4	R1L/ R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0		[A0]	[A1]	A0/A0			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]			
dsp:20[A0]				dsp:20[A0]			
R2R0				R2R0			

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		-	Ι		_	_	Ι	_

[Description Example]

MOVHH	R0L,[A0]
MOVHL	R0L,[A0]



Signed multiply MULtiple MULtiple MULtiple [Syntax] [Instruction Code/Number of Cycles] MUL.size src,dest Page: 203 B, W [Operation]

dest \leftarrow dest \times src

[Function]

- This instruction multiplies *src* and *dest* including the sign bits and stores the result in *dest*.
- If (.B) is selected as the size specifier (.size), *src* and *dest* are treated as 8-bit data for the operation and the result is stored in 16 bits. If A0 or A1 is specified as either *src* or *dest*, the operation is performed using the 8 low-order bits of A0 or A1.
- If (.W) is selected as the size specifier (.size), *src* and *dest* are treated as 16-bit data for the operation and the result is stored in 32 bits. If R0, R1, or A0 is specified as *dest*, the result is stored in R2R0, R3R1, or A1A0 accordingly.

[Selectable src/dest]

	src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	ROH/R1	R1L/R2	R1H/R3		
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1		[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]					
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0			

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	1	Ι		—		1	-	

[Description Example]

MUL.B	A0,R0L
MUL.W	#3,R0
MUL.B	R0L,R1L
MUL.W	A0,Ram

; 8 low-order bits of R0L and A0 are multiplied.

[Related Instructions] DIV, DIVU, DIVX, MULU

MULU

Unsigned multiply MULtiple Unsigned

MULU

[Syntax] MULU.size src.dest [Instruction Code/Number of Cycles]

Page: 205

[Operation]

dest \leftarrow dest \times src

[Function]

• This instruction multiplies *src* and *dest* without the sign bits and stores the result in *dest*.

B,W

- If (.B) is selected as the size specifier (.size), *src* and *dest* are treated as 8-bit data for the operation and the result is stored in 16 bits. If A0 or A1 is specified as either *src* or *dest*, the operation is performed using the 8 low-order bits of A0 or A1.
- If (.W) is selected as the size specifier (.size), *src* and *dest* are treated as 16-bit data for the operation and the result is stored in 32 bits. If R0, R1, or A0 are specified as *dest*, the result is stored in R2R0, R3R1, or A1A0 accordingly.

[Selectable src/dest]

	src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
A0/A0 ^{*1}	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1		[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]					
R2R0				R2R0					

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	Ι	I		_	—	-	

[Description Example]

MULU.B	A0,R0L
MULU.W	#3,R0
MULU.B	R0L,R1L
MULU.W	A0,Ram

; 8 low-order bits of R0L and A0 are multiplied.

[Related Instructions] DIV, DIVU, DIVX, MUL

NEG		<i>lement of two</i> IEGate	NEG
[Syntax] NEG.size	dest B , W	[Instructio	n Code/Number of Cycles] Page: 207
[Operation] dest ← 0	– dest		

• This instruction takes the complement of two of *dest* and stores the result in *dest*.

[Selectable dest]

dest									
R0L/R0	R0H/R1	R1L/R2	R1H/R3						
A0/A0	A1/A1	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16						
dsp:20[A0]									
R2R0	R3R1	A1A0							

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	Ι	0	Ι	0	0		0

Conditions

- O : The flag is set when *dest* before the operation is -128 (.B) or -32768 (.W); otherwise cleared.
- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when the operation results in 0; otherwise cleared.

[Description Example]

NEG.B R0L NEG.W A1

[Related Instructions] NOT



NOP

[Syntax] NOP *No operation* **No OPeration**



[Instruction Code/Number of Cycles]

Page: 207

[Operation]

PC ← PC + 1

[Function]

• This instruction adds 1 to PC.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		_	I	Ι		-	Ι	Ι

[Description Example] NOP





• This instruction inverts *dest* and stores the result in *dest*.

[Selectable dest]

dest							
R0L*1/R0	R0H*1/R1	R1L/R2	R1H/R3				
A0/A0	A1/A1	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB] ^{*1}	dsp:8[FB] ^{*1}				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16 ^{*1}				
dsp:20[A0]							
R2R0	R3R1	A1A0					

*1 Can be selected in G and S formats. In other cases, *dest* can be selected in G format.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	l	_	-	l	0	0	I	_

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.

[Description Example]

NOT.B R0L NOT.W A1

[Related Instructions] NEG





- This instruction logically ORs *dest* and *src* and stores the result in *dest*.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is A0 or A1, operation is performed using the 8 low-order bits of A0 or A1.

(See next page for *src/dest* classified by format.) [Selectable src/dest] dest src R0L/R0 R0H/R1 **R1L/R2 R1H/R3** R0L/R0 R0H/R1 **R1L/R2 R1H/R3** A0/A0*1 A1/A1*1 A0/A0^{*1} A1/A1*1 [A0] [A1] [A0] [A1] dsp:8[A0] dsp:8[A1] dsp:8[SB] dsp:8[FB] dsp:8[A0] dsp:8[A1] dsp:8[SB] dsp:8[FB] dsp:16[A0] dsp:16[A1] dsp:16[SB] abs16 dsp:16[A0] dsp:16[A1] dsp:16[SB] abs16 #IMM

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_		Ι	Ι	0	0	-	1

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.

[Description Example]

Ram:8[SB],R0L
A0,R0L
R0L,A0
#3,R0L

- ; 8 low-order bits of A0 and R0L are ORed.
- ; R0L is zero-expanded and ORed with A0.

[Related Instructions] AND, XOR, TST



[src/dest Classified by Format]

G format

	src				dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP	
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

S format^{*2}

		src				dest	
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]
abs16	#IMM			abs16			
R0L*3	R0H ^{*3}	dsp:8[SB]	dsp:8[FB]	R0L ^{*3}	R0H ^{*3}	dsp:8[SB]	dsp:8[FB]
abs16	#HMM			abs16	AO	A1	

*2 Only (.B) can be specified as the size specifier (.size).

*3 The same register cannot be chosen for *src* and *dest*.



POP	Restore register/memory POP	POP
[Syntax]	[Instruction Cod	e/Number of Cycles]
POP.size (:format) dest		Page: 211
	G, S (Can be specified)	
	— В, W	
[Operation]		
If the size specifier (.size) is (.B)	If the size specifier (.size) is (.W)	
dest 🔶 M(SP)	dest ← M(SP)	
SP ← SP + 1	SP ← SP + 2	

• This instruction restores *dest* from the stack area.

[Selectable dest]

dest							
R0L*1/R0	R0H*1/R1	R1L/R2	R1H/R3				
A0/A0*1	A1/A1*1	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]							
R2R0	R3R1	A1A0					

*1 Can be selected in G and S formats.

In other cases, *dest* can be selected in G format.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		-	Ι		—	—	Ι	-

[Description Example]

POP.B R0L POP.W A0

[Related Instructions] PUSH, POPM, PUSHM

POPC

Restore control register **POP Control register** POPC

[Syntax] POPC dest [Instruction Code/Number of Cycles]

Page: 213

[Operation]

dest	←	M(SP)	
SP ^{*1}	←	SP +	2

*1 When *dest* is SP or when the U flag = 0 and *dest* is ISP, 2 is not added to SP.

[Function]

- This instruction restores data from the stack area to the control register indicated by dest.
- When restoring an interrupt table register, always be sure to restore INTBH and INTBL in succession.
- No interrupt requests are accepted immediately after this instruction.

[Selectable dest]

				dest		
FB	SB	SP ^{*2}	ISP	FLG	INTBH	INTBL

*2 Operation is performed on the stack pointer indicated by the U flag.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	*3	*3	*3	*3	*3	*3	*3	*3

*3 The flag changes only when *dest* is FLG.

[Description Example]

POPC SB

[Related Instructions] PUSHC, LDC, STC, LDINTB

POPM

Restore multiple registers POP Multiple POPM

[Syntax] POPM [Instruction Code/Number of Cycles]

Page: 213

[Operation]

 $\begin{array}{rrrr} \text{dest} & \leftarrow & \text{M(SP)} \\ \text{SP} & \leftarrow & \text{SP} & + & \text{N}^{\text{s}1} & \times & 2 \end{array}$

dest

*1 Number of registers to be restored

[Function]

- This instruction restores the registers selected by *dest* collectively from the stack area.
- Registers are restored from the stack area in the following order:

FB SB A1 A0 R3 R2 R1 R

Restored sequentially beginning with R0

[Selectable dest]

					des	t*2	
R0	R1	R2	R3	A0	A1	SB	FB

*2 More than one *dest* can be chosen.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_							Ι

[Description Example]

POPM R0,R1,A0,SB,FB

[Related Instructions] POP, PUSH, PUSHM



PUSH	Save register/memory/immediate data PUSH	PUSH
[Syntax]	[Instruction Co	ode/Number of Cycles]
PUSH.size (:format) src		Page: 214
	G , S (Can be specified)	
	——— В, W	
[Operation]		
If the size specifier (.size) is (.B) If the size specifier (.size) is (.W)	
SP ← SP – 1	SP ← SP – 2	
M(SP) ← src	M(SP) ← src	

• This instruction saves *src* to the stack area.

[Selectable src]

	src										
R0L*1/R0	R0H*1/R1	R1L/R2	R1H/R3								
A0/A0*1	A1/A1*1	[A0]	[A1]								
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]								
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16								
dsp:20[A0]			#IMM								
R2R0	R3R1	A1A0									

*1 Can be selected in G and S formats.

In other cases, *dest* can be selected in G format.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-			l		_	—	_

[Description Example]

PUSH.B #5 PUSH.W #100H PUSH.B ROL PUSH.W A0

[Related Instructions] POP,

POP, POPM, PUSHM

PUSHA

Save effective address
PUSH effective Address



[Syntax] PUSHA [Instruction Code/Number of Cycles]

Page: 216

[Operation]

SP	←	SP – 2
M(SP)	←	EVA(src)

src

[Function]

• This instruction saves the effective address of *src* to the stack area.

[Selectable src]

	src										
ROL/RO	R0H/R1	R1L/R2	R1H/R3								
A0/A0			[A1]								
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]								
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16								
d sp:20[A0]											
R2R0	R3R1	A1A0									

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	_	l	l				_

[Description Example]

PUSHA Ram:8[FB] PUSHA Ram:16[SB]

[Related Instructions] MOVA



PUSHC

Save control register
PUSH Control register

PUSHC

[Syntax] PUSHC [Instruction Code/Number of Cycles]

Page: 216

[Operation]

 $\begin{array}{rcl} SP & \leftarrow & SP & - & 2 \\ M(SP) & \leftarrow & src^{\cdot 1} \end{array}$

src

*1 When *src* is SP or when the U flag = 0 and *src* is ISP, SP is saved before 2 is subtracted.

[Function]

• This instruction saves the control register indicated by *src* to the stack area.

[Selectable src]

FB SB SP ² ISP FLG INTBH INTBL				src	
	FB	SB	SP*2 ISP	FLG INTBH	INTBL

*2 Operation is performed on the stack pointer indicated by the U flag.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	_	_	I		Ι	l	Ι	Ι

[Description Example]

PUSHC SB

[Related Instructions] POPC, LDC, STC, LDINTB



PUSHM

Save multiple registers
PUSH Multiple

PUSHM

[Syntax] PUSHM [Instruction Code/Number of Cycles]

Page: 217

[Operation]

 $SP \leftarrow SP - N^{\cdot 1} \times 2$ M(SP) \leftarrow src

src

*1 Number of registers saved.

[Function]

- This instruction saves the registers selected by *src* collectively to the stack area.
- The registers are saved to the stack area in the following order:

R0 R1 R2 R3 A0 A1 SB FB

Saved sequentially beginning with FB

[Selectable src]

				src	*2		
R0 R1	R2	R3	A0	A1	SB	FB	

*2 More than one *src* can be chosen.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	-	-	I		_	Ι	-

[Description Example]

PUSHM R0,R1,A0,SB,FB

[Related Instructions] POP, PUSH, POPM

REIT			<i>Return from interrupt</i> REturn from InTerrupt	REIT
[Syntax] REIT			[Instruction	Code/Number of Cycles] Page: 218
[Operation]				
PCML	←	M(SP)		
SP	←	SP + 2		

PCH, FLG

SP

• This instruction restores the PC and FLG values that were saved when an interrupt request was accepted and returns from the interrupt handler routine.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

M(SP)

SP + 2

←

~

*1 The flags are reset to the FLG state before the interrupt request was accepted.

[Description Example]

REIT



RMPA		<i>Calculate sum-of-prod</i> Repeat MultiPle and Ac		RMPA
[Syntax]			[Instruction Code/Nur	-
RMPA.size				Page: 218
		———— B,W		
[Operation] ^{*1}				
Repeat				
	R2R0(R0) ^{*2} ←	R2R0(R0) *2 + M(A0) $ imes$	M(A1)	
	A0 ←	A0 + 2(1) ^{*2}		
	A1 ←	A1 + 2(1) ^{*2}		
	R3 ←	R3 – 1		
Until	R3 = 0			
*1	If R3 is set to 0	, this instruction is ignored.		
*2	Items in parentl	neses and followed by "*2"($)$ *2 ap	ply when (.B) is selected a	as the size speci-

- [Function]
 - This instruction performs sum-of-product calculations, with the multiplicand address indicated by A0, the multiplier address indicated by A1, and the count of operation indicated by R3. Calculations are performed including the sign bits and the result is stored in R2R0 (R0)^{*1}.
 - If an overflow occurs during operation, the O flag is set to terminate the operation. R2R0 (R0)^{*1} contains the result of the addition performed last. A0, A1, and R3 are undefined.
 - The content of A0 or A1 when the instruction is completed indicates the next address after the lastread data.
 - If an interrupt request is received during instruction execution, the interrupt is acknowledged after a sum-ofproduct addition is completed (i.e., after the content of R3 is decremented by 1).
 - Make sure that R2R0 (R0)^{*1} is set to the initial value.

Items in parentheses and followed by "*1"()*1 apply when (.B) is selected as the size specifier (.size).

[Fl ag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	Ι	0	—	_	—	_	-

fier (.size).

Conditions

O : The flag is set when +2147483647 (.W) or -2147483648 (.W), or +32767 (.B) or -32768 (.B) is exceeded during operation; otherwise cleared.

[Description Example]

RMPA.B





• This instruction rotates *dest* one bit to the left including the C flag.

[Selectable dest]

	dest								
R0L/R0	R0H/R1	R1L/R2	R1H/R3						
A0/A0	A1/A1	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16						
dsp:20[A0]									
R2R0	R3R1	A1A0							

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-		Ι	—	0	0		0

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in dest = 0; otherwise cleared.
- C : The flag is set when the shifted-out bit is 1; otherwise cleared.

[Description Example]

ROLC.B ROL ROLC.W R0

[Related Instructions] RORC, ROT, SHA, SHL



• This instruction rotates *dest* one bit to the right including the C flag.

[Selectable dest]

	dest								
R0L/R0	R0H/R1	R1L/R2	R1H/R3						
A0/A0	A1/A1	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16						
dsp:20[A0]									
R2R0	R3R1	A1A0							

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	—	Ι	l	—	0	0	Ι	0

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in dest = 0; otherwise cleared.
- C : The flag is set when the shifted-out bit is 1; otherwise cleared.

[Description Example]

RORC.B ROL RORC.W R0

[Related Instructions] ROLC, ROT, SHA, SHL



- This instruction rotates *dest* left or right the number of bits indicated by *src*. Bits overflowing from LSB (MSB) are transferred to MSB (LSB) and the C flag.
- The direction of rotation is determined by the sign of *src*. If *src* is positive, bits are rotated left; if negative, bits are rotated right.
- If *src* is an immediate value, the number of bits rotated is -8 to -1 or +1 to +8. Values less than -8, equal to 0, or greater than +8 are not valid.
- If *src* is a register and (.B) is selected as the size specifier (.size), the number of bits rotated is -8 to +8. Although a value of 0 may be set, no bits are rotated and no flags are changed. If a value less than -8 or greater than +8 is set, the result of the rotation is undefined.
- If *src* is a register and (.W) is selected as the size specifier (.size), the number of bits rotated is –16 to +16. Although a value of 0 may be set, no bits are rotated and no flags are changed. If a value less than –16 or greater than +16 is set, the result of the rotation is undefined.

	S	rc		dest			
ROL/RO	R0H/R1	R1L/R2	R1H*1/ R3	R0L/R0	R0H/R1*1	R1L/R2	R1H/R3*1
A0/A0				AO/AO	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM ^{*2}	dsp:20[A0]			
R 2R0				R2R0			

[Selectable src/dest]

*1 If src is R1H, R1 or R1H cannot be chosen for dest.

*2 The acceptable range of values is $-8 \le \#IMM \le +8$. However, 0 is invalid.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С	
Change			-		0	0	—	0	,

*1 If the number of bits rotated is 0, no flags are changed.

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- $C \hspace{0.2cm}:\hspace{0.2cm} \text{The flag is set when the bit shifted out last is 1; otherwise cleared.}$

[Description Example]

ROT.B	#1,R0L
ROT.B	#–1,R0L
ROT.W	R1H,R2

[Related Instructions] ROLC, RORC, SHA, SHL

RENESAS

; Rotated left ; Rotated right

RTSReturn from subroutine
ReTurn from SubroutineRTS[Syntax]
RTS[Instruction Code/Number of Cycles]
Page: 221

[Operation]

PCML	←	M(SP)				
SP	←	SP +	2			
РСн	←	M(SP)				
SP	←	SP +	1			

[Function]

• This instruction causes control to return from a subroutine.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change			l		—	-	_	_

[Description Example] RTS



SBB	Subtract with borrow SuBtract with Borrow	SBB
[Syntax] SBB.size src,dest	[Instruction]	n Code/Number of Cycles] Page: 222
[Operation] dest ← dest – src – C		

- This instruction subtracts *src* and the inverted value of the C flag from *dest* and stores the result in *dest*.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is A0 or A1, the operation is performed using the 8 low-order bits of A0 or A1.

[Selectable src/dest]

	src				dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
	—	_	0	-	0	0	-	0

Conditions

- O : The flag is set when a signed operation results in a value exceeding +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when an unsigned operation results in any value equal to or greater than 0; otherwise cleared.

[Description Example]

SBB.B	#2,R0L	
SBB.W	A0,R0	
SBB.B	A0,R0L	; 8 low-order bits of A0 and R0L are the objects of the operation.
SBB.B	R0L,A0	; Zero-expanded value of R0L and A0 are the objects of the operation.

[Related Instructions] ADC, ADCF, ADD, SUB



SBJNZ

Subtract and conditional jump SuBtract then Jump on Not Zero

B, W

SBJNZ

[Syntax]

[Instruction Code/Number of Cycles]

SBJNZ.size src,dest,label

Page: 224

[Operation]

dest ← dest - src if dest 0 then jump label

[Function]

- This instruction subtracts *src* from *dest* and stores the result in *dest*.
- If the operation results in any value other than 0, control jumps to **label**. If the operation results in 0, the next instruction is executed.
- The op-code of this instruction is the same as that of ADJNZ.

[Selectable src/dest/label]

src		dest		label
	R0L/R0	R0H/R1	R1L/R2	
	R1H/R3	A0/A0	A1/A1	$PC^{*2}-126 \le label \le PC^{*2}+129$
#IMM ^{*1}	[A0]	[A1]	dsp:8[A0]	
	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	
	abs16			

*1 The acceptable range of values is $-7 \le \#IMM \le +8$.

*2 PC indicates the start address of the instruction.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		I	l			—		_

[Description Example]

SBJNZ.W #1,R0,label

[Related Instructions] ADJNZ

SHA	Shift arithmetic SHift Arithmetic S	HA
[Syntax]	[Instruction Code/Number of C	ycles]
SHA.size src,dest	Pag	ge: 225
[Operation] When <i>src</i> < 0	$ \begin{array}{c} & & \\ & & $	
When <i>src</i> > 0	C MSB dest LSB 0	
[Function]	ly shifts deat left or right the number of hits indicated by are Dite or	orflow

- This instruction arithmetically shifts *dest* left or right the number of bits indicated by *src*. Bits overflowing from LSB (MSB) are transferred to the C flag.
- If *src* is an immediate value, the number of bits shifted is -8 to -1 or +1 to +8. Values less than -8, equal to 0, or greater than +8 are not valid.
- If *src* is a register and (.B) is selected as the size specifier (.size), the number of bits shifted is -8 to +8. Although a value of 0 may be set, no bits are shifted and no flags are changed. If a value less than 8 or greater than +8 is set, the result of the shift is undefined.
- If *src* is a register and (.W) or (.L) is selected as the size specifier (.size), the number of bits shifted is -16 to +16. Although a value of 0 may be set, no bits are shifted and no flags are changed. If a value less than -16 or greater than +16 is set, the result of shift is undefined.

[Selectable src/dest]

	SI	rc			de	est	
ROL/RO	R0H/R1	R1L/R2	R1H*1/ R3	R0L/R0	R0H/R1*1	R1L/R2	R1H/R3*1
A0/A0				A0/ A0	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM ^{*2}	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0 ^{*3}	R3R1*3	A1A0	

*1 If src is R1H, R1 or R1H cannot be chosen for dest.

- *2 The acceptable range of values is $-8 \le \#IMM \le +8$. However, 0 is invalid.
- *3 Only (.L) can be selected as the size specifier (.size). (.B) or (.W) can also be specified for dest.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С	
Change	_	_	0	_	0	0	-	0	*

1 If the number of bits shifted is 0, no flags are changed.

Conditions

- O: The flag is set when the operation results in MSB changing its state from 1 to 0 or from 0 to 1; otherwise cleared. However, the flag does not change if (.L) is selected as the size specifier (.size).
- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared. However, the flag value is undefined if (.L) is selected as the size specifier (.size).
- C : The flag is set when the bit shifted out last is 1; otherwise cleared. However, the flag is indeterminate if (.L) is selected as the size specifier (.size).

[Description Example]

SHA.B	#3,R0L	; Arithmetically shifted left
SHA.B	#–3,R0L	; Arithmetically shifted right
SHA.L	R1H,R2R0	

[Related Instructions] ROLC, RORC, ROT, SHL

SHL	Shift logical SHift Logical				
[Syntax] SHL.size src,dest	[Instruction Co	ode/Number of Cycles] Page: 228			
[Operation] When <i>src</i> < 0	$0 \longrightarrow MSB$ dest LSB	→ C			
When <i>src</i> > 0	C ← MSB dest LSB ←	— 0			

- This instruction logically shifts *dest* left or right the number of bits indicated by *src*. Bits overflowing from LSB (MSB) are transferred to the C flag.
- The direction of shift is determined by the sign of *src*. If *src* is positive, bits are shifted left; if negative, bits are shifted right.
- If *src* is an immediate value, the number of bits shifted is -8 to -1 or +1 to +8. Values less than -8, equal to 0, or greater than +8 are not valid.
- If *src* is a register and (.B) is selected as the size specifier (.size), the number of bits shifted is -8 to +8. Although a value of 0 may be set, no bits are shifted and no flags are changed. If a value less than -8 or greater than +8 is set, the result of the shift is undefined.
- If *src* is a register and (.W) or (.L) is selected as the size specifier (.size), the number of bits shifted is -16 to +16. Although a value of 0 may be set, no bits are shifted and no flags are changed. If a value less than -16 or greater than +16 is set, the result of the shift is undefined.

[Selectable src/dest]

	SI	rc		dest					
ROL/RO	R0H/R1	R1L/R2	R1H*1/ R3	R0L/R0	R0H/R1*1	R1L/R2	R1H/R3*1		
A0/A0				A0/A0	A1/A1	[A0]	[A1]		
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM ^{*2}	d sp:20[A0]					
R2R0				R2R0*3	R3R1*3				

*1 If *src* is R1H, R1 or R1H cannot be chosen for *dest*.

*2 The acceptable range of values is $-8 \le \#IMM \le +8$. However, 0 is invalid.

*3 Only (.L) can be selected as the size specifier (.size). (.B) or (.W) can also be specified for dest.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С	
Change	I	_	_	_	\cap	\cap	_	\cap	*

1 If the number of bits shifted is 0, no flags are changed.

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared. However, the flag is undefined if (.L) is selected as the size specifier (.size).
- C : The flag is set when the bit shifted out last is 1; otherwise cleared. However, the flag is undefined if (.L) is selected as the size specifier (.size).

[Description Example]

SH	L.B	#3,R0L			;	Logically shifted le	ft
SH	L.B	#–3,R0L			;	Logically shifted rig	ght
SH	L.L	R1H,R2R0					
				DOT	<u></u>		

[Related Instructions] ROLC, RORC, ROT, SHA

SMOVB	<i>Transfer string b</i> String MOVe Ba		SMOVB		
[Syntax] SMOVB.size	———— В, W	[Instructio	n Code/Number of Cycles] Page: 230		
[Operation] ^{*1}					
When size specifier (.siz	ze) is (.B) Whe	en size specifier (.siz	ze) is (.W)		
Repeat		Repeat			
M(A1) ←	M(2 ¹⁶ $ imes$ R1H + A0)	M(A1) ←	M(2 ¹⁶ $ imes$ R1H + A0)		
A0*2 ←	A0 – 1	A0*2 ←	A0 – 2		
A1 ←	A1 – 1	A1 ←	A1 – 2		
R3 🗲	R3 – 1	R3 ←	R3 – 1		
Until	R3 = 0	Until	R3 = 0		
*1 If R3 is set to	0, this instruction is ignored.				
*2 If A0 underflo	ows, the content of R1H is decr	emented by 1.			

- This instruction transfers a string from a 20-bit source address to a 16-bit destination address by successively decrementing the address.
- Set the 4 high-order bits of the source address in R1H, the 16 low-order bits of the source address in A0, the destination address in A1, and the transfer count in R3.
- When the instruction is completed, A0 or A1 contains the next address after the last-read data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	Ι		_	-	Ι		Ι

[Description Example] SMOVB.B

[Related Instructions] SMOVF, SSTR

SMOV	F					<i>string forward</i> OVe Forward	I		SMOVF		
[Syntax] SMOVF.size						Γ	Instr	uctio	n Cod	e/Nı	umber of Cycles] Page: 231
L					— В,	W					-
[Operation] ^{*1}											
When size sp	ecifier	(.size	e) is (.E	3)		When size sp	ecifie	r (.size	e) is (.	W)	
Repea	at					Repe	at				
	M(A1)) ←	M(21	$^{\scriptscriptstyle 6} imes R$	1H + A0)		M(A1) ←	M(2	$^{16} \times$	R1H + A0)
	A0*2*	←	A0	+	1		A0*2	+	A0	+	2
	A1	←	A1	+	1		A1	←	A1	+	2
	R3	←	R3	_	1		R3	+	R3	_	1
Until			R3 =	= 0		Until			R3	= 0	
*1 If	R3 is	set to	o 0, thi	s inst	ruction is ig	nored.					

*2 If A0 overflows, the content of R1H is incremented by 1.

[Function]

- This instruction transfers a string from a 20-bit source address to a 16-bit destination address by successively incrementing the address.
- Set the 4 high-order bits of the source address in R1H, the 16 low-order bits of the source address in A0, the destination address in A1, and the transfer count in R3.
- When the instruction is completed, A0 or A1 contains the next address after the last-read data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	Ι		I	—		-	

[Description Example] SMOVF.W

SIVIOVE.VV

[Related Instructions] SMOVB, SSTR



SSTR	Store string String SToRe	SSTR
[Syntax] SSTR.size	[Instructio	n Code/Number of Cycles] Page: 231
[Operation] ^{*1}		
When size specifier (.size) is (.B)	When size specifier (.siz	ze) is (.W)
Repeat	Repeat	
M(A1) ← R0L	M(A1) ←	R0
A1 🕶 A1 + 1	A1 <	A1 + 2
R3 🗲 R3 – 1	R3 ~	R3 – 1
Until R3 = 0	Until	R3 = 0
*1 If D2 is not to 0, this instru	ruction is ignored	

*1 If R3 is set to 0, this instruction is ignored.

[Function]

- This instruction stores a string with the data to be stored indicated by R0, the transfer address indicated by A1, and the transfer count indicated by R3.
- When the instruction is completed, A0 or A1 contains the next address after the last-written data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-		I	l	Ι	l		Ι

[Description Example] SSTR.B

[Related Instructions] SMOVB, SMOVF

STC

[Syntax] STC src,dest *Transfer from control register* **STore from Control register**

STC

[Instruction Code/Number of Cycles]

Page: 232

[Operation]

dest ← src

[Function]

- This instruction transfers the content of the control register indicated by *src* to *dest*. If *dest* is a location in the memory, specify the address in which to store the low-order address.
- If *dest* is a location in the memory and *src* is PC, the required memory capacity is 3 bytes. If *src* is not PC, the required memory capacity is 2 bytes.

[Selectable src/dest]

src				dest					
FB	SB	SP ^{*1}	ISP	ROL/RO	R0H/R1	R1_R2	R1H/R3		
FLG	INTBH	INTBL		A0/ A0	A1/A1	[A0]	[A1]		
				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
				dsp:20[A0]					
				R2R0					
PC				ROL/RO	R0H/R1	R1L/R2	R1H/R3		
				A0/A0		[A0]	[A1]		
				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
				dsp:20[A0]					
				R2R0	R3R1	A1A0			

*1 The operation is performed on the stack pointer indicated by the U flag.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	—		_		—		l	

[Description Example]

STC SB,R0 STC FB,A0

[Related Instructions] POPC, PUSHC, LDC, LDINTB



STCTX

Save context STore ConTeXt

STCTX

[Instruction Code/Number of Cycles]

abs16,abs20

Page: 233

[Operation]

[Syntax]

STCTX

[Function]

- This instruction saves task context to the stack area.
- Set the RAM address that contains the task number in abs16 and the start address of table data in abs20.
- The required register information is specified from table data by the task number and the data in the stack area is transferred to each register according to the specified register information. Then the SP correction value is subtracted from the stack pointer (SP). For this SP correction value, set the number of bytes to be transferred.
- Information on transferred registers is configured as shown below. Logical 1 indicates a register to be transferred and logical 0 indicates a register that is not to be transferred.



Transferred sequentially beginning with FB

• The table data is configured as shown below. The address indicated by abs20 is the base address of the table. The data stored at an address twice the content of abs16 away from the base address indicates register information, and the next address contains the stack pointer correction value.



[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change		_	_	_	_		_	_

[Description Example]

STCTX Ram,Rom_TBL

[Related Instructions] LDCTX

STE		<i>Transfer to extende</i> STore to EXtra fa		STE
[Syntax] STE.size	src,dest	——— B , W	[Instruction C	ode/Number of Cycles] Page: 233
[Operation] dest ← src				

- This instruction transfers *src* to *dest* in an extended area.
- If *src* is A0 or A1 and the selected size specifier (.size) is (.B), the operation is performed on the 8 loworder bits of A0 or A1. However, the flag changes depending on the A0 or A1 status (16 bits) before the operation is performed.

[Selectable src/dest]

src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	ROL/RO	R0H/R1	R1L/R2	R1H/R3	
A0/A0	A1/A1	[A0]	[A1]	A0/A0			[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]			dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]			abs16	
dsp:20[A0]				dsp:20[A0]		abs20		
R2R0	R3R1	A1A0		R2R0	R3R1	[A1A0]		

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_		I		0	0	-	-

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.

[Description Example]

STE.B	R0L,[A1A0]
STE.W	R0,10000H[A0]

[Related Instructions] MOV, LDE, XCHG

STNZ

Conditional transfer **STore on Not Zero**



[Syntax] STNZ [Instruction Code/Number of Cycles]

Page: 235

[Operation]

if Z = 0 then dest ← src

src,dest

[Function]

• This instruction transfers *src* to *dest* when the Z flag is 0.

[Selectable src/dest]

src	dest				
#IMM8	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
	abs16				

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι		-	-	_	-	Ι	

[Description Example]

STNZ #5,Ram:8[SB]

[Related Instructions] STZ, STZX
STZ

Conditional transfer **STore on Zero**

STZ

[Syntax] STZ src,dest [Instruction Code/Number of Cycles]

Page: 235

[Operation]

if Z = 1 then dest ← src

[Function]

• This instruction transfers *src* to *dest* when the Z flag is 1.

[Selectable src/dest]

src		dest				
#IMM8	R0L	R0H	dsp:8[SB]	dsp:8[FB]		
	abs16					

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	Ι	Ι	_	_	-	_		Ι

[Description Example]

STZ #5,Ram:8[SB]

[Related Instructions] STNZ, STZX

Conditional transfer STZX STJ STORE ON ZERO EXtention STZX [Syntax] [Instruction Code/Number of Cycles]

Syntax J STZX src1,src2,dest [Instruction Code/Number of Cycles] Page: 236

```
[ Operation ]

If Z = 1 then

dest ← src1

else

dest ← src2
```

[Function]

• This instruction transfers *src1* to *dest* when the Z flag is 1. When the Z flag is 0, it transfers *src2* to *dest*.

[Selectable src/dest]

src	dest				
#IMM8	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
	abs16				

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	-	_	-	_	_	Ι	

[Description Example]

STZX #1,#2,Ram:8[SB]

[Related Instructions] STZ, STNZ



[Function]

- This instruction subtracts src from dest and stores the result in dest.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is A0 or A1, operation is performed on the 8 low-order bits of A0 or A1.

[Selectable src/dest]

(See next page for *src/dest* classified by format.)

	src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]					
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0			

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	_	0	_	0	0	_	0

Conditions

- O : The flag is set when a signed operation results in a value in exceeding +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.
- C : The flag is set when an unsigned operation results in any value equal to or greater than 0; otherwise cleared.

[Description Example]

SUB.B	A0,R0L
SUB.B	R0L,A0
SUB.B	Ram:8[SB],R0L
SUB.W	#2,[A0]

; 8 low-order bits of A0 and R0L are the objects of the operation.

; Zero-expanded value of R0L and A0 are the objects of the operation.

[Related Instructions] ADC, ADCF, ADD, SBB

RENESAS

[src/dest Classified by Format]

G format

	src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP		
R2R0				R2R0					

*1 If (.B) is selected as for the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

S format^{*2}

		src		dest			
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]
abs16	#IMM			abs16			
R0L*3	R0H ^{*3}	dsp:8[SB]	dsp:8[FB]	R0L ^{*3}	R0H ^{*3}	dsp:8[SB]	dsp:8[FB]
abs16	#HMM			abs16	A0	A1	

*2 Only (.B) can be selected as for the size specifier (.size).

*3 The same registers cannot be chosen for *src* and *dest*.



TST		<i>Test</i> TeST	TST
[Syntax] TST.size	src,dest	— В, W	[Instruction Code/Number of Cycles] Page: 239
[Operation] dest ∧ src			

[Function]

- Each flag in the flag register changes state depending on the result of a logical AND of *src* and *dest*.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is A0 or A1, the operation is performed on the 8 low-order bits of A0 or A1.

[Selectable src/dest]

	src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]					
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0			

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	l		I	l	0	0	l	_

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.

[Description Example]

TST.B	#3,R0L
TST.B	A0,R0L
TST.B	R0L,A0

- ; 8 low-order bits of A0 and ROL are the objects of the operation.
- ; Zero-expanded value of R0L and A0 are the objects of the operation.

[Related Instructions] AND, OR, XOR



UND

[Syntax]

UND

Interrupt for undefined instruction UNDefined instruction



[Instruction Code/Number of Cycles]

Page: 241

[Operation]

SP	←	SP – 2
M(SP)	←	(PC + 1)H, FLG
SP	←	SP – 2
M(SP)	←	(PC + 1)ML
PC	←	M(FFFDC16)

[Function]

- This instruction generates an undefined instruction interrupt.
- The undefined instruction interrupt is nonmaskable.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С	*
Change	0	0	_		—	—	0	Ι	

Conditions

- U : The flag is cleared.
- I : The flag is cleared.
- D : The flag is cleared.
- [Description Example]

UND

*1 The flags are saved to the stack area before the UND instruction is executed. After the interrupt, the flag status becomes as shown at left.



WAIT	<i>Wait</i> WAIT	WAIT
[Syntax]	[Instruc	tion Code/Number of Cycles]
WAIT		Page: 241

[Function]

[Operation]

• This instruction halts program execution. Program execution is restarted when an interrupt of a higher priority level than IPL is acknowledged or a reset is generated.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	_	I	_	—	—	-	—

[Description Example]

WAIT



XCHG	Ì	<i>Exchange</i> eXCHanGe	XCHG
[Syntax] XCHG.size	src,dest	———— В,W	[Instruction Code/Number of Cycles] Page: 242
[Operation] dest ←→	SIC		

[Function]

- This instruction exchanges the contents of *src* and *dest*.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), the content of *src* is zero-expanded to 16 bits and placed in A0 or A1, and the 8 low-order bits of A0 or A1 are placed in *src*.

[Selectable src/dest]

	SI	rc			de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0				A0/A0	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]				dsp:20[A0]			
R2R0	R3R1	A1A0	[A1A0]	R2R0	R3R1	A1A0	

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		_	—	-	_	I	_	Ι

[Description Example]

XCHG.B	R0L,A0
XCHG.W	R0,A1
XCHG.B	R0L,[A0]

; 8 low-order bits of A0 and the zero-expanded value of R0L are exchanged.

[Related Instructions] MOV, LDE, STE

RENESAS

XOR

Exclusive OR **eXclusive OR**

B,W

XOR

[Syntax] XOR.size [Instruction Code/Number of Cycles]

Page: 243

[Operation]

dest ← dest ∀ src

src.dest

[Function]

- This instruction exclusive ORs src and dest and stores the result in dest.
- If *dest* is A0 or A1 and the selected size specifier (.size) is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is A0 or A1, the operation is performed on the 8 low-order bits of A0 or A1.

[Selectable src/dest]

	SI	rc		dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

*1 If (.B) is selected as the size specifier (.size), A0 or A1 cannot be chosen for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	_			0	0	_	_

Conditions

- S : The flag is set when the operation results in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation results in 0; otherwise cleared.

[Description Example]

XOR.B	A0,R0L
XOR.B	R0L,A0
XOR.B	#3,R0L
XOR.W	A0,A1

- ; 8 low-order bits of A0 and R0L are exclusive ORed.
- ; R0L is zero-expanded and exclusive ORed with A0.

[Related Instructions] AND, OR, TST

Rev.2.00 Oct 17, 2005 page 133 of 263 REJ09B0001-0200 RENESAS

This page intentionally left blank.



Chapter 4

Instruction Codes/Number of Cycles

- 4.1 Guide to This Chapter
- 4.2 Instruction Codes/Number of Cycles

4.1 Guide to This Chapter

This chapter lists the instruction code and number of cycles for each op-code.

An example illustrating how to read this chapter is shown below.



RENESAS

(1) Mnemonic

Shows the mnemonic explained in the page.

(2) Syntax

Shows an instruction syntax using symbols.

(3) Instruction code

Shows instruction code. Portions in parentheses () may be omitted depending on the selected src/dest.





(4) Table of cycles

Shows the number of cycles required to execute the instruction and the number of bytes in the instruction. The number of cycles may increase due to software wait states, etc.

The number of bytes in the instruction is indicated on the left side of the slash and the number of execution cycles is indicated on the right side.

RENESAS

ABS

(1) ABS.size dest

b7 0 1 1 1 0	ьо ь7 1 1 SIZE 1 1			dest code dsp8 dsp16/abs16		
.size SIZE	d	est	DEST	de	est	DEST
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	AU	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[4n]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/3	2/5	3/5	3/5	4/5	4/5	4/5

ADC

(1) ADC	.size	e #	IMM, dest					
b7			b0 b7		b0	dest code		
0 1 1	1	0	1 1 SIZE 0 1	1_0DES	эт[dsp8	#IMM8	
						dsp16/abs16	_/ #IMM16	
.size S	SIZE		de	est	DEST	de	est	DEST
.B	0			R0L/R0	0000	dem (0[Am]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		_		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			AII	A1	0101	usp. ro[An]	dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
				[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.



ADC

(2) ADC.size src, dest

b7			b0 b7		b0 .	src code	dest	code
1 0	1 1	0	O O SIZE	SRC	DEȘT	dsp8		
.size	SIZE	1	5	src/dest	SRC/DEST	dsp16/abs16 src/	/dest	SRC/DEST
.B .W	0	1	Da	R0L/R0 R0H/R1	0000	dsp:8[An]	dsp:8[A0] dsp:8[A1]	1000 1001
		-	Rn	R1L/R2 R1H/R3	0010	dsp:8[SB/FB]	dsp:8[SB] dsp:8[FB]	1 0 1 0 1 0 1 1
			An	A0 A1	0100	dsp:16[An]	dsp:16[A0] dsp:16[A1]	1 1 0 0 1 1 0 1
			[An]	[A0] [A1]	0110	dsp:16[SB] abs16	dsp:16[SB] abs16	1 1 1 0 1 1 1 1

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4



ADCF

(1) AD	CF.si	ze	dest					
b7			b0 b7		b0	dest code		
0 1	1 1	0	1 1 SIZE 1 1	1_0DES	<u>т</u> ([dsp8	_	
		_			l I	dsp16/abs16]	
.size	SIZE		de	est	DEST	d	est	DEST
.В	0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
			RII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			AII	A1	0101	usp. ro[Aii]	dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			נייזן	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

ADD

(1) ADD.size:(3 #IMM, de	est	b0	dest code		
0 1 1 1 0	1 1 SIZE O 1	1_0_0 DES		dsp8 dsp16/abs16	#IMM8 #IMM1	6
.size SIZE	C	lest	DEST			DEST
.B 0		R0L/R0	0000	dan;Q[An]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	КШ	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	٨	A0	0100	doput C[Ap]	dsp:16[A0]	1100
	An	A1	0101	dsp:16[An]	dsp:16[A1]	1101
	[4.0]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111
				-		

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.



(2) ADD.size:	Q #IMM	, dest			
b7	b0 l	o7		b0	dest code
1 1 0 0 1	O O SIZE	IMM4	DE	ST	dsp8
				<u> </u>	dsp16/abs16
.size SIZE	#IMM	IMM4	#IMM	IMM4	
.B 0	0	0000	-8	1000	
.W 1	+1	0001	-7	1001	
	+2	0010	-6	1010	
	+3	0011	-5	1011	
	+4	0100	-4	1100	
	+5	0101	-3	1101	
	+6	0110	-2	1110	
	+7	0111	-1	1111	

	dest	DEST	dest		DEST
	R0L/R0	0000	dop:0[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
AII	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[71]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3



(3) ADD.B:S #IMM8, dest

b7	b0				dest code
1 0 0 0 0	DEST	#IMI	N8]	dsp8
					abs16
de	est	D	ES	Т	
Rn	R0H	0	1	1	
	R0L	1	0	0	
dsp:8[SB/FB]	dsp:8[SB]	1	0	1	
	dsp:8[FB]	1	1	0	
abs16	abs16	1	1	1	

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3



(4) ADD.size:G	src, dest					
b7	b0 b7		b0	src code	dest co	ode .
1 0 1 0 0	0 0 SIZE S	RC DES	ят [dsp8	dsp8	
			\ [dsp16/abs16	dsp16/a	bs16
.size SIZE	src/	dest	SRC/DEST	src	dest	SRC/DEST
.B 0		R0L/R0	0000	dop:0[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	4.0	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[All]	[A1]	0111	abs16	abs16	1111

dest src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4



(5) ADD.B:S	5) ADD.B:S src, R0L/R0H									
b7	b0	sr	C CO	de .						
0 0 1 0 0	DEST SRC	dsp8	3							
	abs16									
S	rc	SR	С		dest	DEST				
Rn	R0L/R0H	0	0		R0L	0				
dsp:8[SB/FB]	dsp:8[SB]	0	1		R0H	1				
	dsp:8[FB]	1	0							
abs16	abs16	1	1							

[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

ADD

.В

.W

(6) ADD.size:G #IMM, SP



[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/2

0

1

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.

RENESAS

(7) /	٩D	D.s	size	e:Q	!	#	MN	٨, ٤	SP			
ł	b7							b0	b7				b0
	0	1	1	1	1	1	0	1	1	0	1	1	IMM4

• The instruction code is the same regardless of whether (.B) or (.W) is selected as the size specifier (.size).

#IMM	IMM4	#IMM	IMM4
0	0000	-8	1000
+1	0001	-7	1001
+2	0010	-6	1010
+3	0011	-5	1011
+4	0100	-4	1100
+5	0101	-3	1101
+6	0110	-2	1110
+7	0111	-1	1111

Bytes/Cycles 2/1	



ADJNZ



dsp8 (label code) = address indicated by label - (start address of instruction + 2)

.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
0	0000	-8	1000
+1	0001	-7	1001
+2	0010	-6	1010
+3	0011	-5	1011
+4	0100	-4	1100
+5	0101	-3	1101
+6	0110	-2	1110
+7	0111	-1	1111

de	est	DEST	de	DEST	
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
AII	A1	0101	usp. ro[All]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[ריי]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/3	3/3	3/5	4/5	4/5	5/5	5/5	5/5

• If the program branches to a label, the number of cycles indicated is increased by 4.



AND

(1) AND.size:	(1) AND.size:G #IMM, dest													
b7	b0 b7		b0	dest code										
0 1 1 1 0	1 1 SIZE O O	1 0 DES	Τ	dsp8	#IMM8									
			dsp16/abs16	#IMM16										
.size SIZE	de	est	DEST	de	est	DEST								
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000								
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001								
	RII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010								
		R1H/R3	0011		dsp:8[FB]	1011								
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100								
	An	A1	0101	usp. ro[Ali]	dsp:16[A1]	1101								
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110								
	נריין	[A1]	0111	abs16	abs16	1111								

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.

(2) AND.B:S #IMM8, dest

b7 1 0 0 1 0) DEST [#	MN	/18]	dest code dsp8 abs16
de	est		D	ES	Т	
Rn	R0H		0	1	1	
	R0L		1	0	0	
dsp:8[SB/FB]	dsp:8[SB]		1	0	1	
	dsp:8[FB]		1	1	0	
abs16	abs16		1	1	1	

[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3



AND

AND

(3) AND.size:G	src, dest					
b7 1 0 0 1 0	b0 b7 0 0 SIZE S	RC DES	^{b0} Т / [src code dsp8	dest code	e
				dsp16/abs16	dsp16/al	bs16
.size SIZE	src/	dest	SRC/DEST	src/	/dest	SRC/DEST
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Rn -	R0H/R1	0001	usp.o[/.ii]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	All	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	נרייז	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4



AND



src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3



BAND

(1)	BA	ND)	S	rc												
b7							b0	b7					b0	src code			
0 1 1 1				1	1 1 0 0 1 0 0				0	SRC		dsp8					
dsp16																	
				sre	С					SR	С		:	src		SR	С
					bit,F	२ 0			0	00	0 (base:8[A	n	base:8[A0]	1	0	00
hit	bit,Rn		bit,R1			0	00) 1	base.o[Ali]		base:8[A1]	1	0	01			
	,1111				bit,R2			0	01	0	bit,base:	8	bit,base:8[SB]	1	0	10	
					bit,F	R 3			0	01	1	[SB/FB]		bit,base:8[FB]	1	0	11
hit	,An				bit,A	40			0	10	0 (base:16[Apl	base:16[A0]	1	1	00
DIL	,An			Γ	bit,A	41			0	10) 1	base. roj.	Anj	base:16[A1]	1	1	01
٢٨,	[An]		[A0]			0) 1 1	0	bit,base:	16[SB] bit,base:16[SB] 1	1	10			
			[A1]]			0) 1 1	1	bit,base:	16	bit,base:16	1	1	11		

[Number of Bytes/Number of Cycles]

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BCLR

(1) BCLR:G dest

57						•	b0	b7					<u>b0</u>	dest code
0	1	, 1	1	1	1	1	0	1	0	0	0	DEST		dsp8
													_	dsp16

					-
	dest	DEST	de	est	DEST
bit,R0		0000	hoooy0[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
DIL, NI	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0100	base:16[An]	base:16[A0]	1100
bit,An	bit,A1	0101	base. ro[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0111	bit,base:16	bit,base:16	1111

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3



BCLR

(2)	BC	LR	:S	b	it, bas	:e: 1	1[SB]
ļ	b7						b0	dest code
	0	1	0	0	0	BIT	•	dsp8

Bytes/Cycles	2/3





BMCnd

(1) BMCnd dest

b7							b0	b7					k	0c		dest
0	1	1	1	1	1	1	0	0	0	1	0	DES	ST		1	dsp8
																ds

CND

dest code

		· · ·		dsp1	6
	dest	DEST	de	DEST	
bit,Rn	bit,R0	0000	base:8[An]	base:8[A0]	1000
	bit,R1	0001	Dase.o[All]	base:8[A1]	1001
	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0100	haaa:16[Ap]	base:16[A0]	1100
bit,An	bit,A1	0101	base:16[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0111	bit,base:16	bit,base:16	1111

Cnd	CND	Cnd	CND
GEU/C	0 0 0 0 0 0 0 0	LTU/NC	1 1 1 1 1 0 0 0
GTU	0 0 0 0 0 0 0 1	LEU	1 1 1 1 1 0 0 1
EQ/Z	0 0 0 0 0 0 1 0	NE/NZ	1 1 1 1 1 0 1 0
Ν	0 0 0 0 0 0 1 1	ΡZ	1 1 1 1 1 0 1 1
LE	0 0 0 0 0 1 0 0	GT	1 1 1 1 1 1 0 0
0	0 0 0 0 0 1 0 1	NO	1 1 1 1 1 1 0 1
GE	0 0 0 0 0 1 1 0	LT	1 1 1 1 1 1 1 0

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	4/6	4/6	3/10	4/10	4/7	5/10	5/7	5/7



BMCnd

(2) E	BM	I <i>Cr</i>	nd	С	,									
b7							b0	b7						b0
0	1	1	1	1	1	0	1	1	1	0	1	CN	D	

	-		
Cnd	CND	Cnd	CND
GEU/C	0000	PZ	0111
GTU	0001	LE	1000
EQ/Z	0010	0	1001
Ν	0011	GE	1010
LTU/NC	0100	GT	1100
LEU	0101	NO	1101
NE/NZ	0110	LT	1110

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/1

• If the condition is true, the number of cycles indicated is increased by 1.

BNAND

(1) BNAND	src						
b7		b0 b7			b0	src code	
0 1 1 1 1	1 1	0 0	1 0	<u>_</u> 1	SRC	dsp8	
						dsp16	_
S	rc		SF	RC	S	rc	SRC
	bit,R0		0 0	00	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1		0 0	01	Dase.o[All]	base:8[A1]	1001
טונ,וכוו	bit,R2		0 0	10	bit,base:8	bit,base:8[SB]	1010
	bit,R3		0 0	11	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0		0 1	00		base:16[A0]	1100
bit,An	bit,A1		0 1	01	base:16[An]	base:16[A1]	1101
[An]	[A0]		0 1	10	bit,base:16[SB]	bit,base:16[SB]	1110
נרייז	[A1]		0 1	11	bit,base:16	bit,base:16	1111

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4



BNOR

(1) BNOR src

b7	b0 b7	1 1 1	SRC b0	src code	١
				dsp16	
	SIC	SRC	S	rc	SRC
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	Dase.o[All]	base:8[A1]	1001
טוג,רגוו	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0100		base:16[A0]	1100
bit,An	bit,A1	0101	base:16[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
[All]	[A1]	0111	bit,base:16	bit,base:16	1111

[Number of Bytes/Number of Cycles]

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BNOT

(1) BNOT: G dest b7 b0 b7 b0 dest code 0 1 1 1 1 1 1 0 1 0 1 0 DEST dest code dest code dest code dest code

de	est	DEST	de	est	DEST
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	Dase.o[All]	base:8[A1]	1001
	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100
bit,All	bit,A1	0101	base. ro[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
ורייו	[A1]	0111	bit,base:16	bit,base:16	1111

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3



BNOT

(2)	BN	101	ſ:S	b	it, base	:1	1[SB]
	b7						<u>b0</u>	dest code
	0	1	0	1	0	BIT		dsp8

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/3

BNTST

(1) BNTST	src				
b7	b0 b7		b0	src code	,
0 1 1 1	1 1 1 0 0	0 1 1	SRC	dsp8	
				dsp16	
5	src	SRC	S	rc	SRC
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	Dase.o[All]	base:8[A1]	1001
טוג,ררו	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
	bit,A0	0100		base:16[A0]	1100
bit,An	bit,A1	0101	base:16[An]	base:16[A1]	1101
	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
[An]	[A1]	0111	bit,base:16	bit,base:16	1111

SIC	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4



BNXOR

(1) BNXOR src

b7	b0 b7		b0	src code	
0 1 1 1	1 1 1 0 1	1 0 1	SRC	dsp8	
			l	dsp16	
	src	SRC	S	rc	SRC
	bit,R0	0000		base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
bit, KII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0100		base:16[A0]	1100
bit,An	bit,A1	0101	base:16[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0111	bit,base:16	bit,base:16	1111

[Number of Bytes/Number of Cycles]

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BOR

(1) BOR	src				
b7	b0 b7		b0	src code	_
0 1 1 1 1	1 1 0 0	1 1 0	SRC	dsp8	
			l	dsp16	
S	rc	SRC	S	rc	SRC
	bit,R0	0000	haaa.9[Ap]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
DIGITATI	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011

	bit,R0	0000	hooo:9[Ap]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
DII, KII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100
DIL,AIT	bit,A1	0101	Dase. IO[AII]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
[An] -	[A1]	0111	bit,base:16	bit,base:16	1111

SrC	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4



BRK

(1)	BR	K					b 0	
ĺ	0	0	0	0	0	0	0	0	
	Ē	Ē	, Ť	Ū	÷	Ē	Ē	I T	

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/27
--------------	------

• If the target address of the BRK interrupt is specified using the interrupt table register (INTB), the number of cycles shown in the table increases by two. In this case, set FF16 in addresses FFFE416 through FFFE716.

BSET

(1) BSET:G	dest				
b7	b0 b7		b0	dest code	
0 1 1 1 1	1 1 0 1	0 0 1	DEST	dsp8	
				dsp16	
de	est	DEST	de	est	DEST
	bit,R0	0000	hooo.9[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
טוו,רוו	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0100		base:16[A0]	1100
bit,An	bit,A1	0101	base:16[An]	base:16[A1]	1101
	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
[An]	[A1]	0111	bit,base:16	bit,base:16	1111

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3



BSET (2) BSET:S bit, base:11[SB] b7 b0 dest code 0 1 0 0 1 BIT dest code

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/3

BTST

(1) BTST:G src src code b0 b7 b0 1 1 0 0 1 1 SRC dsp8 0 1 1 1 1 1 dsp16 src src SRC SRC bit,R0 base:8[A0] 1000 0000 base:8[An] 0001 bit,R1 base:8[A1] 1001 bit,Rn bit,R2 0010 bit,base:8[SB] 1010 bit,base:8 bit,base:8[FB] 1011 bit,R3 0011 [SB/FB] bit,A0 0100 base:16[A0] 1100 bit,An base:16[An] bit,A1 0101 base:16[A1] 1101 0110 bit,base:16[SB] bit,base:16[SB] 1 1 1 0 [A0] [An] bit,base:16 [A1] 0111 bit,base:16 1111

SIC	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3



BTST

((2) BTST:S bit, base:11[SB]								
ļ	b7						b0	src code	
	0	1	0	1	1	BIT		dsp8	

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/3

BTSTC

dest code

dsp8

• •		dest			
b7			b0 b7	7	b0
0	1 1 1	1 1 1	00	0 0 0 0	DEST
0		1 1 1	00	0 0 0	DES

				dsp16	<i> </i>
de	st	DEST	de	est	DEST
	bit,R0	0000	hooo.9[Ap]	base:8[A0]	1000
	bit,R1	1 0 0 0 1 base:8[An]		base:8[A1]	1001
	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
	bit,A0	0100	base:16[An]	base:16[A0]	1100
	bit,A1	0101	base. ro[An]	base:16[A1]	1101
	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0111	bit,base:16	bit,base:16	1111

[Number of Bytes/Number of Cycles]

bit,Rn

bit,An

[An]

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4



BTSTS

(1) BTSTS dest

b7	b0 b7		b0	dest code	
0 1 1	1 1 1 1 0 0	0 0 1	DEST	dsp8	
				dsp16]
	dest	DEST	de	est	DEST
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	Dase.o[All]	base:8[A1]	1001
	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100		base:16[A0]	1100
	bit,A1	0101	base:16[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0111	bit,base:16	bit,base:16	1111

[Number of Bytes/Number of Cycles]

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BXOR

(1) BXOR	src						
b7		b0 b7			b0	src code	_
0 1 1 1 1	1 1	0 1	1	0 0	SRC	dsp8	
						dsp16	
S	rc		5	SRC	S	rc	SRC
	bit,R0	0	000	base:8[An]	base:8[A0]	1000	
bit,Rn	bit,R1	0	001	Dase.o[All]	base:8[A1]	1001	
DIL, KI	bit,R2	0	010	bit,base:8	bit,base:8[SB]	1010	
	bit,R3	0	011	[SB/FB]	bit,base:8[FB]	1011	
hit An	bit,A0	0	100		base:16[A0]	1100	
bit,An	bit,A1		0	101	base:16[An]	base:16[A1]	1101
	[A0]		0	110	bit,base:16[SB]	bit,base:16[SB]	1110
[An]	[A1]		0	111	bit,base:16	bit,base:16	1111

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4


(1) CMP.size:C	6 #IMM, de 60 b7 1 1 SIZE 1 C		dest code 					
.size SIZE	d	est	DEST	de	est	DEST		
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000		
.W 1	Dr	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001		
	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010		
		R1H/R3	0011		dsp:8[FB]	1011		
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100		
	An	A1	0101	usp. ro[An]	dsp:16[A1]	1101		
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110		
	[All]	[A1]	0111	abs16	abs16	1111		

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.



2) CM	IP.siz	e:Q	: #IMM ьо	l, dest		b0	dest code
1 1	0 1	0	O O SIZE	IMM4	DE	ST	dsp8
.size	SIZE	1	#IMM	IMM4	#IMM	IMM4	dsp16/abs16
.B	0	1	0	0000	-8	1000	
.W	1		+1	0001	-7	1001	
			+2	0010	-6	1010	
			+3	0011	-5	1011	
			+4	0100	-4	1100	
			+5	0101	-3	1101	
			+6	0110	-2	1110	
			+7	0111	-1	1111	

	dest	DEST	d	est	DEST
	R0L/R0	0000	dop:0[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[Ap]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3



(3) CMP.B:S	b0	IMM	8	([dest code
de	est	D	ES	Т	
Rn	R0H	0	1	1	
	R0L	1	0	0	
dsp:8[SB/FB]	dsp:8[SB]	1	0	1	
	dsp:8[FB]	1	1	0	
abs16	abs16	1	1	1	

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3



(4) CMP	o.size	:G	src, dest					
b7			b0 b7		b0	src code	dest co	ode .
1 1 (0 0	0	0 0 SIZE S	RC DE	ST	dsp8	dsp8	
_		_				dsp16/abs16	dsp16/al	bs16
.size	SIZE		src/	dest	SRC/DEST	src	dest	SRC/DEST
.B	0			R0L/R0	0000	dep:9[Ap]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
			KI	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			AII	A1	0101	usp. ro[All]	dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			ויירין	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4



(5) CMP.B:S	src, R0L/R0H										
$\begin{array}{c cccc} b7 & b0 & src code \\ \hline 0 & 0 & 1 & 1 & 1 & DEST & SRC \\ \hline & & & & & \\ \hline & & & & & \\ \hline & & & &$											
S	rc	SR	С		dest	DEST					
Rn	R0L/R0H	0	0		R0L	0					
dsp:8[SB/FB]	dsp:8[SB]	0	1		R0H	1					
	dsp:8[FB]	1	0								
abs16	abs16	1	1								

[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

DADC

(1) DADC.B #IMM8, R0L

b7						b0	b7							bC)
0 1	1	1	1	1	0	0	1	1	1	0	1	1	1	0	#IMM8

Bytes/Cycles 3/	5



DADC

(2)	DA	D	C.W	/ #	IM	M1	6, F	RO								
b7							b0	b7							bC)
0	1	1	1	1	1	0	1	1	1	1	0	1	1	1	0	#IMM16

[Number of Bytes/Number of Cycles]

Bytes/Cycles	4/5

DADC (3) DADC.B R0H, R0L

b7						b0	b7							b0
0 1	1	1	1	1	0	0	1	1	1	0	0	1	1	0

Bytes/Cycles	2/5
--------------	-----



DADC

(4) DADC.W R1, R0

b7						b0	b7							b0
0 1	1	1	1	1	0	1	1	1	1	0	0	1	1	0

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/5

DADD

(1) DADD.B #IMM8, R0L

b7			b0	b7							bC	
0 1 1	1 1	1	0 0	1	1	1	0	1	1	0	0	#IMM8

Bytes/Cycles	3/5



DADD

(2)	DA	D	D.W	#	IM	M1	6, F	RO								
b7							b0	b7							bC)
0	1	1	1	1	1	0	1	1	1	1	0	1	1	0	0	#IMM16

[Number of Bytes/Number of Cycles]

Bytes/Cycles	4/5
--------------	-----

DADD

(3) DADD.B R0H, R0L

b7							b0	b7							b0
0	1	1	1	1	1	0	0	1	1	1	0	0	1	0	0

Bytes/Cycles	2/5
--------------	-----



DADD

((4) DADD.W R1, R0															
	b7							b0	b7							b0
	0	1	1	1	1	1	0	1	1	1	1	0	0	1	0	0

[Number of Bytes/Number of Cycles]

Bvtes/Cvcles	2/5
Dytes/Oyeles	2/5

DEC

(1) DEC.B dest dest code b7 b0 dsp8 DEST 0 1 1 0 1 abs16 dest DEST R0H 0 1 1 Rn R0L 1 0 0 dsp:8[SB] 1 0 1 dsp:8[SB/FB] dsp:8[FB] 1 1 0 abs16 abs16 1 1 1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/3	3/3



DEC (2) DEC.W dest b7 b0 1 1 1 1 DEST 0 1 0

dest	DEST
A0	0
A1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/1

DIV

.W

1

(1) DIV.size #IMM b0 b7 b7 b0 #IMM8 O SIZE 1 0 0 0 0 1 0 1 1 1 1 1 1 1 #IMM16 .size SIZE .В 0

[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/22

- If the size specifier (.size) is (.W), the number of bytes and cycles indicated are increased by 1 and 6, respectively.
- The number of cycles may decrease if an overflow occurs or depending on the value of the divisor or dividend.

RENESAS

DIV

(2) DIV.size sr	°C					
b7 0 1 1 1 0	b0 b7 1 1 SIZE 1 1	0 1 SR(src code dsp8 dsp16/abs16		
.size SIZE	S	rc	SRC	s	rc	SRC
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Da	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	All	A1	0101		dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	נייאן	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/22	2/22	2/24	3/24	3/24	4/24	4/24	4/24

• If the size specifier (.size) is (.W), the number of cycles indicated is increased by 6.

The number of cycles may decrease if an overflow occurs or depending on the value of the divisor or dividend.
 DIVU

(1) DIVU.size #IMM



.B 0 .W 1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/18

- The number of cycles may decrease if an overflow occurs or depending on the value of the divisor or dividend.
- If the size specifier (.size) is (.W), the number of bytes and cycles indicated are increased by 1 and 7, respectively.

RENESAS

DIVU

(2) DIVU.size src

^{b7} 0 1 1 1 1 0	ьо ь7 1 1 SIZE 1 1	0 0 SRC		src code dsp8 dsp16/abs16		
.size SIZE	s	rc	SRC	S	rc	SRC
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	κu	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	٨٣	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101	usp. ro[All]	dsp:16[A1]	1101
		[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/18	2/18	2/20	3/20	3/20	4/20	4/20	4/20

• If the size specifier (.size) is (.W), the number of cycles indicated is increased by 7.

 The number of cycles may decrease if an overflow occurs or depending on the value of the divisor or dividend.

DIVX

(1) DIVX.size #IMM

1

.W



[Number of Bytes/Number of Cycles]

Bytes/Cycles	3/22
--------------	------

- The number of cycles may decrease if an overflow occurs or depending on the value of the divisor or dividend.
- If the size specifier (.size) is (.W), the number of bytes and cycles indicated are increased by 1 and 6, respectively.

RENESAS

DIVX

(2) DIVX.size	src					
b7	b0 b7		b0	src code	<u>.</u>	
0 1 1 1 0	1 1 SIZE 1 0	0 1 SRC		dsp8		
				dsp16/abs16		
.size SIZE	S	rc	SRC	s	rc	SRC
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	– dsp:8[An]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	All	A1	0101	usp. ro[Ali]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	נייאן	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/22	2/22	2/24	3/24	3/24	4/24	4/24	4/24

• If the size specifier (.size) is (.W), the number of cycles indicated is increased by 6.

The number of cycles may decrease if an overflow occurs or depending on the value of the divisor or dividend.
 DSBB

(1) DSBB.B #IMM8, R0L



[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/4



DSBB



[Number of Bytes/Number of Cycles]

Bytes/Cycles	4/4
--------------	-----

DSBB

(3) DSBB.B R0H, R0L

b7		b0 b7									b0				
0 ′	1	1	1	1	1	0	0	1	1	1	0	0	1	1	1

Bytes/Cycles	2/4
--------------	-----



DSBB

(4)	DS	BE	3.W	R	21,	R0									
ļ	b7							b0	b7							b0
	0	1	1	1	1	1	0	1	1	1	1	0	0	1	1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/4
--------------	-----

DSUB

(1) DSUB.B #IMM8, R0L b0 b7 b7 b0 #IMM8 1 0 1 1 0 0 0 1 0 1 1 1 1 1 1 1

Bytes/Cycles	3/4
--------------	-----



DSUB

(2) DSUB.W	#IMM16, R	0		
b7	b0	07	b0	
0 1 1 1	1 1 0 1	1 1 1 0	1 1 0 1	#IMM16

[Number of Bytes/Number of Cycles]

Bytes/Cycles	4/4
--------------	-----

DSUB (3) DSUB.B ROH, ROL b7 b0 b7 b0 0 1 1 1 0 0 1 1 0 1

Bytes/Cycles	2/4
--------------	-----



b0 0 1

DSUB

(4)	DS	UE	8.W	R	1,	R0								
	b7							b0	b7						
	0	1	1	1	1	1	0	1	1	1	1	0	0	1	

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/4
Bytee, Cyclec	<i>L</i> / 1

ENTER

(1) ENTE	R	#	IMI	M 8										
b7					b0	b7							bC)
0 1 1	1	1	1	0	0	1	1	1	1	0	0	1	0	#IMM8

Bytes/Cycles	3/4



EXITD

(1) EXITD

b7						b0	b7							b0
0 1	1	1 1 1 1 0 1 1 1 1 1 0 0 1								0				

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/9
--------------	-----

EXTS

b0 b7 1 0 0 0	1 1 0	b0	dest code							
1000	1 1 0		b0dest code							
		DEST	dsp8							
			dsp16/abs16							
	DEST	de	est	DEST						
0L	0000	dop:9[Ap]	dsp:8[A0]	1000						
-	0001	usp.o[All]	dsp:8[A1]	1001						
1L	0010	dep:8[SB/FB]	dsp:8[SB]	1010						
-	0011		dsp:8[FB]	1011						
-	0100	dep:16[Ap]	dsp:16[A0]	1100						
-	0101	usp. ro[An]	dsp:16[A1]	1101						
\0]	0110	dsp:16[SB]	dsp:16[SB]	1110						
\1]	0111	abs16	abs16	1111						
	0L - 1L - - -	0L 0000 - 0001 1L 0010 - 0011 - 0100 - 0101 - 0101 - 0101 - 0101 - 0101 - 01101 01 01101	OL 0 0 0 0 dsp:8[An] - 0 0 0 1 dsp:8[An] 1L 0 0 1 0 dsp:8[SB/FB] - 0 0 1 0 dsp:8[SB/FB] - 0 1 0 0 dsp:16[An] - 0 1 0 1 dsp:16[SB]	$\begin{array}{c c c c c c c c c c c c c c c c c c c $						

• Items marked --- cannot be selected.

dest	Rn	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/5	3/5	3/5	4/5	4/5	4/5



EXTS

(2) I	EX	ΤS	.W	R	0										
b7	7							b0	b7							b0
[0	1	1	1	1	1	0	0	1	1	1	1	0	0	1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/3

FCLR

(1)	FC	LR		d	est	t								
b	7							b0	b7						bC
Ľ	1	1	1	0	1	0	1	1	0	DES	T	0	1	0	1

dest	DEST
С	000
D	001
Z	010
S	011
В	100
0	101
I	1 1 0
U	1 1 1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/2



FSET

(1) FSET dest b7 b0 b7 b0 1 1 1 0 1 0 1 1 0 DEST 0 1 0 0

dest	DEST					
С	000					
D	001					
Z	010					
S	011					
В	100					
0	101					
Ι	1 1 0					
U	1 1 1					

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/2

INC



dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/3	3/3



INC

INT

(2) INC.W			/	d	est	t	
b7							b0
1	0	1	1	DEST	0	1	0

(

dest	DEST
A0	0
A1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/1

(1) INT #IMM





INTO (1) INTO b7 b 1,1,1,1,0,1,1,0

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/1

• If the O flag = 1, the number of cycles indicated is increased by 19.

JCnd

0

((1)) J	Cnd	a	bel	

1 1

0 1

label code
dsp8

dsp8 = address indicated by label - (start address of instruction + 1)

bC

CND

Cnd	CND)	Cnd	CND)
GEU/C	0	0	0	LTU/NC	1	0	0
GTU	0	0	1	LEU	1	0	1
EQ/Z	0	1	0	NE/NZ	1	1	0
Ν	0	1	1	PZ	1	1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/2

• If the program branches to a label, the number of cycles indicated is increased by 2.

J*Cnd*

(2) JCnd	lab	bel				
	b7		b0 k	57		b0	label code
	0 1 1	1 1 <i>'</i>	1 0 1	1 1 0	0		dsp8
	dsp8 = ad	dress ind	icated by	label – (s	tart a	ddress of ins	struction + 2)
1	Cnd	CND	Cnd	CND			
	LE	1000	GT	1100			
	0	1001	NO	1101			
	GE	1010		1110			

[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/2

• If the program branches to a label, the number of cycles indicated is increased by 2.

(1) JMP.S label

b7					b0
0	1	1	0	0	dsp

dsp = address indicated by label – (start address of instruction + 2)

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/5
--------------	-----



JMP

JMP

(2) JMP.B	label	
b7	b0	label code
1 1 1 1	1 1 1 0	dsp8

dsp8 = address indicated by label - (start address of instruction + 1)

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/4
--------------	-----

JMP

(3) JMP.W label

label code dsp16

dsp16 = address indicated by label – (start address of instruction + 1)

Bytes/Cycles	3/4
--------------	-----



JMP

(4)	JM	P. /	Α	la	abe	el		
<u>b7</u>							b0	label code
1	1	1	1	1	1	0	0	abs20

[Number of Bytes/Number of Cycles]

Bytes/Cycles	4/4
--------------	-----

JMPI

(1)	JM	PI.	W	S	rc												
b7							b0	b7						b0		src code	
0	1	1	1	1	1	0	1	0	0	1	0		SRC	I		dsp8	
																dsp16/abs16	8
												-				dsp20	
				sro	C					SR	С				S	rc	SRC
					R0				0	00	00	1				dsp:8[A0]	1000

	R0	0000	den:8[\n]	dsp:8[A0]	1000
Rn	R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:20[An]	dsp:20[A0]	1100
	A1	0101	usp.zo[//i]	dsp:20[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[/~\']	[A1]	0111	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/7	2/7	2/11	3/11	3/11	5/11	4/11	4/11



JMPI (2) JMPI.A src src code b0 b7 b0 SRC dsp8 0 0 1 0 0 0 0 1 1 1 1 1 dsp16/abs16 dsp20 src SRC src SRC 0000 dsp:8[A0] 1000 **R2R0** dsp:8[An] 0001 dsp:8[A1] 1001 **R3R1** Rn 0010 1010 dsp:8[SB] ---dsp:8[SB/FB] 0011 dsp:8[FB] 1011 ---1100 0100 dsp:20[A0] A1A0 An dsp:20[An] 0101 1101 dsp:20[A1] ---0110 dsp:16[SB] dsp:16[SB] 1110 [A0] [An] 0111 abs16 abs16 1111 [A1]

• Items marked --- cannot be selected.

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/6	2/6	2/10	3/10	3/10	5/10	4/10	4/10



JSR

(1)	JS	R.V	N	la	abe	el		
b7							b0	label code
1	1	1	1	0	1	0	1	dsp16
dsp	o16	= a	ddre	ess	ind	licat	ed b	y label – (start address of instruction + 1)

[Number of Bytes/Number of Cycles]

Bytes/Cycles

(2) JSR.A labe

1 1 1 1

1

	b0	label code
1 0 ′	1	abs20

[Number of Bytes/Number of Cycles]

Bytes/Cycles	4/9
--------------	-----

JSR



JSRI

(1) **JSRI.W** src src code b0 b7 b0 dsp8 SRC 0 0 1 1 1 1 1 0 0 1 1 1 dsp16/abs16 dsp20 src SRC src SRC R0 0000 dsp:8[A0] 1000 dsp:8[An] 0001 dsp:8[A1] R1 1001 Rn 1010 R2 0010 dsp:8[SB] dsp:8[SB/FB] R3 0011 dsp:8[FB] 1011 A0 0100 dsp:20[A0] 1100 An dsp:20[An] 0101 1101 A1 dsp:20[A1] [A0] 0110 dsp:16[SB] dsp:16[SB] 1110 [An] [A1] 0111 abs16 abs16 1111

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/11	2/11	2/15	3/15	3/15	5/15	4/15	4/15

JSRI



	src	SRC	s	rc	SRC
	R2R0	0000	dop.0[Ap]	dsp:8[A0]	1000
Rn	R3R1	0001	dsp:8[An]	dsp:8[A1]	1001
		0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011		dsp:8[FB]	1011
An	A1A0	0100	dsp:20[An]	dsp:20[A0]	1100
AII		0101	usp.zo[Ali]	dsp:20[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
ויייין	[A1]	0111	abs16	abs16	1111

• Items marked --- cannot be selected.

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/11	2/11	2/15	3/15	3/15	5/15	4/15	4/15



LDC

(1)	LD	C‡	ŧΜ	M1	6,	des	st							
b	7							b0	b7					b0	
	1	1	1	0	1	0	1	1	0	DEST	0	0	0	0	#IMM16

deet			·Τ
dest	U	ES	
	0	0	0
INTBL	0	0	1
INTBH	0	1	0
FLG	0	1	1
ISP	1	0	0
SP	1	0	1
SB	1	1	0
FB	1	1	1

• Items marked --- cannot be selected.

[Number of Bytes/Number of Cycles]

Bytes/Cycles 4/2

LDC

(2) LDC src, dest



	src	SRC	S	rc	SRC
	R0		dem (Q[A m]	dsp:8[A0]	1000
Rn	R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R3	0011	usp.o[5b/i b]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
AII	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

1			
dest	D	ES	ST
	0	0	0
INTBL	0	0	1
INTBH	0	1	0
FLG	0	1	1
ISP	1	0	0
SP	1	0	1
SB	1	1	0
FB	1	1	1

 Items marked --- cannot be selected.

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3



LDCTX

(1) LDCTX abs16, abs20



[Number of Bytes/Number of Cycles]

Bytes/Cycles 7/11+2×m

• m denotes the number of transfers to be performed.



LDE

(1) LDE.size a	bs20, dest					
b7	b0 b7		b0	dest code	src cod	е
0 1 1 1 0	1 0 SIZE 1 0	0 0 0 DES	ST [dsp8	abs	\$20
			\ [dsp16/abs16		
.size SIZE	d	lest	DEST	de	est	DEST
.B 0		R0L/R0	0000	dop:0[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An] dsp:8[SB/FB]	dsp:8[A1]	1001
	КШ	R1L/R2	0010		dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	נרייז	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/4	5/4	5/5	6/5	6/5	7/5	7/5	7/5

(2) LDE.size dsp:20[A0], dest

(2) LDE	.size	asp:20[A	AUJ, dest								
b7		b	0 b7	b0	dest code	src coo	le				
0 1 ′	1 1	0 1 0 SIZ	E 1 0 0 1 DES	эт <u></u>	dsp8	ds	p20				
dsp16/abs16											
.size	SIZE		dest	DEST	de	est	DEST				
.B	.B 0		R0L/R0	0000	dam (0[Am]	dsp:8[A0]	1000				
.W	1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001				
		_	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010			
			R1H/R3	0011		dsp:8[FB]	1011				
	An		A0	0100	dsp:16[An]	dsp:16[A0]	1100				
			A1	0101	usp. ro[All]	dsp:16[A1]	1101				
		[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110				
		[AII]	[A 1]	0111	abe16	abe16	1111				

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/4	5/4	5/5	6/5	6/5	7/5	7/5	7/5

0 1 1 1 abs16

[A1]



LDE

1111

abs16

LDE

(3) LDE.9	size	[A1A0], de	st									
b7		b0 I	57	b0	dest code							
0 1 1	1 0	1 O SIZE	1 0 1 0 DE		dsp8	_						
	dsp16/abs16											
.size SI	ZE		dest	DEST	d	est	DEST					
.B	0		R0L/R0	0000	den:0[An]	dsp:8[A0]	1000					
.W	1	Dm	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001					
		Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010					
			R1H/R3	0011		dsp:8[FB]	1011					
		An	A0	0100	dsp:16[An]	dsp:16[A0]	1100					
		AII	A1	0101		dsp:16[A1]	1101					
		[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110					
		ורייז	[A1]	0111	abs16	abs16	1111					

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5

LDINTB

(1) LDINTB #IMM

b7							bC) b7							bC
1	1	1	0	1	0	1	1	0	0	1	0	0	0	0	0
0	0	0	0		#IM	M1		0	0	0	0	0	0	0	0
1	1	1	0	1	0	1	1	0	0	0	1	0	0	0	0
#IMM2															

#IMM1 indicates the 4 high-order bits of #IMM.
 #IMM2 indicates the 16 low-order bits of #IMM.

[Number of Bytes/Number of Cycles]

Bytes/Cycles 8/4



LDIPL

(1)	LD	IPl	-	#	IM	Μ								
	b7							b0	b7						b0
	0	1	1	1	1	1	0	1	1	0	1	0	0	#IMM	

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/2
--------------	-----

MOV

(1) MOV.size:	6 #IMM, de	st										
b7	b0 b7		b0 _	dest code	•							
0 1 1 1 0	1 0 SIZE 1 1	0 0 DES	т/[dsp8	#IMM8							
dsp16/abs16 #IMM16												
.size SIZE	de	est	DEST	de	est	DEST						
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000						
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001						
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010						
		R1H/R3	0011		dsp:8[FB]	1011						
	٨	A0	0100	doput G[A p]	dsp:16[A0]	1100						
	An	A1	0101	dsp:16[An]	dsp:16[A1]	1101						
		[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110						
	[An]	[A1]	0111	abs16	abs16	1111						

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/3	4/3	4/3	5/3	5/3	5/3

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.



MOV

(2) MC)V.siz	e:Q	e #IMM	l, dest			
	b7			b0	b7		b0	dest code
	1 1	0 1	1	O O SIZE	IMM4	DE	ST	dsp8
								dsp16/abs16
	.size	SIZE		#IMM	IMM4	#IMM	IMM4	
	.B	0		0	0000	-8	1000	
	.W	1		+1	0001	-7	1001	
			-	+2	0010	-6	1010	
				+3	0011	-5	1011	
				+4	0100	-4	1100	
				+5	0101	-3	1101	
				+6	0110	-2	1110	
				+7	0111	-1	1111	
								_

	dest	DEST	d	est	DEST
	R0L/R0	0000	dop:0[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
٨n	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/2	3/2	3/2	4/2	4/2	4/2



(3) MOV.B:S #IMM8, dest

b7 1 1 0 0 0	ьо DEST		dest code dsp8 abs16
de	est	DEST	
Rn	R0H	0 1	1
	R0L	1 0 0	0
dsp:8[SB/FB]	dsp:8[SB]	1 0	1
	dsp:8[FB]	1 1 (0
abs16	abs16	1 1	1

[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/2	4/2



MOV

MOV

(4) MOV.size:S					#IMM, dest					
ł	b7						b0			
	1	SIZE	1 0	DEST	0	1	0		MM8	
	#IMM16									
	.si	ze	SIZE	1		(dest		DEST	
		В	1	1	A0				0	
	١.	Ν	0		A1				1	

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/1
Bytes/Cycles	2/1

• If the size specifier (.size) is (.W), the number of bytes and cycles indicated are increased by 1 each.

MOV

(5) MOV.B:Z #0, dest



dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/2	3/2


(6) MOV.size:	G src, dest								
b7	b0 b7		b0	src code	dest co	ode _			
0 1 1 1 0	O 1 SIZE S	SRC DE	ST	dsp8	dsp8				
dsp16/abs16 dsp16/abs16									
.size SIZE	Src	/dest	SRC/DEST	src/	dest	SRC/DEST			
.B 0	.B 0		0000	dsp:8[A0]		1000			
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001			
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010			
		R1H/R3	0011		dsp:8[FB]	1011			
	٨٥	A0	0100	dsp:16[An]	dsp:16[A0]	1100			
	An	A1	0101	usp. ro[All]	dsp:16[A1]	1101			
[4]		[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110			
	[An]	[A1]	0111	abs16	abs16	1111			

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/2	3/2	3/2	4/2	4/2	4/2
An	2/2	2/2	2/2	3/2	3/2	4/2	4/2	4/2
[An]	2/3	2/3	2/3	3/3	3/3	4/3	4/3	4/3
dsp:8[An]	3/3	3/3	3/3	4/3	4/3	5/3	5/3	5/3
dsp:8[SB/FB]	3/3	3/3	3/3	4/3	4/3	5/3	5/3	5/3
dsp:16[An]	4/3	4/3	4/3	5/3	5/3	6/3	6/3	6/3
dsp:16[SB]	4/3	4/3	4/3	5/3	5/3	6/3	6/3	6/3
abs16	4/3	4/3	4/3	5/3	5/3	6/3	6/3	6/3





[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

MOV

(8) MOV.B:S R0L/R0H, dest



abs16

[Number of Bytes/Number of Cycles]

dest	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/2	3/2



abs16

1

1



[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

MOV

(10) MOV.size:G dsp:8[SP], dest

b7 0 1 1 1 0	ьо ь7 1 0 SIZE 1 0	, 1 1 DES	b0 T	dest code	src code]
.size SIZE	de	est	DEST	de	est	DEST
.B 0		R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	κu	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	٨٣	A0	0100	dop:16[Ap]	dsp:16[A0]	1100
	An	A1	0101	dsp:16[An]	dsp:16[A1]	1101
		[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/3	4/3	4/3	5/3	5/3	5/3



(11) MOV.size:	G src, dsp:	8[SP]				
<u>b</u> 7	b0 b7		<u>b0</u>	src code	dest code	
0 1 1 1 0	1 0 SIZE 0 0		dsp8	dsp8		
				dsp16/abs16	⊥]	
.size SIZE	s	rc	SRC	S	rc	SRC
.B 0	.B 0		0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Rn F	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	1010	
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	AII	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	נייז	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4

MOVA



src	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	4/2	4/2	4/2



MOV*Dir*

((1) MOV <i>Dir</i> R0L, dest									
	b7		b0 l	b7			b0	dest code		
	0 1 1 1	I 1 1 0	0	1 0	DIR	DEST		dsp8		
								dsp16/abs16		
	Dir	DIR								
	LL	0 0								

	dest	DEST	de	est	DEST
		0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H (0011		dsp:8[FB]	1011
An		0100	dsp:16[An]	dsp:16[A0]	1100
An		0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

• Items marked --- cannot be selected.

1 0

0 1

1 1

[Number of Bytes/Number of Cycles]

LH

HL

ΗH

dest	Rn	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
MOVHH,	2/4	2/5	3/5	3/5	4/5	4/5	4/5
MOVLL	2/1	2,0	0,0	0,0	1/0	1/0	1/0
MOVHL,	2/7	2/8	3/8	3/8	4/8	4/8	4/8
MOVLH	<i>2</i> ,1	2/0	5/0	0/0	-7/0	0,1	0,1



MOV*Dir*

LL LH

HL

ΗH

(2) MOV <i>Di</i>	r src, R0)L					
	b7		b0 I	b7			b0	dest code
	0 1 1 1	I 1 1 0	0	0 0	DIR	SRC		dsp8
			_				_	dsp16/abs16
	Dir	DIR						

S	rc	SRC	s	rc	SRC
	R0L	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H	0001	usp.o[All]	dsp:8[A1]	1001
	R1L	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H	0011		dsp:8[FB]	1011
٨٣		0100	dsp:16[An]	dsp:16[A0]	1100
An		0101	usp. ro[An]	dsp:16[A1]	1101
	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

• Items marked --- cannot be selected.

0 0

1 0

0 1

1 1

src	Rn	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
MOVHH,	2/3	2/5	3/5	3/5	4/5	4/5	4/5
MOVLL	2/5	2/5	5/5	0/0	4/0	4/5	-7/J
MOVHL,	2/6	2/8	3/8	3/8	4/8	4/8	4/8
MOVLH	2/0	2/0	5/0	5/0	4/0	4/0	4/0



MUL

(1) MU	JL.size	e #I	IMM, dest					
b7			b0 b7		<u>b0</u>	dest code	_	
0 1	1 1	1	1 0 SIZE 0 1	0 1 DES	Τ	dsp8	#IMM8	
						dsp16/abs16	#IMM16	8
.size	SIZE		de	est	DEST	de	est	DEST
.В	0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W	1		Rn	/R1	0001		dsp:8[A1]	1001
		-	КП	R1L/	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
					0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			AII		0101		dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			נייז	[A1]	0111	abs16	abs16	1111
				l connot ho co	laatad			

Items marked --- cannot be selected.

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/4	3/4	3/5	4/5	4/5	5/5	5/5	5/5

• If dest is Rn or An and the size specifier (.size) is (.W), the number of bytes and cycles indicated are increased by 1 each.

• If dest is neither Rn nor An and the size specifier (.size) is (.W), the number of bytes and cycles indicated are increased by 1 and 2, respectively.



MUL

(2) MUL.size s	rc, dest					
b7	b0 b7		b0	src code	dest co	de .
0 1 1 1 1	O O SIZE S	SRC DES	БТ	dsp8 dsp16/abs16	dsp8	bs16
.size SIZE	s	src	SRC			SRC
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Dn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101		dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
		[A1]	0111	abs16	abs16	1111

d	est	DEST	de	est	DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An		0101		dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[71]	[A1]	0111	abs16	abs16	1111

• Items marked --- cannot be selected.

[Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5
An	2/4	2/5	2/5	3/5	3/5	4/5	4/5	4/5
[An]	2/6	2/6	2/6	3/6	3/6	4/6	4/6	4/6
dsp:8[An]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:8[SB/FB]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:16[An]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
dsp:16[SB]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
abs16	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6

• If src is An and dest is Rn and the size specifier (.size) is (.W), the number of cycles indicated is increased by 1.

• If src is not An and dest is Rn or An and the size specifier (.size) is (.W), the number of cycles indicated is increased by 1.

• If dest is neither Rn nor An and the size specifier (.size) is (.W), the number of cycles indicated is increased by 2.

MULU



Items marked --- cannot be selected.

[Numbera of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/4	3/4	3/5	4/5	4/5	5/5	5/5	5/5

• If dest is Rn or An and the size specifier (.size) is (.W), the number of bytes and cycles indicated are increased by 1 each.

• If dest is neither Rn nor An and the size specifier (.size) is (.W), the number of bytes and cycles indicated are increased by 1 and 2, respectively.



MULU

(2) MU	JLU.si	ze	src, dest					
b7			b0 b7		b0	src code	dest co	de
0 1	1 1	0	0 0 SIZE S	SRC DES	ят [dsp8	dsp8	
						dsp16/abs16	dsp16/at	os16
.size	SIZE		s	rc	SRC	s	rc	SRC
.В	0			R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		-	κu	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
				A1	0101		dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			[,,,,]	[A1]	0111	abs16	abs16	1111

de	est	DEST	de	est	DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
		0101		dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[רוי]	[A1]	0111	abs16	abs16	1111

• Items marked --- cannot be selected.

[Number of Bytes/Number of Cycles]

dest src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5
An	2/4	2/5	2/5	3/5	3/5	4/5	4/5	4/5
[An]	2/6	2/6	2/6	3/6	3/6	4/6	4/6	4/6
dsp:8[An]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:8[SB/FB]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:16[An]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
dsp:16[SB]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
abs16	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6

• If src is An and dest is Rn and the size specifier (.size) is (.W), the number of cycles indicated is increased by 1.

• If src is not An and dest is Rn or An and the size specifier (.size) is (.W), the number of cycles indicated is increased by 1.

• If dest is neither Rn nor An and the size specifier (.size) is (.W), the number of cycles indicated is increased by 2.

NEG

(1) NEG.siz	ze d	est					
b7		b0 b7		b0	dest code		
0 1 1 1	0	1 0 SIZE 0 1	0 1 DES	Τ,][dsp8		
<u> </u>					dsp16/abs16	.]	
.size SIZE		de	est	DEST	de	est	DEST
.B 0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1		Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
			R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
			R1H/R3	0011		dsp:8[FB]	1011
		An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	All		A1	0101		dsp:16[A1]	1101
			[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
		[An]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

NOP

(1) NOP

b7							b0
0	0	0	0	0	1	0	0

	Bytes/Cycles	1/1
--	--------------	-----



NOT

(1) NO)T.size	e:G	dest					
b7			b0 b7		<u>b0</u>	dest code		
0 1	1 1	0	1 0 SIZE 0 1	1 1 DES	Ţ	dsp8		
						dsp16/abs16		
.size	SIZE		de	est	DEST	d	est	DEST
.В	0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
		-		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
		AII	A1	0101		dsp:16[A1]	1101	
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			נייז	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

NOT



dest	Rn	dsp:8[SB/FB]	abs16	
Bytes/Cycles	1/1	2/3	3/3	



OR

(1) OR	.size:	G	#IMM, de	st				
b7			b0 b7		b0	dest code	•	
0 1	1 1	0	1 1 SIZE O O	1 1 D	EST	dsp8	#IMM8	
					Į	dsp16/abs16		}
.size	SIZE		de	est	DEST	d	est	DEST
.В	0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W	1		Da	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
		-	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
		All	A1	0101	usp. ro[All]	dsp:16[A1]		
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			וייאן	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.

(2) OR.B:S #IMM8, dest



[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3



OR

OR

(3) OR	.size:	G	src, dest					
b7			b0 b7		b0	src code	dest co	ode .
1 0	0 1	1	0 0 SIZE S		ST	dsp8	dsp8	
						dsp16/abs16	dsp16/a	bs16
.size	SIZE		src/	dest	SRC/DEST	Src	/dest	SRC/DEST
.В	0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W	1		Dn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
			Rn –	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
	An	۸n	A0	0100	dsp:16[An]	dsp:16[A0]	1100	
		All	A1	0101		dsp:16[A1]	1101	
				[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]		נריין	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4



(4) OR.B:S									
S	rc	SF	RC		dest	DEST			
Rn	R0L/R0H	0	0		R0L	0			
dsp:8[SB/FB]	dsp:8[SB/EB] dsp:8[SB]		1		R0H	1			
	dsp:8[FB]	1	0						
abs16			1						

[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

POP

(1) PO	P.size	e:G	dest					
b7			b0 b7		<u>b0</u>	dest code		
0 1	1 1	0	1 0 SIZE 1 1	0 1 DES	<u>т</u> [dsp8	_	
		_				dsp16/abs16		
.size	SIZE		de	est	DEST	d	est	DEST
.В	0			R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W	1		Bn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		-	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
				A1	0101		dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
				[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4



POP

(2) POP.B:S dest

b7							bC
1	0	0	1	DEST	0	1	0

dest	DEST
R0L	0
R0H	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/3

POP

(3) POP.W:S dest

b7							bC
1	1	0	1	DEST	0	1	0

dest	DEST
A0	0
A1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 1/3



POPC

(1)	PO	PC	;	d	est	t								
ļ	b7							b0	b7					<u>b0</u>	
	1	1	1	0	1	0	1	1	0	DEST	0	0	1	1	

dest	DEST	dest	DEST		
	000	ISP	100		
INTBL	001	SP	101		
INTBH	010	SB	1 1 0		
FLG	011	FB	1 1 1		

• Items marked --- cannot be selected.

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/3
, ,	

(1) I	PO	PN		d	est	t		
b7	1	1	0	1	1	0	b0 _ 1	DEST

	dest									
FB	SB	A1	A0	R3	R2	R1	R0			
DEST ^{*2}										

• The bit for a selected register is 1. The bit for a non-selected register is 0.

2/3

[Number of Bytes/Number of Cycles]

Bytes/Cycles

• If two or more registers need to be restored, the number of required cycles is 2 x m (m: number of registers to be restored).

RENESAS

POPM

PUSH

(1) I	PU	SF	l.si	ze:	G	#	MN	Λ								
	b7							b0	b7							b0	0
	0	1	1	1	1	1	0	SIZE	1	1	1	0	0	0	1	0	#IMM8
				-								-	-				#IMM16
	.siz	ze	SI	ZE]												
	.E	3	(0	1												
	٧.	V		1													

[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/2

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.

PUSH

(2) PUSH.size:G src

b7				b0	b7					b0	src code
0 1 1	1 0	1	0	SIZE	0	1	0	0	SRC		dsp8
											dsp16/abs16

.size	SIZE		S	rc	SRC	S	SrC	
.В	0			R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
				R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			All	A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[4 n]		[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			[Au]	[A1]	0111	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2	2/2	2/4	3/4	3/4	4/4	4/4	4/4



PUSH

(3)	PU	SH	I.B:	S		sr	C
ļ	b7							b
	1	0	0	0	SRC	0	1	0

src	SRC
R0L	0
R0H	1

[Number of Bytes/Number of Cycles]

Dytes/Cycles 1/2	Bytes/Cycles	1/2
------------------	--------------	-----

(4) PUSH.W:S src ^{b7} b0 1 1 0 0 SRC 0 1 0

src	SRC
A0	0
A1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 1/2

PUSH



PUSHA

dsp:8[SB/FB]

dsp:16[An]

dsp:16[SB]

abs16

(1) PUSHA src src code b0 b7 b0 SRC dsp8 0 1 1 0 1 0 0 1 1 1 1 1 dsp16/abs16 src SRC dsp:8[A0] 1000 dsp:8[An] dsp:8[A1] 1001

1010

1011

1101

1110

1111

[Number of Bytes/Number of Cycles]

dsp:8[SB]

dsp:8[FB]

dsp:16[A0]

dsp:16[A1]

dsp:16[SB]

abs16

src	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs:16
Bytes/Cycles	3/2	3/2	4/2	4/2	4/2

PUSHC

(1) PUSHC src

b7						b0	b7					b0
1 1	1	0	1	0	1	1	0	SRC	0	0	1	0

src	SRC	src	SRC		
	000	ISP	100		
INTBL	001	SP	101		
INTBH	010	SB	1 1 0		
FLG	011	FB	111		

• Items marked --- cannot be selected.

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/2



PUSHM

REIT

(1) PUSHM src b7 b0 1 1 1 0 1 1 0 0 SRC

SrC												
R0	R1	R2	R3	A0	A1	SB	FB					
SRC*1												

• The bit for a selected register is 1. The bit for a non-selected register is 0.

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/2×m

• m denotes the number of registers to be saved.

(1) REIT

b7							b0
1	1	1	1	1	0	1	1

Bytes/Cycles	1/6



RMPA

(1) RMPA.size

b7							b0	b7							b0
0	1	1	1	1	1	0	SIZE	1	1	1	1	0	0	0	1

.size	SIZE
.B	0
.W	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/4+7×m

- m denotes the number of operations to be performed.
- If the size specifier (.size) is (.W), the number of cycles is $(6+9\times m)$.

ROLC

(1)	RO		SI,	ze		d	est								
Ł	o7							b0	b7					b()	dest code
	0	1	1	1	0	1	1	SIZE	1	0	1	0	DES	ST		dsp8
-																dsp16/abs16

.size	SIZE			dest	DEST	d	est	DEST
.B	0			R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		_		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			AII	A1	0101	usp. ro[An]	dsp:16[A1]	1101
		[An]		[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			[AII]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3



RORC

(1) RORC.size	dest b0 b7 1 1 SIZE 1 0	1 1 DES	ьо Т ([dest code dsp8 dsp16/abs16		
.size SIZE	de	est	DEST	de	est	DEST
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011	usp.o[3D/FD]	dsp:8[FB]	1011
	A	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
		[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3



ROT

(1) ROT.size #IMM, dest

b7 1 1	1 0	0	b0 0 0 SIZE	b7 IMM4	DE	ST _	dest code		
.size	SIZE	1	#IMM	IMM4	#IMM	IMM4	1		
.В	0	1	+1	0000	-1	1000			
.W	1		+2	0001	-2	1001			
			+3	0010	-3	1010			
			+4	0011	-4	1011			
			+5	0100	-5	1100			
			+6	0101	-6	1101			
			+7	0110	-7	1110			
			+8	0111	-8	1111			

	dest	DEST	d	DEST	
	R0L/R0	0000	dop:0[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
۸n	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1+m	2/1+m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	4/2+m

• m denotes the number of bits to be rotated.



ROT

(2) ROT.size	R R	1H, dest						
b7		b0 b7		b0	dest code	<u>.</u>		
0 1 1 1	0	1 0 SIZE 0 1	1 0 DES		dsp8 dsp16/abs16			
.size SIZE		de	est	DEST	d	est	DEST	
.B 0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000	
.W 1		Rn	R0H/	0001		dsp:8[A1]	1001	
	-	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010	
			/R3	0011		dsp:8[FB]	1011	
		4.5	A0	0100	dsp:16[An]	dsp:16[A0]	1100	
	An	AU	A1	0101	usp. ro[An]	dsp:16[A1]	1101	
			[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110	
			[A1]	0111	abs16	abs16	1111	
	Items marked cannot be selected.							

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16	
Bytes/Cycles 2/2+m 2/2+m 2/3+m 3/3+m 3/3+m 4/3+m 4/3+m 4/3+m									
• m denotee th	m denotes the number of hits to be retated								

• m denotes the number of bits to be rotated.

RTS

(1) RTS

b7							bC
1	1	1	1	0	0	1	1

Bytes/Cycles 1/6



SBB

(1) SBB.size #IMM, dest

b7 0 1	1 1	ьо ь7 0 1 1 SIZE 0 1 1 1				DES		dest code	#IMM8	
.size							DEST	dsp16/abs16 d	u /#IMM16	DEST
.B .W	0 1		Du		R0L/R0 R0H/R1		0000 0001	dsp:8[An]	dsp:8[A0] dsp:8[A1]	1000 1001
		Rn	КП	R1L/R2 R1H/R3		0 0 1 0 0 0 1 1	dsp:8[SB/FB]	dsp:8[SB] dsp:8[FB]	1010 1011	
			An		A0 A1		0100 0101	dsp:16[An]	dsp:16[A0] dsp:16[A1]	1 1 0 0 1 1 0 1
	[An]				[A0] [A1]		0 1 1 0 0 1 1 1	dsp:16[SB] abs16	dsp:16[SB] abs16	1 1 1 0 1 1 1 1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/2 3/2 3/4 4/4 4/4 5/4 5/4 5/4	dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
	Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.



SBB

(2) SBB.s	size s	rc, dest					
b7		b0 b7		b0	src code	dest co	ode .
1 0 1	1 1	0 0 SIZE S	RC DES	т, Т/[dsp8	dsp8	1
				([dsp16/abs16	dsp16/a	bs16
.size SIZ	ZE	src	dest	SRC/DEST	src	dest	SRC/DEST
.B 0)		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1		Dn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
		Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
			R1H/R3	0011		dsp:8[FB]	1011
		An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An		A1	0101	usp. ro[Ali]	dsp:16[A1]	1101
			[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
		[An]	[A1]	0111	abs16	abs16	1111

dest src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4



SBJNZ



dsp8 (label code) = address indicated by label - (start address of instruction + 2)

.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
0	0000	+8	1000
-1	0001	+7	1001
-2	0010	+6	1010
-3	0011	+5	1011
-4	0100	+4	1100
-5	0101	+3	1101
-6	0110	+2	1110
-7	0111	+1	1111

d	est	DEST	de	est	DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[All]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
וייאן	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/3	3/3	3/5	4/5	4/5	5/5	5/5	5/5

• If the program branches to a label, the number of cycles indicated is increased by 4.



SHA

(1) SH	A.siz	e #	IMM, des	t			
b7			b0	b7		b0	dest code
1 1	1 1	0	O O SIZE	IMM4	DE	ST	dsp8
						<u> </u>	dsp16/abs16
.size	SIZE	1	#IMM	IMM4	#IMM	IMM4	1
.В	0	1	+1	0000	-1	1000	
.W	1		+2	0001	-2	1001	
		_	+3	0010	-3	1010	
			+4	0011	-4	1011	
			+5	0100	-5	1100	
			+6	0101	-6	1101	
			+7	0110	-7	1110	1
			+8	0111	-8	1111	

C	lest	DEST	de	est	DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
AII	A1	0101	usp. ro[Ali]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1+m	2/1+m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	4/2+m

• m denotes the number of bits to be shifted.



SHA



• Items marked --- cannot be selected.

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2+m	2/2+m	2/3+m	3/3+m	3/3+m	4/3+m	4/3+m	4/3+m

• m denotes the number of bits to be shifted.

SHA

(3) SHA.L #IMM, dest

b7							b0	b7					b0
1	1	1	0	1	0	1	1	1	0	1	DEST	IMM4	

#IMM	IMM4	#IMM	IMM4
+1	0000	-1	1000
+2	0001	-2	1001
+3	0010	-3	1010
+4	0011	-4	1011
+5	0100	-5	1100
+6	0101	-6	1101
+7	0110	-7	1110
+8	0111	-8	1111

dest	DEST
R2R0	0
R3R1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/3+m

m denotes the number of bits to be shifted.

SHA

((4) \$	SH	A.L	-	R	R1H, dest											
	b7							b0	b7							b0	
	1	1	1	0	1	0	1	1	0	0	1	DEST	0	0	0	1	

dest	DEST
R2R0	0
R3R1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/4+m

• m denotes the number of bits to be shifted.



SHL

(1) SHL.size #IMM, dest

b7	b0	b7		b0	dest code
1 1 1 0 1	O O SIZE	IMM4	DE	ST	dsp8
					dsp16/abs16
.size SIZE	#IMM	IMM4	#IMM	IMM4	
.B 0	+1	0000	-1	1000	
.W 1	+2	0001	-2	1001	
	+3	0010	-3	1010	
	+4	0011	-4	1011	
	+5	0100	-5	1100	
	+6	0101	-6	1101	
	+7	0110	-7	1110	
	+8	0111	-8	1111	

	dest	DEST	de	est	DEST
	R0L/R0 0000		dop.0[Ap]	dsp:8[A0]	1000
Rn	R0H/R1			dsp:8[A1]	1001
	R1L/R2			dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101		dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1+m	2/1+m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	4/2+m

• m denotes the number of bits to be shifted.



(2) SHL.size R1H, dest dest code b0 b7 b0 DEST O SIZE 0 dsp8 0 0 1 1 1 1 1 1 1 dsp16/abs16 .size SIZE dest DEST dest DEST .В 0 R0L/R0 0000 dsp:8[A0] 1000 dsp:8[An] .W 1 R0H/---0001 dsp:8[A1] 1001 Rn 1010 **R1L/R2** 0010 dsp:8[SB] dsp:8[SB/FB] 1011 --- /R3 0011 dsp:8[FB] 1100 A0 0100 dsp:16[A0] An dsp:16[An] A1 0101 dsp:16[A1] 1101 dsp:16[SB] dsp:16[SB] 1110 [A0] 0110 [An] abs16 [A1] 0111 abs16 1111

Items marked --- cannot be selected.

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/2+m 2/2+m 2/3+m 3/3+m 3/3+m 4/3+m 4/3+m 4/3+m	dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16			
	Bytes/Cycles	Bytes/Cycles 2/2+m 2/2+m 2/3+m 3/3+m 3/3+m 4/3+m 4/3+m 4/3+m										

• m denotes the number of bits to be shifted.

(3) SHL.L #IMM, dest

b7				b0							
1 1	1	0	1	0	1	1	1	0	0	DEST	IMM4

#IMM	IMM4	#IMM	IMM4
+1	0000	–1	1000
+2	0001	-2	1001
+3	0010	-3	1010
+4	0011	-4	1011
+5	0100	-5	1100
+6	0101	-6	1101
+7	0110	-7	1110
+8	0111	-8	1111

[Number of Bytes/Number of Cycles	5 J

Bytes/Cycles 2/3+m

• m denotes the number of bits to be shifted.



SHL

SHL

SHL

(4)	SH	L.L	-	R	R1H, dest											
ļ	b7							b0	b7							b0	
	1	1	1	0	1	0	1	1	0	0	0	DEST	0	0	0	1	

dest	DEST
R2R0	0
R3R1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/4+m

• m denotes the number of bits to be shifted.

SMOVB

(1) SMOVB.size

b7						b0	b7							b0
0 1	1	1	1	1	0	SIZE	1	1	1	0	1	0	0	1

.size	SIZE
.B	0
.W	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/5+5×m

• m denotes the number of transfers to be performed.

SMOVF

((1) SMOVF.size															
ļ	b7							b0	b7							b0
	0	1	1	1	1	1	0	SIZE	1	1	1	0	1	0	0	0

.size	SIZE
.B	0
.W	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/5+5 imesm
--------------	-------------

• m denotes the number of transfers to be performed.

SSTR

(1) SSTR.size

b7		b0 b7							b0					
0 1	1	1	1	1	0	SIZE	1	1	1	0	1	0	1	0

.size	SIZE
.B	0
.W	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/3+2×m

• m denotes the number of transfers to be performed.

STC

(1) STC src, dest

b7	,	b0 b7		bC) dest	Code		
0 1 1 1	1 1 0 ′	1 1 1	SRC	DEST	dsp8	/abs16		
src	SRC			dest	DEST	de	DEST	
	000			R0	0000	dom:0[Am]	dsp:8[A0]	1000
INTBL	001		Rn	R1	0001	dsp:8[An]	dsp:8[A1]	1001
INTBH	010			R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
FLG	011			R3	0011		dsp:8[FB]	1011
ISP	100		٨٣	A0	0100	deput 6[Ap]	dsp:16[A0]	1100
SP	101		An	A1	0101	dsp:16[An]	dsp:16[A1]	1101
SB	1 1 0	-	[4 n]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
FB	B 111		[An]	[A1]	0111	abs16	abs16	1111
 Items mar 	'ked car	nnot be	selected.	·		-	:	

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/2	3/2	3/2	4/2	4/2	4/2

STC

(2)	ST	CI	PC,	de	est									
b7							b0	b7					<u>b0</u>	dest Code
0	1	1	1	1	1	0	0	1	1	0	0	DEST		dsp8
													_	dsp16/abs16

	dest	DEST	d	est	DEST
	R2R0	0000	dop:0[Ap]	dsp:8[A0]	1000
Rn	R3R1	0001	dsp:8[An]	dsp:8[A1]	1001
RII		0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011		dsp:8[FB]	1011
An	A1A0	0100	dsp:16[An]	dsp:16[A0]	1100
AII		0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

Items marked --- cannot be selected.

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3


STCTX



[Number of Bytes/Number of Cycles]

Bytes/Cycles 7/11+2×m

• m denotes the number of transfers to be performed.

STE

(1) STE.size sr	°c, abs20					
b7	b0 b7		b0	src code	dest code	е
0 1 1 1 0	1 0 SIZE 0 0	0 0 SRC		dsp8 dsp16/abs16	abs2	20
.size SIZE	s	rc	SRC	s	rc	SRC
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	AII	A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	נריין	[A1]	0111	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/3	5/3	5/4	6/4	6/4	7/4	7/4	7/4



STE

(2) STE.size	src, dsp:20[[A0]				
b7	b0 b7		<u>b0</u>	src code	dest	code
0 1 1 1	0 1 0 SIZE O	0_0_1 S		dsp8 dsp16/abs16	d	lsp20
.size SIZE		src	SRC	s	src	SRC
.B 0		R0L/R0	0000	dem (Q[Am]	dsp:8[A0]	1000
.W 1	1	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011	usp.o[3b/Fb]	dsp:8[FB]	1011
	A	A0	0100	doput C[Ap]	dsp:16[A0]	1100
	An	A1	0101	dsp:16[An]	dsp:16[A1]	1101
	[4 m]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/3	5/3	5/4	6/4	6/4	7/4	7/4	7/4

STE



.size	SIZE			src	SRC	S	src	SRC
.B	0			R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
			R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010	
				R1H/R3	0011		dsp:8[FB]	1011
		A	A0	0100	dsp:16[An]	dsp:16[A0]	1100	
			An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
			[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110	
			[An]	[A1]	0111	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4



STNZ

(1) STNZ	#IMM8, dest	#IM	M8		dest code
d	est	D	ES	Т	
Rn	R0H	0	1	1	
	R0L	1	0	0	
dsp:8[SB/FB]	dsp:8[SB]	1	0	1	
	dsp:8[FB]	1	1	0	
abs16	abs16	1	1	1	

[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/2	4/2

• If the Z flag = 0, the number of cycles indicated is increased by 1.

STZ

(1) STZ #IMM8, dest

^{b7}	DEST	#IM	M8 		dest code
de	est	D	ES	Т	
Rn	R0H	0	1	1	
	R0L	1	0	0	
dsp:8[SB/FB]	dsp:8[SB]	1	0	1	
	dsp:8[FB]	1	1	0	
abs16	abs16	1	1	1	

[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/2	4/2

• If the Z flag = 1, the number of cycles indicated is increased by 1.



STZX

(1) STZX #IMM81, #IMM82, dest								
b7	b0				dest code			
1 1 0 1 1	DEST #	#IMM	81		dsp8 #IMM82			
de	est	D	ES	Т				
Rn	R0H	0	1	1				
	R0L	1	0	0				
dsp:8[SB/FB]	dsp:8[SB]	1	0	1				
	dsp:8[FB]	1	1	0				
abs16	abs16	1	1	1				

[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	3/2	4/3	5/3

SUB

(1) SUB.size:G	#IMM, de	est				
b7	b0 b7		b0	dest code	-	
0 1 1 1 0	1 1 SIZE 0 1	dsp8 dsp16/abs16	#IMM8	δ		
.size SIZE	d	est	DEST	d	est	DEST
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1		R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	AII	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[Ap]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]		0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.



SUB

(2) SUB.B:S #IMM8, dest dest code #IMM8 DEST dsp8 1 0 0 0 1 abs16 dest DEST R0H 0 1 1 Rn R0L 1 0 0 dsp:8[SB] 1 0 1 dsp:8[SB/FB] dsp:8[FB] 1 1 0 abs16 abs16 1 1 1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3



SUB

(3) SUB.size:G	src, dest					
b7	b0 b7		b0	src code	dest co	ode
1 0 1 0 1	0 0 SIZE S	RC DES	Τ	dsp8	dsp8	
			dsp16/abs16	dsp16/a	bs16	
.size SIZE	src/	dest	SRC/DEST	src/	dest	SRC/DEST
.B 0		R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	A 12	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[An]	[A0]		dsp:16[SB]	dsp:16[SB]	1110
	[ריי]	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4



(4) SUB.B:S_src, R0L/R0H								
b7 b0 dest code								
0 0 1 0 1 DEST SRC abs16								
S	rc	SR	C]		dest	DEST	
Rn	R0L/R0H	SR 0	C 0]		dest R0L	DEST 0	
Rn	-							
	R0L/R0H	0	0			R0L		

[Number of Bytes/Number of Cycles]

(1) TST.size #IMM, dest

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

TST

dest code b0 b7 b0 b7 dsp8 #IMM8 DEST 0 SIZE 0 0 1 1 1 1 1 0 0 0 dsp16/abs16 #IMM16 SIZE .size dest dest DEST DEST 1000 R0L/R0 0000 dsp:8[A0] .В 0 dsp:8[An] 0001 .W 1 R0H/R1 dsp:8[A1] 1001 Rn **R1L/R2** 0010 1010 dsp:8[SB] dsp:8[SB/FB] R1H/R3 0011 1011 dsp:8[FB] 0100 1100 A0 dsp:16[A0] An dsp:16[An] A1 0101 1101 dsp:16[A1] 0110 dsp:16[SB] dsp:16[SB] 1110 [A0] [An] 0111 1111 [A1] abs16 abs16

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.



SUB

TST

(2) TST.size sr	rc, dest					
b7	b0 b7		<u>b0</u>	src code	dest co	ode
1 0 0 0 0	O O SIZE S	RC DES	ат Г	dsp8	dsp8	
				dsp16/abs16	dsp16/a	bs16
.size SIZE	src/	dest	SRC/DEST	src	dest	SRC/DEST
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	٨٣	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[All]	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4



UND

((1) UND								
ł	o7							b0	
	1	1	1	1	1	1	1	1	

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/20
· ·	

WAIT

(1) WAIT

b7							b0	b7							b0
0 _ ^	1	1	1	1	1	0	1	1	1	1	1	0	0	1	1

Bytes/Cycles	2/3
, , , , , , , , ,	



XCHG

(1) XC	HG.si	ze src, o	dest			
b	7		b0	b7		b0	dest code
	0 1	1 1	1 0 1 SIZE	0 0 5	SRC DEST	_	dsp8
-							dsp16/abs16
	.size	SIZE	src	SRC			
	.В	0	R0L/R0	0 0			
	.W	1	R0H/R1	0 1			
			R1L/R2	1 0			
			R1H/R3	1 1			

	dest	DEST	d	est	DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2 0 0 1 0 dep://SP/FP1	dsp:8[SB/FB]	dsp:8[SB]	1010	
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[4n]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5



XOR

(1) XOR.size #	(1) XOR.size #IMM, dest								
b7	b0 b7		b0	dest code	_				
0 1 1 1 0	1 1 SIZE 0 0	0 1 DES	Τ	dsp8	#IMM8				
				dsp16/abs16	#IMM16	3			
.size SIZE	de	est	DEST	de	est	DEST			
.B 0		R0L/R0	0000	dop:0[Ap]	dsp:8[A0]	1000			
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001			
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010			
		R1H/R3	0011		dsp:8[FB]	1011			
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100			
	AII	A1	0101	usp. ro[Ali]	dsp:16[A1]	1101			
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110			
	ויידין	[A1]	0111	abs16	abs16	1111			

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

• If the size specifier (.size) is (.W), the number of bytes indicated is increased by 1.



XOR

(2) XOR.size sr	c, dest					
b7	b0 b7		b0	src code	dest c	ode
1 0 0 0 1	0 0 SIZE S	RC DES	ят 🚺 [dsp8	dsp8	
				dsp16/abs16	dsp16/a	bs16
.size SIZE	src/	dest	SRC/DEST	src	/dest	SRC/DEST
.B 0		R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
.W 1	Dn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011	usp.o[36/Fb]	dsp:8[FB]	1011
	4.5	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
		[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4



Chapter 5

Interrupts

- 5.1 Outline of Interrupts
- 5.2 Interrupt Control
- 5.3 Interrupt Sequence
- 5.4 Returning from Interrupt Routines
- 5.5 Interrupt Priority
- 5.6 Multiple Interrupts
- 5.7 Notes on Interrupts

5.1 Outline of Interrupts

When an interrupt request is acknowledged, control branches to the interrupt routine that is set in an interrupt vector table. Each interrupt vector table must have had the start address of its corresponding interrupt routine set. For details about interrupt vector tables, refer to section 1.10, "Vector Tables".

5.1.1 Types of Interrupts

Figure 5.1.1 lists the types of interrupts. Table 5.1.1 lists the source of interrupts (nonmaskable) and the fixed vector tables.



 Maskable interrupt: 	This type of interrupt can be controlled by using the I flag to enable (or
	disable) the interrupts or by changing the interrupt priority level.
 Nonmaskable interrupt: 	This type of interrupt cannot be controlled by using the I flag to enable (or disable)
	the interrupts or by changing the interrupt priority level.



Interrupt Source	Vector Table Addresses Address (L) to Address (H)	Description
Undefined Instruction	0FFDC16 to 0FFDF16	Interrupt generated by the UND instruction.
Overflow	0FFE016 to 0FFE316	Interrupt generated by the INTO instruction.
BRK Instruction	0FFE416 to 0FFE716	Executed beginning from address indicated by vector in variable vector table if 0FFE716 address contents are FF16.
Address Match	0FFE816 to 0FFEB16	Can be controlled by an interrupt enable bit.
Single Step ¹	0FFEC16 to 0FFEF16	Do not use this interrupt.
Watchdog Timer•Oscil- lation Stop Detection	0FFF016 to 0FFF316	
(Reserved)	0FFF416 to 0FFF716	
(Reserved)	0FFF816 to 0FFFB16	
Reset	0FFFC16 to 0FFFF16	

Note 1: This is a dedicated interrupt used by development support tools. Do not use this interrupt.

5.1.2 Software Interrupts

Software interrupts are generated by an instruction that generates an interrupt request when executed. Software interrupts are nonmaskable.

Output Content of C

This interrupt occurs when the UND instruction is executed.

Overflow interrupt

This interrupt occurs if the INTO instruction is executed when the O flag is set to 1 (arithmetic result is overflow).

The instructions that cause the O flag to change are as follows: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB.

BRK interrupt

This interrupt occurs when the BRK instruction is executed.

•INT instruction interrupt

This interrupt occurs when the INT instruction is executed. The software interrupt numbers which can be specified by the INT instruction are 0 to 63. Note that software interrupt numbers 4 to 31 are assigned to peripheral function interrupts. This means that it is possible to execute the same interrupt routines used by peripheral function interrupts by executing the INT instruction.

For software interrupt numbers 0 to 31, the U flag is saved when the INT instruction is executed and the U flag is cleared to 0 to choose the interrupt stack pointer (ISP) before executing the interrupt sequence. The U flag before the interrupt occurred is restored when control returns from the interrupt routine. For software interrupt numbers 32 to 63, when the instruction is executed, the U flag does not change and the SP selected at the time is used.



5.1.3 Hardware Interrupts

There are two types in hardware interrupts: special interrupts and peripheral function interrupts.

Special interrupts

Special interrupts are nonmaskable.

(1) Watchdog timer interrupt

This interrupt is caused by the watchdog timer. Initialize the watchdog timer after the watchdog timer interrupt is generated. For details about the watchdog timer, refer to the R8C's hardware manual.

(2) Oscillation stop detection interrupt

This interrupt is caused by the oscillation stop detection function. For details about the oscillation stop detection function, refer to the R8C's hardware manual.

(3) Single-step interrupt

This interrupt is used exclusively by development support tools. Do not use this interrupt.

(4) Address-match interrupt

When the AIER0 or AIER1 bit in the AIER register is set to 1 (address-match interrupt enabled), the address-match interrupt is generated just before executing the instruction of the address indicated by the corresponding RMAD0 to RMAD1 register.

•Peripheral function interrupts

These interrupts are generated by the peripheral functions built into the microcomputer. Peripheral function interrupts are maskable.

The types of built-in peripheral functions vary with each R8C model, as do the interrupt sources. For details about peripheral function interrupts, refer to the R8C's hardware manual.



5.2 Interrupt Control

This section explains how to enable/disable maskable interrupts and set acknowledge priority. The explanation here does not apply to non-maskable interrupts.

Maskable interrupts are enabled and disabled by using the I flag, IPL, and bits ILVL2 to ILVL0 in each interrupt control register. Whether or not an interrupt is requested is indicated by the IR bit in each interrupt control register.

For details about the memory allocation and the configuration of interrupt control registers, refer to the R8C's hardware manual.

5.2.1 | Flag

The I flag is used to disable/enable maskable interrupts. When the I flag is set to 1 (enabled), all maskable interrupts are enabled; when the I flag is cleared to 0 (disabled), they are disabled.

When the I flag is changed, the altered flag status is reflected in determining whether or not to accept an interrupt request with the following timing:

- If the flag is changed by an REIT instruction, the changed status takes effect beginning with the REIT instruction.
- If the flag is changed by an FCLR, FSET, POPC, or LDC instruction, the changed status takes effect beginning with the next instruction.



Figure 5.2.1 Timing with Which Changes of I Flag are Reflected in Interrupt Handling

5.2.2 IR Bit

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. The IR bit is cleared to 0 (interrupt not requested) after the interrupt request is acknowledged and the program branches to the corresponding interrupt vector.

The IR bit can be cleared to 0 by a program. Do not set it to 1.

5.2.3 ILVL2 to ILVL0 bis, IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 5.2.1 shows how interrupt priority levels are set. Table 5.2.2 shows interrupt enable levels in relation to IPL.

The following lists the conditions under which an interrupt request is acknowledged:

- I flag = 1
- IR bit = 1
- Interrupt priority level > IPL

The I flag, bits ILVL2 to ILVL0, and IPL are independent of each other, and they do not affect each other.

ILVL2–ILVL0	Interrupt Priority Level	Priority
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	V
1112	Level 7	High

Table 5.2.1 Interrupt Priority Levels

Table 5.2.2 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels	
0002	Interrupt levels 1 and above are enabled.	
0012	Interrupt levels 2 and above are enabled.	
0102	Interrupt levels 3 and above are enabled.	
0112	Interrupt levels 4 and above are enabled.	
1002	Interrupt levels 5 and above are enabled.	
1012	Interrupt levels 6 and above are enabled.	
1102	Interrupt levels 7 and above are enabled.	
1112	All maskable interrupts are disabled.	

When the IPL or the interrupt priority level of an interrupt is changed, the altered level is reflected in interrupt handling with the following timing:

- If the IPL is changed by an REIT instruction, the new level takes effect beginning with the instruction that is executed two clock cycles after the last clock cycle of the REIT instruction.
- If the IPL is changed by a POPC, LDC, or LDIPL instruction, the new level takes effect beginning with the instruction that is executed three clock cycles after the last clock cycle of the instruction used.
- If the interrupt priority level of a particular interrupt is changed by an instruction such as MOV, the new level takes effect beginning with the instruction that is executed two or three clock cycles after the last clock cycle of the instruction used.



5.2.4 Changing Interrupt Control Registers

- (1) Individual interrupt control registers can only be modified while no interrupt requests corresponding to that register are generated. If interrupt requests managed by the interrupt control register are likely to occur, disable interrupts before changing the contents of the interrupt control register.
- (2) When modifying an interrupt control register after disabling interrupts, care must be taken when selecting the instructions to be used.

Changing Bits Other Than IR Bit

If an interrupt request corresponding to the register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), with the result that the interrupt request is ignored. To get around this problem, use the following instructions to modify the register: AND, OR, BCLR, BSET. **Changing IR Bit**

Even when the IR bit is cleared to 0 (interrupt not requested), it may not actually be cleared to 0 depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to 0.

(3) When disabling interrupts using the I flag, refer to the following sample programs. (Refer to (2) above regarding changing interrupt control registers in the sample programs.)

Sample programs 1 to 3 are to prevent the I flag from being set to 1 (interrupt enabled) before writing to the interrupt control registers depending on the state of the internal bus or the instruction queue buffer.

Example 1: Use NOP instruction to prevent I flag being set to 1 before interrupt control register is changed

INT_SWITCH1:

FCLRI; Disable interruptsAND.B#00H, 0056H; Set TXIC register to 0016NOPNOPFSETI; Enable interrupts

Example 2: Use dummy read to delay FSET instruction

INT_SWITCH2: FCLR I ; Disable interrupts AND.B #00H, 0056H ; Set TXIC register to 0016 MOV.W MEM, R0 ; Dummy read FSET I ; Enable interrupts

Example 3: Use POPC instruction to change I flag

INT_SWITCH3: PUSHC FLG FCLR I ; Disable interrupts AND.B #00H, 0056H ; Set TXIC register to 0016 POPC FLG ; Enable interrupts

5.3 Interrupt Sequence

The interrupt sequence — the operations performed from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of the SMOVB, SMOVF, SSTR, or RMPA instruction, the processor temporarily suspends the instruction being executed and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the operations listed below. Figure 5.3.1 shows the interrupt sequence execution time.

- (1) The CPU obtains the interrupt information (the interrupt number and interrupt request level) by reading address 0000016. Then, the IR bit corresponding to the interrupt is set to 0 (interrupt not requested issued).
- (2) The FLG register is saved as it was immediately before the start of the interrupt sequence in a temporary register¹ within the CPU.
- (3) The I flag, the D flag, and the U flag in the FLG register are set as follows:
 - The I flag is cleared to 0 (interrupts disabled)
 - The D flag is cleared to 0 (single-step interrupt disabled)
 - •The U flag is cleared to 0 (ISP specified)

However, the U flag status does not change when the INT instruction for software interrupt numbers 32 to 63 is executed.

- (4) The contents of the temporary register¹ are saved within the CPU in the stack area.
- (5) The PC is saved in the stack area.
- (6) The interrupt priority level of the accepted instruction is set in IPL.
- (7) The first address of the interrupt routine set to the interrupt vector is set in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the starting address of the interrupt routine.

Note 1: This register cannot be accessed by the user.



Figure 5.3.1 Interrupt Sequence Executing Time



5.3.1 Interrupt Response Time

Figure 5.3.2 shows the interrupt response time. The interrupt response time is the period from when an interrupt request is generated until the first instruction of the interrupt routine is executed. This period consists of the time ((a) in Figure 5.3.1) from when the interrupt request is generated to when the instruction then under way is completed and the time (20 cycles (b)) in which the interrupt sequence is executed.



(b) The address-match interrupt and the single-step interrupt are each 21 cycles.



5.3.2 Changes of IPL when Interrupt Request Acknowledged

When an interrupt request of a maskable interrupt is acknowledged, the interrupt priority level of the acknowledged interrupt is set in IPL.

When a software interrupt request or a special interrupt request is acknowledged, the value shown in Table 5.3.1 is set in IPL. Table 5.3.1 shows the value of IPL when software interrupts and special interrupt requests are acknowledged.

	· · ·	
	Interrupt Sources Without Interrupt Priority Levels	Value that is set to IPL
I	Watchdog timer, oscillation stop detection	7
Ī	Software, address-match, single-step	Not changed

Table 5.3.1 Value of IPI	. when Software Interrupt a	and Snacial Interrunt F	Paguast Acknowladged
	. when outware interrupt a	and opecial interrupt i	Cequest Acknowledged

5.3.3 Saving Register Contents

In an interrupt sequence, the contents of the FLG register and the PC are saved to the stack area. The order in which these are saved is as follows. First, the 4 high-order bits of the PC and 4 high-order bits (IPL) and 8 low-order bits of the FLG register, a total of 16 bits, are saved to the stack area. Next, the 16 low-order bits of the PC are saved. Figure 5.3.3 shows the stack status before an interrupt request is acknowledged.

If there are any other registers to be saved, use a program to save them at the beginning of the interrupt routine. The PUSHM instruction can be used to save all registers, except SP, by a single instruction.





The register save operations performed as part of an interrupt sequence are executed in four parts 8 bits at a time. Figure 5.3.4 shows the operations when saving register contents.

Note 1: When the INT instruction for software interrupt numbers 32 to 63 is executed, SP is indicated by the U flag. It is indicated by ISP in all other cases.



Figure 5.3.4 Operations when Saving Register Contents

RENESAS

5.4 Returning from Interrupt Routines

When the REIT instruction is executed at the end of the interrupt routine, the contents of the FLG register and PC that have been saved to the stack area immediately preceding the interrupt sequence are automatically restored. Then control returns to the routine that was under execution before the interrupt request was acknowledged.

If any registers were saved in the interrupt routine using a program, be sure to restore them using an instruction (e.g., the POPM instruction) before executing the REIT instruction.



5.5 Interrupt Priority

If two or more interrupt requests occur while a single instruction is being executed, the interrupt request that has higher priority is acknowledged.

The priority level of maskable interrupts (peripheral functions) can be selected arbitrarily by setting bits ILVL2 to ILVL0. If multiple maskable interrupts are assigned the same priority level, the priority that is set in hardware determines which is acknowledged.

Special interrupts such as the watchdog timer interrupt have their priority levels set in hardware. Figure 5.5.1 lists the interrupt priority levels of hardware interrupts.

Software interrupts are not affected by interrupt priority. They always cause control to branch to an interrupt routine when the relevant instruction is executed.



Figure 5.5.1 Interrupt Priority Levels of Hardware Interrupts



5.6 Multiple Interrupts

The internal bit states when control has branched to an interrupt routine are as follows:

- The interrupt enable flag (I flag) is cleared to 0 (interrupts disabled).
- The interrupt request bit for the acknowledged interrupt is cleared to 0.
- The processor interrupt priority level (IPL) equals the interrupt priority level of the acknowledged interrupt.

By setting the interrupt enable flag (I flag) to 1 in the interrupt routine, interrupts can be reenabled so that an interrupt request that has higher priority than the processor interrupt priority level (IPL) can be acknowledged. Figure 5.6.1 shows how multiple interrupts are handled.

Interrupt requests that have not been acknowledged due to low interrupt priority level are kept pending. When the IPL is restored by an REIT instruction and the interrupt priority is determined based on the IPL contents, the pending interrupt request is acknowledged if the following condition is met:

Interrupt priority level of pending interrupt request

>

Restored processor interrupt priority level (IPL)





Figure 5.6.1 Multiple Interrupts



5.7 Note on Interrupts

5.7.1 Reading Address 0000016

Avoid reading address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to 0. If address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled or an unexpected interrupt to be generated.

5.7.2 SP Setting

Set a value in SP before accepting an interrupt. SP is set to 000016 after reset. Therefore, if an interrupt is accepted before setting a value in SP, the program may go out of control.

5.7.3 Changing Interrupt Control Register

- (1) Individual interrupt control registers can only be modified while no interrupt requests corresponding to that register are generated. If interrupt requests managed by an interrupt control register are likely to occur, disable interrupts before changing the contents of the interrupt control register.
- (2) When modifying an interrupt control register after disabling interrupts, care must be taken when selecting the instructions to be used.

Changing Bits Other Than IR Bit

If an interrupt request corresponding to the register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), with the result that the interrupt request is ignored. To get around this problem, use the following instructions to modify the register: AND, OR, BCLR, BSET.

When Changing IR Bit

Even when the IR bit is cleared to 0 (interrupt not requested), it may not actually be cleared to 0 depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to 0.

(3) When disabling interrupts using the I flag, refer to the following sample programs. (Refer to (2) above regarding changing interrupt control registers in the sample programs.)

Sample programs 1 to 3 are to prevent the I flag from being set to 1 (interrupt enabled) before writing to the interrupt control registers depending on the state of the internal bus or the instruction queue buffer.



Example 1: Use NOP instruction to prevent I flag being set to 1 before interrupt control register is changed

INT_SWITCH1: FCLR I ; Disable interrupts AND.B #00H, 0056H ; Set TXIC register to 0016 NOP NOP FSET I ; Enable interrupts

Example 2: Use dummy read to delay FSET instruction

INT_SWITCH2:

FCLR	I	; Disable interrupts
AND.B	#00H, 0056H	; Set TXIC register to 0016
MOV.W	MEM, R0	; <u>Dummy read</u>
FSET	I	; Enable interrupts

Example 3: Use POPC instruction to change I flag

INT_SWITCH3: PUSHC FLG FCLR I ; Disable interrupts AND.B #00H, 0056H ; Set TXIC register to 0016 POPC FLG ; Enable interrupts



Chapter 6

Calculating the Number of Cycles

6.1 Instruction Queue Buffer

6.1 Instruction Queue Buffer

R8C/Tiny Series microcomputers have 4-stage (4-byte) instruction queue buffers. If the instruction queue buffer has free space when the CPU can use the bus, instruction codes are taken into the instruction queue buffer. This is referred to as "prefetching". The CPU reads (fetches) the instruction codes from the instruction queue buffer as it executes a program.

The explanation of the number of cycles in chapter 4 assumes that all the necessary instruction codes are placed in the instruction queue buffer, and that 8-bit data is read or written to the memory without software wait states. In the following cases, more cycles may be needed than the number of cycles indicated in this manual:

- If not all of the instruction codes needed by the CPU have been placed in the instruction queue buffer. Instruction codes are read in until all of the instruction codes required for program execution are available. Furthermore, the number of read cycles increases in the following case:
 - (1) The number of read cycles increases to match the number of wait cycles incurred when reading instruction codes from an area in which software wait cycles exist.
- When reading or writing data to an area in which software wait cycles exist.
- The number of read or write cycles increases to match the number of wait cycles incurred.
- When reading or writing 16-bit data from/to the SFR or the internal memory.

The memory is accessed twice to read or write one 16-bit data item. Therefore, the number of read or write cycles increases by one for each 16-bit data item read or written.

Note that if prefetch and data access occur at the same time, data access has priority. Also, if more than three bytes of instruction codes exist in the instruction queue buffer, the CPU assumes there is no free space and, therefore, does not prefetch instruction code.

Figure 6.1.1 shows an example of starting a read instruction (without software wait).







Figure 6.1.1 Starting a Read Instruction (without Software Wait States)



Q & A

Information in Q&A form to help the user make the most of the R8C/Tiny Series is provided in this section. In general, one question and its corresponding answer are given on one page; the upper section is used for the question, the lower for the answer.

Functions closely connected with the issue being discussed are indicated in the upper-right corner.

CPU

How do I distinguish between the static base register (SB) and the frame base register (FB)?

Q

А

SB and FB function in the same manner, so you can use them as you like when in programming in assembly language. If you write a program in C, use FB as a stack frame base register.

Interrupt

Is it possible to change the contents of the interrupt table register (INTB) while a program is being executed?

A

Q

Yes. But there is a possibility of program runaway if an interrupt request occurs while changing the contents of INTB. It is therefore not recommended to frequently change the contents of INTB while a program is being executed.

CPU

Q

What is the difference between the user stack pointer (USP) and the interrupt stack pointer (ISP)? What are their roles?

A

USP is used when using the OS. When several tasks are run, the OS secures stack areas to save the contents of registers for individual tasks. Also, stack areas have to be secured, task by task, to be used for handling interrupts that occur while tasks are being executed. If you use USP and ISP in such an instance, the stack for interrupts can be shared by these tasks. This allows efficient use of stack areas.

CPU

What happens to the instruction code if I use a bit instruction in absolute addressing ? A This explanation takes BSET bit, base:16 as an example. This instruction is a 4-byte instruction. The 2 higher-order bytes of the instruction code indicate the operation code, and the 2 lower-order bytes make up the addressing mode to expresse bit,base:16. The relation between the 2 lower-order bytes and bit,base:16 is as follows: 2 lower-order bytes = base:16 × 8 + bit For example, in the case of BSET 2,0AH (setting bit 2 of address 000A16 to 1), the 2 lower-order bytes become A × 8 + 2 = 52H. In the case of BSET 18,8H (setting the 18th bit from bit 0 of address 000B16 to 1), the 2 lower-order bytes become 8 × 8 + 18 = 52H, which is equivalent to BSET 2,AH. The maximum value of base:16 × 8 + bit, FFFFH, indicates bit 7 of address 1FFF16. This is the maximum bit you can specify when using a bit instruction in absolute addressing.
CPU

What is the difference between the DIV instruction and the DIVX instruction?

A

Q

The DIV instruction and the DIVX instruction are both instructions for signed division, but the sign of the remainder is different.

The sign of the remainder left after the DIV instruction is the same as that of the dividend, but the sign of the remainder of the DIVX instruction is the same as that of the divisor.

In general, the following relation among quotient, divisor, dividend, and remainder holds: dividend = divisor \times quotient + remainder

Since the sign of the remainder is different between these instructions, the quotient obtained either by dividing a positive integer by a negative integer or by dividing a negative integer by a positive integer using the DIV instruction is different from that obtained using the DIVX instruction.

For example, dividing 10 by -3 using the DIV instruction yields -3 and leaves a remainder of +1, while doing the same using the DIVX instruction yields -4 and leaves a remainder of -2.

Dividing -10 by +3 using the DIV instruction yields -3 and leaves a remainder of -1, while doing the same using the DIVX instruction yields -4 and leaves a remainder of +2.

Glossary

Technical terms used in this software manual are explained in this section. They apply to in this manual only.

Term	Meaning	Related word
borrow	To move a digit to the next lower position.	carry
carry	To move a digit to the next higher position.	borrow
context	Registers that a program uses.	
decimal addition	Addition using decimal values.	
displacement	The difference between the initial position and a later position.	
effective address	The address actually used after modification.	
extension area	For the R8C/Tiny Series, the area from 1000016 through FFFFF16.	
LSB	Abbreviation for Least Significant Bit The bit occupying the lowest-order position in a data iter	MSB n.

Term	Meaning	Related word
macro instruction	An instruction, written in a source language, to be expressed in a number of machine instructions when compiled into a machine code program.	
MSB	Abbreviation for Most Significant Bit. The bit occupying the highest-order position in a data item.	LSB
operand	A part of instruction code that indicates the object of an operation.	operation code
operation	A generic term for move, comparison, bit processing, shift, rotation, arithmetic, logic, and branch.	
operation code	A part of an instruction code that indicates what sort of operation the instruction performs.	operand
overflow	To exceed the maximum expressible value as a result of an operation.	
pack	To join data items. Used to mean to form two 4-bit data items into one 8- bit data item, to form two 8-bit data items into one 16- bit data item, etc.	unpack
SFR area	Abbreviation for Special Function Register area. An area in which control bits for the on-chip peripheral circuits of the microcomputer and control registers are located.	

Term	Meaning	Related word
shift out	To move the content of a register either to the right or left until fully overflowed.	
sign bit	A bit that indicates either a positive or a negative (the highest-order bit).	
sign extension	To extend a data length in which the higher-order bits to be extended are made to have the same sign as the sign bit. For example, sign-extending FF16 results in FFFF16, and sign-extending 0F16 results in 000F16.	
stack frame	An automatic conversion area used by C language functions.	
string	A sequence of characters.	
unpack	To restore combined items or packed information to its original form. Used to mean to separate 8-bit information into two parts — 4 lower-order bits and 4 higher-order bits, to separate 16-bit information into two parts — 8 lower-order bits and 8 higher-order bits, and the like.	pack
zero extension	To extend a data length by turning higher-order bits to 0's. For example, zero-extending FF16 to 16 bits results in 00FF16.	

Table of Symbols

The symbols used in this software manual are explained in the following table. They apply to this manual only.

Symbol	Meaning
←	Transposition from the right side to the left side
←→	Interchange between the right side and the left side
+	Addition
_	Subtraction
×	Multiplication
÷	Division
٨	Logical conjunction
v	Logical disjunction
А	Exclusive disjunction
—	Logical negation
dsp16	16-bit displacement
dsp20	20-bit displacement
dsp8	8-bit displacement
EVA()	An effective address indicated by what is enclosed in ()
EXT()	Sign extension
(H)	Higher-order byte of a register or memory
H4:	4 higher-order bits of an 8-bit register or 8-bit memory
11	Absolute value
(L)	Lower-order byte of a register or memory
L4:	4 lower-order bits of an 8-bit register or 8-bit memory
LSB	Least Significant Bit
M()	Content of memory indicated by what is enclosed in ()
(M)	Middle-order byte of a register or memory
MSB	Most Significant Bit
РСн	Higher-order byte of the program counter
РСмь	Middle-order byte and lower-order byte of the program counter
FLGн	4 higher-order bits of the flag register
FLGL	8 lower-order bits of the flag register

Index

А

A0 and A1 ••• 5 A1A0 ••• 5 Address register ••• 5 Address space ••• 3 Addressing mode ••• 22

В

B flag ••• 6 Byte (8-bit) data ••• 16

С

C flag ••• 6 Carry flag ••• 6 Cycles ••• 138

D

D flag ••• 6 Data arrangement in memory ••• 17 Data arrangement in Register ••• 16 Data register ••• 4 Data type ••• 10 Debug flag ••• 6 Description example ••• 37 dest ••• 18

F

FB ••• 5 Fixed vector table ••• 19 Flag change ••• 37 Flag register ••• 5 FLG ••• 5 Frame base register ••• 5 Function ••• 37

I

Interrupt table register ••• 5 I flag ••• 6 Instruction code ••• 138 Instruction Format ••• 18 Instruction format specifier ••• 35 INTB ••• 5 Integer ••• 10 Interrupt enable flag ••• 6 Interrupt stack pointer ••• 5 Interrupt vector table ••• 19 IPL ••• 7 ISP ••• 5

L

Long word (32-bit) data ••• 16

Μ

Maskable interrupt ••• 246 Memory bit ••• 12 Mnemonic ••• 35, 38

Ν

Nibble (4-bit) data ••• 16 Nonmaskable interrupt ••• 246

0

O flag ••• 6 Operand ••• 35, 38 Operation ••• 37 Overflow flag ••• 6

PC ••• 5

Ρ

Processor interrupt priority level ••• 7 Program counter ••• 5

R

R0, R1, R2, and R3 ••• 4 R0H, R1H ••• 4 R0L, R1L ••• 4 R2R0 ••• 4 R3R1 ••• 4 Register bank ••• 8 Register bank select flag ••• 6 Register bit ••• 12 Related instruction ••• 37 Reset ••• 9

S

S flag ••• 6 SB ••• 5 Selectable src / dest (label) ••• 37 Sign flag ••• 6 Size specifier ••• 35 Software interrupt number ••• 20 src ••• 18 Stack pointer ••• 5 Stack pointer select flag ••• 6 Static base register ••• 5 String ••• 15 Syntax ••• 35, 38 U flag ••• 6 User stack pointer ••• 5 USP ••• 5

V

Variable vector table ••• 20

W

Word (16-bit) data ••• 16

Ζ

Z flag ••• 6 Zero flag ••• 6

U

REVISION HISTORY

R8C/Tiny Series Software Manual

Date	Description	
	Page	Summary
Jun 19, 2003		First edition issued
Oct 17, 2005	All pages 2	Featuring improved English "1.1.2 Speed Performance" revised
L	Jun 19, 2003	Page Jun 19, 2003 - Oct 17, 2005 All pages

R8C/Tiny Series SOFTWARE MANUAL

Publication Data : Rev.1.00 Jun 19, 2003 Rev.2.00 Oct 17, 2005

Published by : Sales Strategic Planning Div. Renesas Technology Corp.

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.

R8C/Tiny Series Software Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan