

# Renesas RA2E2 Group

User's Manual: Hardware

32-Bit MCU Renesas Advanced (RA) Family Renesas RA2 Series

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or
  other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this
  document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="https://www.renesas.com/contact/">www.renesas.com/contact/</a>

# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Precaution against Electrostatic Discharge (ESD)
  - A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
- 2. Processing at power-on
  - The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
- 3. Input of signal during power-off state
  - Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
- 4. Handling of unused pins
  - Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible
- 5. Clock signals
  - After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
- 6. Voltage application waveform at input pin
  - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).
- 7. Prohibition of access to reserved addresses
  - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
- 8. Differences between products
  - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

### **Preface**

### 1. About this document

This manual is generally organized into an overview of the product, descriptions of the CPU, system control functions, peripheral functions, electrical characteristics, and usage notes. This manual describes the product specification of the microcontroller (MCU) superset. Depending on your product, some pins, registers, or functions might not exist. Address space that store unavailable registers are reserved.

#### 2. Audience

This manual is written for system designers who are designing and programming applications using the Renesas Microcontroller. The user is expected to have basic knowledge of electrical circuits, logic circuits, and the MCU.

#### 3. Renesas Publications

Renesas provides the following documents. Before using any of these documents, visit www.renesas.com for the most up-to-date version of the document.

| Component               | Document Type                    | Description  |  |
|-------------------------|----------------------------------|--|--|
| Microcontrollers        | Data sheet                       | Features, overview, and electrical characteristics of the MCU  |  |
|                         | User's Manual: Hardware          | MCU specifications such as pin assignments, memory maps, peripheral functions, electrical characteristics, timing diagrams, and operation descriptions |  |
|                         | Application Notes                | Technical notes, board design guidelines, and software migration information   |  |
|                         | Technical Update (TU)            | Preliminary reports on product specifications such as restriction and errata   |  |
| Software                | User's Manual: Software          | API reference and programming information  |  |
|                         | Application Notes                | Project files, guidelines for software programming, and application examples to develop embedded software applications                                 |  |
| Tools & Kits, Solutions | User's Manual: Development Tools | User's manual and quick start guide for developing embedded  |  |
|                         | User's Manual: Software          | software applications with Development Kits (DK), Starter Kits (SK), Promotion Kits (PK), Product Examples (PE), and Application                       |  |
|                         | Quick Start Guide                | Examples (AE)  |  |
|                         | Application Notes                | Project files, guidelines for software programming, and application examples to develop embedded software applications                                 |  |

## 4. Numbering Notation

The following numbering notation is used throughout this manual:

| Example | Description   |
|---------|---|
| 011b    | Binary number. For example, the binary equivalent of the number 3 is 011b.  |
| 0x1F    | Hexadecimal number. For example, the hexadecimal equivalent of the number 31 is described 0x1F. In some cases, a hexadecimal number is shown with the suffix "h". |
| 1234    | Decimal number. A decimal number is followed by this symbol only when the possibility of confusion exists. Decimal numbers are generally shown without a suffix.  |

## 5. Typographic Notation

The following typographic notation is used throughout this manual:

| Example     | Description  |
|-------------|--|
| AAA.BBB.CCC | Periods separated a function module symbol (AAA), register symbol (BBB), and bit field symbol (CCC). |
| AAA.BBB     | A period separated a function module symbol (AAA) and register symbol (BBB).                         |
| BBB.DDD     | A period separated a register symbol (BBB) and bit field symbol (DDD).                               |
| EEE[3:0]    | Numbers in brackets expresses a bit number. For example, EEE[3:0] occupies bits 3 to 0.              |

### 6. Unit and Unit Prefix

The following units and unit prefixes are sometimes misleading. Those unit prefixes are described throughout this manual with the following meaning:

| Symbol | Name         | Description   |
|--------|--------------|---|
| b      | Binary Digit | Single 0 or 1   |
| В      | Byte         | This unit is generally used for memory specification of the MCU and address space.  |
| k      | kilo-        | $1000 = 10^3$ . k is also used to denote 1024 ( $2^{10}$ ) but this unit prefix is used to denote 1000 ( $10^3$ ) throughout this manual. |
| К      | Kilo-        | $1024 = 2^{10}$ . This unit prefix is used to denote 1024 (2 <sup>10</sup> ) not 1000 (10 <sup>3</sup> ) throughout this manual.          |

### 7. Special Terms


The following terms have special meanings.

| Term | Description   |
|------|---|
| NC   | Not connected pin. This pin should be left floating unless specified otherwise. |
| Hi-Z | High impedance.   |
| Х    | Don't care or undefined.  |

### 8. Register Description

Each register description includes both a register diagram that shows the bit assignments and a register bit table that describes the content of each bit. The example of symbols used in these tables are described in the sections that follow. The following is an example of a register description and associated bit field definition.

#### XX.X.X DTCST: DTC Module Start Register



|     | (4)    | (5)   | (6) |
|-----|--------|---|-----|
| Bit | Symbol | Function  | R/W |
| 0   | DTCST  | DTC Module Start  0:DTC module stop  1:DTC module start | R/W |
| 7:1 | [-     | These bits are read as 0. The write value should be 0.  | R/W |

#### (1) Function module symbol, register symbol, and address assignment

Function module symbol, {pheripheral/name}, register symbol, {register/name}, and address assignment of this register are generally expressed. Base Address and Offset Address mean {register/name} : {register/description} of {peripheral/name} is assigned to address {peripheral/baseAddress} + {register/addressOffset}.

#### (2) Bit number

This number indicates the bit number. This bits are shown in order from bits 31 to 0 for 32-bit register, from bits 15 to 0 for 16-bit register, and from bits 7 to 0 for 8-bit register.

#### (3) Value after reset

This symbol or number indicate the value of each bit after a hard reset. The value is shown in binary unless specified otherwise.

- 0: Indicates that the value is 0 after a reset.
- 1: Indicates that the value is 1 after a reset.
- x: Indicates that the value is undefined after a reset.

#### (4) Symbol

*{filed/name}* indicates the short name of bit field. Reserved bit is expressed with a —.

#### (5) Function

Function indicates the full name of the bit field, {field/description}, and enumerated values.

#### (6) R/W

The R/W column indicates access type whether the bit field is readable or writable.

R/W: The bit field is readable and writable.

- R: The bit field is readable only. Writing to this bit field has no effect.
- W: The bit field is writable only. The read value is the same as after a reset unless specified otherwise.

## 9. Abbreviations

Abbreviations used in this document are shown in the following table.

| Abbreviation | Description                                 |
|--------------|---|
| AES          | Advanced Encryption Standard                |
| АНВ          | Advanced High-performance Bus               |
| AHB-AP       | AHB Access Port                             |
| APB          | Advanced Peripheral Bus                     |
| ARC          | Alleged RC                                  |
| ATB          | Advanced Trace Bus                          |
| BCD          | Binary Coded Decimal                        |
| BSDL         | Boundary Scan Description Language          |
| DES          | Data Encryption Standard                    |
| DSA          | Digital Signature Algorithm                 |
| ETB          | Embedded Trace Buffer                       |
| ETM          | Embedded Trace Macrocell                    |
| FLL          | Frequency Locked Loop                       |
| FPU          | Floating Point Unit                         |
| НМІ          | Human Machine Interface                     |
| IrDA         | Infrared Data Association                   |
| LSB          | Least Significant Bit                       |
| MSB          | Most Significant Bit                        |
| NVIC         | Nested Vector Interrupt Controller          |
| PC           | Program Counter                             |
| PFS          | Port Function Select                        |
| PLL          | Phase Locked Loop                           |
| POR          | Power-on reset                              |
| PWM          | Pulse Width Modulation                      |
| RSA          | Rivest Shamir Adleman                       |
| SHA          | Secure Hash Algorithm                       |
| S/H          | Sample and Hold                             |
| SP           | Stack Pointer                               |
| SWD          | Serial Wire Debug                           |
| SW-DP        | Serial Wire-Debug Port                      |
| TRNG         | True Random Number Generator                |
| UART         | Universal Asynchronous Receiver/Transmitter |
| VCO          | Voltage Controlled Oscillator               |

### 10. Proprietary Notice

All text, graphics, photographs, trademarks, logos, artwork and computer code, collectively known as content, contained in this document is owned, controlled or licensed by or to Renesas, and is protected by trade dress, copyright, patent and trademark laws, and other intellectual property rights and unfair competition laws. Except as expressly provided herein, no part of this document or content may be copied, reproduced, republished, posted, publicly displayed, encoded, translated, transmitted or distributed in any other medium for publication or distribution or for any commercial enterprise, without prior written consent from Renesas.

Arm® and Cortex® are registered trademarks of Arm Limited. CoreSight™ is a trademark of Arm Limited.

CoreMark® is a registered trademark of the Embedded Microprocessor Benchmark Consortium.

SuperFlash® is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Other brands and names mentioned in this document may be the trademarks or registered trademarks of their respective holders.

### 11. Feedback on the product

If you have any comments or suggestions about this product, go to Contact Us.

# Contents

| Fe | atures             |  | 34 |
|----|--------------------|--|----|
| 1. | Overviev           | N  | 35 |
|    | 1.1 Fur            | nction Outline                             | 35 |
|    | 1.2 Blo            | ck Diagram                                 | 39 |
|    | 1.3 Par            | t Numbering                                | 39 |
|    | 1.4 Fur            | nction Comparison                          | 42 |
|    | 1.5 Pin            | Functions                                  | 43 |
|    | 1.6 Pin            | Assignments                                | 45 |
|    | 1.7 Pin            | Lists                                      | 47 |
| 2. | CPU                |  | 48 |
|    |                    | erview                                     |    |
|    | 2.1.1              | CPU  | 48 |
|    | 2.1.2              | Debug                                      | 48 |
|    | 2.1.3              | Operating Frequency                        | 48 |
|    | 2.1.4              | Block Diagram                              | 48 |
|    | 2.2 Imp            | plementation Options                       | 49 |
|    | 2.3 SW             | /D Interface                               | 50 |
|    | 2.4 Debug Function |  | 50 |
|    | 2.4.1              | Debug Mode Definition                      | 50 |
|    | 2.4.2              | Debug Mode Effects                         | 50 |
|    | 2.5 Pro            | grammers Model                             | 51 |
|    | 2.5.1              | Address Spaces                             | 51 |
|    | 2.5.2              | Cortex-M23 Peripheral Address Map          | 52 |
|    | 2.5.3              | External Debug Address Map                 | 52 |
|    | 2.5.4              | CoreSight ROM Table                        | 52 |
|    | 2.5.5              | DBGREG Module                              | 53 |
|    | 2.5.6              | OCDREG Module                              | 55 |
|    | 2.6 Sys            | STick Timer                                | 57 |
|    | 2.7 OC             | D Emulator Connection                      | 57 |
|    | 2.7.1              | Unlock ID Code                             | 58 |
|    | 2.7.2              | DBGEN                                      | 58 |
|    | 2.7.3              | Restrictions on Connecting an OCD emulator | 58 |
|    | 2.8 Ref            | erences                                    | 60 |
|    | 2.9 Usa            | age Notes                                  | 60 |
| 3. | Operatin           | g Modes                                    | 61 |
|    | _                  | erating Mode Types and Selection           |    |
|    | 3.2 Det            | ails of Operating Modes                    | 61 |

|    | 3.2.1       | Single-Chip Mode  | 61      |
|----|-------------|---|---------|
|    | 3.2.2       | SCI Boot Mode   | 61      |
|    | 3.3 Oper    | ating Modes Transitions   | 61      |
|    | 3.3.1       | Operating Mode Transitions as Determined by the Mode-Setting Pin                | 61      |
| 4. | Address S   | pace  | 62      |
|    |             | ess Space   |         |
| 5. | Resets      |   | 63      |
| ٥. |             | view  |         |
|    |             | ster Descriptions   |         |
|    | 5.2.1       | RSTSR0 : Reset Status Register 0  |         |
|    | 5.2.2       | RSTSR1 : Reset Status Register 1  |         |
|    | 5.2.3       | RSTSR2 : Reset Status Register 2  |         |
|    | 5.3 Oper    | ation   |         |
|    | 5.3.1       | RES Pin Reset   | 70      |
|    | 5.3.2       | Power-On Reset  | 71      |
|    | 5.3.3       | Voltage Monitor Reset   | 71      |
|    | 5.3.4       | Independent Watchdog Timer Reset  | 73      |
|    | 5.3.5       | Watchdog Timer Reset  | 73      |
|    | 5.3.6       | Software Reset  | 73      |
|    | 5.3.7       | Determination of Cold/Warm Start  | 73      |
|    | 5.3.8       | Determination of Reset Generation Source  | 74      |
|    | 5.4 Usag    | e Notes   | 74      |
|    | 5.4.1       | Note on RES pin reset   | 74      |
| 6. | Option-Se   | tting Memory  | 75      |
|    | 6.1 Over    | view  | 75      |
|    | 6.2 Regis   | ster Descriptions   | 75      |
|    | 6.2.1       | OFS0 : Option Function Select Register 0  | 75      |
|    | 6.2.2       | OFS1 : Option Function Select Register 1  | 79      |
|    | 6.2.3       | MPU Registers   | 80      |
|    | 6.2.4       | AWS : Access Window Setting Register  | 81      |
|    | 6.2.5       | OSIS : OCD/Serial Programmer ID Setting Register                                | 82      |
|    | 6.3 Settir  | ng Option-Setting Memory  | 83      |
|    | 6.3.1       | Allocation of Data in Option-Setting Memory                                     | 83      |
|    | 6.3.2       | Setting Data for Programming Option-Setting Memory                              | 83      |
|    | 6.4 Usag    | e Notes   | 84      |
|    | 6.4.1       | Data for Programming Reserved Areas and Reserved Bits in the Option-Setting Mer | nory 84 |
|    | 6.4.2       | Note on FSPR Bit  | 84      |
| 7. | Low Voltage | ge Detection (LVD)  | 85      |
|    | 7.1 Over    | view  | 85      |

|    | 7.2 Regis  | eter Descriptions  | 87  |
|----|------------|--|-----|
|    | 7.2.1      | LVCMPCR : Voltage Monitor Circuit Control Register             | 87  |
|    | 7.2.2      | LVDLVLR : Voltage Detection Level Select Register              | 88  |
|    | 7.2.3      | LVD1CR0 : Voltage Monitor 1 Circuit Control Register 0         | 88  |
|    | 7.2.4      | LVD2CR0 : Voltage Monitor 2 Circuit Control Register 0         | 89  |
|    | 7.2.5      | LVD1CR1 : Voltage Monitor 1 Circuit Control Register           | 90  |
|    | 7.2.6      | LVD1SR : Voltage Monitor 1 Circuit Status Register             | 90  |
|    | 7.2.7      | LVD2CR1 : Voltage Monitor 2 Circuit Control Register 1         | 91  |
|    | 7.2.8      | LVD2SR : Voltage Monitor 2 Circuit Status Register             | 91  |
|    | 7.3 VCC    | Input Voltage Monitor  | 92  |
|    | 7.3.1      | Monitoring V <sub>det0</sub>                                   | 92  |
|    | 7.3.2      | Monitoring V <sub>det1</sub>                                   | 92  |
|    | 7.3.3      | Monitoring V <sub>det2</sub>                                   | 92  |
|    | 7.4 Rese   | t from Voltage Monitor 0                                       | 93  |
|    | 7.5 Interr | upt and Reset from Voltage Monitor 1                           | 93  |
|    | 7.6 Interr | upt and Reset from Voltage Monitor 2                           | 95  |
|    | 7.7 Event  | t Link Controller (ELC) Output                                 | 97  |
|    | 7.7.1      | Interrupt Handling and Event Linking                           | 97  |
| 8. | Clock Gen  | eration Circuit  | 99  |
|    | 8.1 Over   | /iew   | 99  |
|    | 8.2 Regis  | ster Descriptions  | 101 |
|    | 8.2.1      | SCKDIVCR : System Clock Division Control Register              | 101 |
|    | 8.2.2      | SCKSCR : System Clock Source Control Register                  | 102 |
|    | 8.2.3      | MEMWAIT : Memory Wait Cycle Control Register for Code Flash    | 103 |
|    | 8.2.4      | FLDWAITR : Memory Wait Cycle Control Register for Data Flash   | 104 |
|    | 8.2.5      | LOCOCR : Low-Speed On-Chip Oscillator Control Register         | 106 |
|    | 8.2.6      | HOCOCR : High-Speed On-Chip Oscillator Control Register        | 107 |
|    | 8.2.7      | MOCOCR : Middle-Speed On-Chip Oscillator Control Register      | 108 |
|    | 8.2.8      | OSCSF : Oscillation Stabilization Flag Register                | 108 |
|    | 8.2.9      | HOCOWTCR : High-Speed On-Chip Oscillator Wait Control Register | 109 |
|    | 8.2.10     | CKOCR : Clock Out Control Register                             | 110 |
|    | 8.2.11     | LOCOUTCR : LOCO User Trimming Control Register                 | 111 |
|    | 8.2.12     | MOCOUTCR : MOCO User Trimming Control Register                 | 111 |
|    | 8.2.13     | HOCOUTCR : HOCO User Trimming Control Register                 | 112 |
|    | 8.3 Intern | al Clock   | 112 |
|    | 8.3.1      | System Clock (ICLK)  | 113 |
|    | 8.3.2      | Peripheral Module Clock (PCLKB, PCLKD)                         | 114 |
|    | 8.3.3      | CAC Clock (CACCLK)   |     |
|    | 8.3.4      | IWDT-Dedicated Clock (IWDTCLK)                                 | 114 |

|     | 8.3.5       | AGT-Dedicated LOCO Clock (AGTLCLK)                       | 114 |
|-----|-------------|--|-----|
|     | 8.3.6       | SysTick Timer-Dedicated Clock (SYSTICCLK)                | 115 |
|     | 8.3.7       | External Pin Output Clock (CLKOUT)                       | 115 |
|     | 8.4 Usage   | Notes  | 115 |
|     | 8.4.1       | Notes on Clock Generation Circuit                        | 115 |
| 9.  | Clock Freq  | uency Accuracy Measurement Circuit (CAC)                 | 116 |
|     | 9.1 Overv   | iew  | 116 |
|     | 9.2 Regist  | er Descriptions  | 117 |
|     | 9.2.1       | CACR0 : CAC Control Register 0                           | 117 |
|     | 9.2.2       | CACR1 : CAC Control Register 1                           | 118 |
|     | 9.2.3       | CACR2 : CAC Control Register 2                           | 118 |
|     | 9.2.4       | CAICR : CAC Interrupt Control Register                   | 119 |
|     | 9.2.5       | CASTR : CAC Status Register                              | 120 |
|     | 9.2.6       | CAULVR : CAC Upper-Limit Value Setting Register          | 121 |
|     | 9.2.7       | CALLVR : CAC Lower-Limit Value Setting Register          | 121 |
|     | 9.2.8       | CACNTBR : CAC Counter Buffer Register                    | 122 |
|     | 9.3 Opera   | tion   | 122 |
|     | 9.3.1       | Measuring Clock Frequency                                | 122 |
|     | 9.3.2       | Digital Filtering of Signals on CACREF Pin               | 124 |
|     | 9.4 Interru | pt Requests  | 124 |
|     | 9.5 Usage   | Notes  | 124 |
|     | 9.5.1       | Settings for the Module-Stop Function                    | 124 |
| 10. | . Low Power | Modes  | 125 |
|     | 10.1 Overv  | iew  | 125 |
|     | 10.2 Regist | er Descriptions  | 127 |
|     | 10.2.1      | SBYCR : Standby Control Register                         | 127 |
|     | 10.2.2      | MSTPCRA : Module Stop Control Register A                 | 128 |
|     | 10.2.3      | MSTPCRB : Module Stop Control Register B                 | 128 |
|     | 10.2.4      | MSTPCRC : Module Stop Control Register C                 | 129 |
|     | 10.2.5      | MSTPCRD : Module Stop Control Register D                 | 130 |
|     | 10.2.6      | OPCCR : Operating Power Control Register                 | 130 |
|     | 10.2.7      | SOPCCR : Sub Operating Power Control Register            | 131 |
|     | 10.2.8      | SNZCR : Snooze Control Register                          | 132 |
|     | 10.2.9      | SNZEDCR0 : Snooze End Control Register 0                 | 133 |
|     | 10.2.10     | SNZREQCR0 : Snooze Request Control Register 0            | 134 |
|     | 10.2.11     | PSMCR : Power Save Memory Control Register               | 135 |
|     | 10.2.12     | SYOCDCR : System Control OCD Control Register            | 136 |
|     | 10.2.13     | LSMRWDIS : Low Speed Module R/W Disable Control Register | 136 |
|     | 10.2.14     | LPOPT : Lower Power Operation Control Register           | 137 |

| 10.3 Redu      | cing Power Consumption by Switching Clock Signals                     | 138 |
|----------------|---|-----|
| 10.4 Modu      | le-Stop Function  | 138 |
| 10.5 Funct     | ion for Lower Operating Power Consumption                             | 138 |
| 10.5.1         | Setting Operating Power Control Mode                                  | 138 |
| 10.5.2         | Operating Range   | 140 |
| 10.6 Sleep     | Mode  | 142 |
| 10.6.1         | Transitioning to Sleep Mode   | 142 |
| 10.6.2         | Canceling Sleep Mode  | 142 |
| 10.7 Softw     | are Standby Mode  | 143 |
| 10.7.1         | Transition to Software Standby Mode                                   | 143 |
| 10.7.2         | Canceling Software Standby Mode                                       | 143 |
| 10.7.3         | Example of Software Standby Mode Application                          | 144 |
| 10.8 Snoo      | ze Mode   | 145 |
| 10.8.1         | Transition to Snooze Mode   | 145 |
| 10.8.2         | Canceling Snooze Mode   | 146 |
| 10.8.3         | Returning from Snooze Mode to Software Standby Mode                   | 146 |
| 10.8.4         | Snooze Operation Example  |     |
| 10.9 Usag      | e Notes   | 149 |
| 10.9.1         | Register Access   | 149 |
| 10.9.2         | I/O Port pin states   | 150 |
| 10.9.3         | Module-Stop State of DTC  | 150 |
| 10.9.4         | Internal Interrupt Sources  | 150 |
| 10.9.5         | Transitioning to Low Power Modes                                      |     |
| 10.9.6         | Timing of WFI Instruction   | 150 |
| 10.9.7         | Writing to the WDT/IWDT Registers by DTC in Sleep Mode or Snooze Mode | 150 |
| 10.9.8         | Oscillators in Snooze Mode  | 150 |
| 10.9.9         | Conditions of A/D Conversion Start in Snooze Mode                     | 150 |
| 10.9.10        | ELC Events in Snooze Mode   | 151 |
| 10.9.11        | Module-Stop Function for ADC120                                       |     |
| 10.9.12        | Module-Stop Function for an Unused Circuit                            | 151 |
| 11. Register V | /rite Protection  | 152 |
| 11.1 Over      | riew  | 152 |
| 11.2 Regis     | ter Descriptions  | 152 |
| 11.2.1         | PRCR : Protect Register   | 152 |
| -              | controller Unit (ICU)   |     |
|                | riew  |     |
| 12.2 Regis     | ter Descriptions  |     |
| 12.2.1         | IRQCRi : IRQ Control Register i (i = 0 to 7)                          |     |
| 12.2.2         | NMISR : Non-Maskable Interrupt Status Register                        | 155 |

| •      | 12.2.3  | NMIER : Non-Maskable Interrupt Enable Register           | 158 |
|--------|---------|--|-----|
| •      | 12.2.4  | NMICLR : Non-Maskable Interrupt Status Clear Register    | 159 |
|        | 12.2.5  | NMICR : NMI Pin Interrupt Control Register               | 160 |
| •      | 12.2.6  | IELSRn : ICU Event Link Setting Register n (n = 0 to 31) | 161 |
| •      | 12.2.7  | SELSR0 : SYS Event Link Setting Register                 | 162 |
| •      | 12.2.8  | WUPEN : Wake Up Interrupt Enable Register                | 163 |
| ,      | 12.2.9  | IELEN : ICU event Enable Register                        | 164 |
| 12.3   | Vector  | Table  | 164 |
|        | 12.3.1  | Interrupt Vector Table                                   | 164 |
| ,      | 12.3.2  | Event Number   | 166 |
|        | 12.3.3  | ICU and DTC Event Number                                 | 169 |
| 12.4   | Interru | pt Operation   | 173 |
| •      | 12.4.1  | Detecting Interrupts                                     | 173 |
| 12.5   | Interru | pt setting procedure                                     | 174 |
| •      | 12.5.1  | Enabling Interrupt Requests                              | 174 |
| •      | 12.5.2  | Disabling Interrupt Requests                             | 174 |
| •      | 12.5.3  | Polling for interrupts                                   | 174 |
| •      | 12.5.4  | Selecting Interrupt Request Destinations                 | 175 |
| ,      | 12.5.5  | Digital Filter   | 175 |
| ,      | 12.5.6  | External Pin Interrupts                                  | 176 |
| 12.6   | Non-M   | askable Interrupt Operation                              | 176 |
| 12.7   | Return  | from Low Power Modes                                     | 177 |
| •      | 12.7.1  | Return from Sleep Mode                                   | 177 |
| •      | 12.7.2  | Return from Software Standby Mode                        | 177 |
| •      | 12.7.3  | Return from Snooze Mode                                  | 177 |
| 12.8   | Using t | the WFI Instruction with Non-Maskable Interrupts         | 178 |
| 12.9   | Refere  | nce  | 178 |
| 13. Bu | ses     |  | 179 |
| 13.1   | Overvi  | ew   | 179 |
| 13.2   | Descrip | otion of Buses   | 180 |
| ,      | 13.2.1  | Main Buses   | 180 |
| ,      | 13.2.2  | Slave Interface  | 180 |
| ,      | 13.2.3  | Parallel Operations                                      | 180 |
| •      | 13.2.4  | Restriction on Endianness                                | 180 |
| •      | 13.2.5  | Restriction on Exclusive Access                          | 181 |
| 13.3   | Registe | er Descriptions  | 181 |
| ,      | 13.3.1  | BUSMCNTx : Master Bus Control Register x (x = SYS, DMA)  | 181 |
|        | 13.3.2  | BUSnERRADD : Bus Error Address Register n (n = 3, 4)     | 181 |
| ,      | 13.3.3  | BUSnERRSTAT : BUS Error Status Register n (n = 3, 4)     | 182 |
| 13.4   | Bus Er  | ror Monitoring Section                                   | 182 |

|     | 13   | 3.4.1    | Error Type that Occurs by Bus                        | 182 |
|-----|------|----------|--|-----|
|     | 13   | 3.4.2    | Operation when a Bus Error Occurs                    | 183 |
|     | 13   | 3.4.3    | Conditions for issuing illegal Address Access Errors | 183 |
|     | 13.5 | Refere   | nces   | 183 |
| 14. | Mem  | nory Pro | otection Unit (MPU)                                  | 184 |
|     | 14.1 | -        | ew   |     |
|     | 14.2 | CPU S    | Stack Pointer Monitor                                | 184 |
|     | 14   | 4.2.1    | Protecting the Registers                             | 187 |
|     | 14   | 4.2.2    | Overflow and Underflow Errors                        | 187 |
|     | 14   | 4.2.3    | Register Descriptions                                | 187 |
|     | 14.3 | Arm M    | PU   | 191 |
|     | 14.4 | Bus Ma   | aster MPU  | 191 |
|     | 14   | 4.4.1    | Register Descriptions                                | 192 |
|     | 14   | 1.4.2    | Operation  | 196 |
|     | 14.5 | Bus SI   | ave MPU  | 199 |
|     | 14   | 4.5.1    | Register Descriptions                                | 200 |
|     | 14   | 4.5.2    | Functions  | 205 |
|     | 14.6 | Securi   | ty MPU   | 205 |
|     | 14   | 4.6.1    | Register Descriptions (Option-Setting Memory)        | 206 |
|     | 14   | 4.6.2    | Memory Protection                                    | 211 |
|     | 14.7 | Usage    | Notes  | 212 |
|     | 14   | 4.7.1    | Notes on the Use of a Debugger                       | 212 |
|     | 14.8 | Refere   | ences  | 212 |
| 15. | Data | Transf   | er Controller (DTC)                                  | 213 |
|     | 15.1 | Overvi   | ew   | 213 |
|     | 15.2 | Regist   | er Descriptions                                      | 214 |
|     | 15   | 5.2.1    | MRA : DTC Mode Register A                            | 214 |
|     | 15   | 5.2.2    | MRB : DTC Mode Register B                            | 215 |
|     | 15   | 5.2.3    | SAR : DTC Transfer Source Register                   | 216 |
|     | 15   | 5.2.4    | DAR : DTC Transfer Destination Register              | 217 |
|     | 15   | 5.2.5    | CRA : DTC Transfer Count Register A                  | 217 |
|     | 15   | 5.2.6    | CRB : DTC Transfer Count Register B                  | 218 |
|     | 15   | 5.2.7    | DTCCR : DTC Control Register                         | 218 |
|     | 15   | 5.2.8    | DTCVBR : DTC Vector Base Register                    | 218 |
|     | 15   | 5.2.9    | DTCST : DTC Module Start Register                    | 219 |
|     | 15   | 5.2.10   | DTCSTS : DTC Status Register                         | 219 |
|     | 15.3 | Activat  | tion Sources   | 220 |
|     | 15   | 5.3.1    | Allocating Transfer Information and DTC Vector Table | 220 |
|     | 15.4 | Operat   | tion   | 222 |

|     | 15.4.1  | Transfer Information Read Skip Function   | 224                             |
|-----|---|---|---------------------------------|
|     | 15.4.2  | Transfer Information Write-Back Skip Function   | 224                             |
|     | 15.4.3  | Normal Transfer Mode  | 225                             |
|     | 15.4.4  | Repeat Transfer Mode  | 226                             |
|     | 15.4.5  | Block Transfer Mode   | 227                             |
|     | 15.4.6  | Chain Transfer  | 228                             |
|     | 15.4.7  | Operation Timing  | 229                             |
|     | 15.4.8  | Execution Cycles of DTC   | 231                             |
|     | 15.4.9  | DTC Bus Mastership Release Timing   | 232                             |
|     | 15.5 DTC S  | etting Procedure  | 232                             |
|     | 15.6 Examp  | oles of DTC Usage   | 233                             |
|     | 15.6.1  | Normal Transfer   | 233                             |
|     | 15.6.2  | Chain transfer  | 233                             |
|     | 15.6.3  | Chain Transfer when Counter = 0   | 235                             |
|     | 15.7 Interru  | pt  | 236                             |
|     | 15.7.1  | Interrupt Sources   | 236                             |
|     | 15.8 Event  | Link  | 237                             |
|     | 15.9 Low Po   | ower Consumption Function   | 237                             |
|     | 15.10 Usage   | Notes   | 237                             |
|     | 15.10.1   | Transfer Information Start Address  | 237                             |
| 16. | Event Link  | Controller (ELC)  | 238                             |
|     | 16.1 Overvi   | ew  | 238                             |
|     | 16.2 Regist   | er Descriptions   | 239                             |
|     | 16.2.1  | ELCR : Event Link Controller Register   | 239                             |
|     | 16.2.2  | ELSEGRn : Event Link Software Event Generation Register n (n = 0, 1)  | 239                             |
|     | 16.2.3  | ELSRn : Event Link Setting Register n (n = 0 to 3, 8, 9, 14, 15)  | 240                             |
|     | 16.3 Onerat   | ,   | = . •                           |
|     | 10.5 Opera  | tion  |                                 |
|     | 16.3.1  | tionRelation between Interrupt Handling and Event Linking   | 243                             |
|     | •   |   | 243<br>243                      |
|     | 16.3.1  | Relation between Interrupt Handling and Event Linking   | 243<br>243<br>243               |
|     | 16.3.1<br>16.3.2<br>16.3.3  | Relation between Interrupt Handling and Event Linking<br>Linking Events   | 243<br>243<br>243               |
|     | 16.3.1<br>16.3.2<br>16.3.3  | Relation between Interrupt Handling and Event Linking  Linking Events  Example of Procedure for Linking Events  | 243<br>243<br>243<br>243        |
|     | 16.3.1<br>16.3.2<br>16.3.3<br>16.4 Usage  | Relation between Interrupt Handling and Event Linking  Linking Events  Example of Procedure for Linking Events  Notes   | 243<br>243<br>243<br>243<br>243 |
|     | 16.3.1<br>16.3.2<br>16.3.3<br>16.4 Usage<br>16.4.1  | Relation between Interrupt Handling and Event Linking  Linking Events  Example of Procedure for Linking Events  Notes  Linking DTC Transfer End Signals as Events   | 243<br>243<br>243<br>243<br>243 |
|     | 16.3.1<br>16.3.2<br>16.3.3<br>16.4 Usage<br>16.4.1<br>16.4.2                                  | Relation between Interrupt Handling and Event Linking  Linking Events  Example of Procedure for Linking Events  Notes  Linking DTC Transfer End Signals as Events  Setting Clocks   |                                 |
| 17. | 16.3.1<br>16.3.2<br>16.3.3<br>16.4 Usage<br>16.4.1<br>16.4.2<br>16.4.3<br>16.4.4              | Relation between Interrupt Handling and Event Linking Linking Events  Example of Procedure for Linking Events  Notes  Linking DTC Transfer End Signals as Events  Setting Clocks  Module-Stop Function Setting                  |                                 |
| 17. | 16.3.1<br>16.3.2<br>16.3.3<br>16.4 Usage<br>16.4.1<br>16.4.2<br>16.4.3<br>16.4.4<br>I/O Ports | Relation between Interrupt Handling and Event Linking  Linking Events  Example of Procedure for Linking Events  Notes  Linking DTC Transfer End Signals as Events  Setting Clocks  Module-Stop Function Setting  ELC Delay Time |                                 |
| 17. | 16.3.1<br>16.3.2<br>16.3.3<br>16.4 Usage<br>16.4.1<br>16.4.2<br>16.4.3<br>16.4.4<br>I/O Ports | Relation between Interrupt Handling and Event Linking Linking Events  Example of Procedure for Linking Events  Notes  Linking DTC Transfer End Signals as Events  Setting Clocks  Module-Stop Function Setting  ELC Delay Time  |                                 |
| 17. | 16.3.1<br>16.3.2<br>16.3.3<br>16.4 Usage<br>16.4.1<br>16.4.2<br>16.4.3<br>16.4.4<br>I/O Ports | Relation between Interrupt Handling and Event Linking Linking Events  Example of Procedure for Linking Events  Notes  Linking DTC Transfer End Signals as Events  Setting Clocks  Module-Stop Function Setting  ELC Delay Time  |                                 |

|     | 17   | 7.2.2    | PCNTR2/EIDR/PIDR : Port Control Register 2   | 247 |
|-----|------|----------|--|-----|
|     | 17   | 7.2.3    | PCNTR3/PORR/POSR : Port Control Register 3   | 248 |
|     | 17   | 7.2.4    | PCNTR4/EORR/EOSR : Port Control Register 4   | 249 |
|     | 17   | 7.2.5    | PmnPFS/PmnPFS_HA/PmnPFS_BY : Port mn Pin Function Select Register (m n = 00 to 15) |     |
|     | 17   | 7.2.6    | PWPR : Write-Protect Register  | 252 |
|     | 17   | 7.2.7    | PRWCNTR : Port Read Wait Control Register  | 252 |
|     | 17.3 | Operat   | ion  | 253 |
|     | 17   | 7.3.1    | General I/O Ports  | 253 |
|     | 17   | 7.3.2    | Port Function Select   | 253 |
|     | 17   | 7.3.3    | Port Group Function for ELC  | 253 |
|     | 17   | 7.3.4    | Wait Function for Port Read  | 255 |
|     | 17.4 | Handlir  | ng of Unused Pins  | 255 |
|     | 17.5 | Usage    | Notes  | 256 |
|     | 17   | 7.5.1    | Procedure for Specifying the Pin Functions   | 256 |
|     | 17   | 7.5.2    | Procedure for Using Port Group Input   | 256 |
|     | 17   | 7.5.3    | Port Output Data Register (PODR) Summary   | 256 |
|     | 17   | 7.5.4    | Notes on Using Analog Functions  | 256 |
|     | 17.6 | Periphe  | eral Select Settings for Each Product  | 257 |
| 18. | Key  | Interrup | ot Function (KINT)   | 260 |
|     | 18.1 | Overvi   | ew   | 260 |
|     | 18.2 | Registe  | er Descriptions  | 260 |
|     | 18   | 3.2.1    | KRCTL : Key Return Control Register  | 260 |
|     | 18   | 3.2.2    | KRF : Key Return Flag Register   | 261 |
|     | 18   | 3.2.3    | KRM : Key Return Mode Register   | 261 |
|     | 18.3 | Operat   | ion  | 261 |
|     | 18   | 3.3.1    | Operation When Not Using the Key Interrupt Flags (KRCTL.KRMD = 0)                  | 261 |
|     | 18   | 3.3.2    | Operation When Using the Key Interrupt Flags (KRCTL.KRMD = 1)                      | 262 |
|     | 18.4 | Usage    | Notes  | 264 |
| 19. | Port | Output   | Enable for GPT (POEG)  | 265 |
|     | 19.1 | -        | 9W   |     |
|     | 19.2 | Registe  | er Descriptions  | 266 |
|     | 19   | 9.2.1    | POEGGn : POEG Group n Setting Register (n = A, B)                                  | 266 |
|     | 19.3 | Output   | -Disable Control Operation   | 267 |
|     | 19   | 9.3.1    | Pin Input Level Detection Operation  | 268 |
|     | 19   | 9.3.2    | Output-Disable Requests from the GPT   | 268 |
|     | 19   | 9.3.3    | Output-Disable Control Using Registers   | 268 |
|     | 19   | 9.3.4    | Release from Output-Disable  | 268 |
|     | 19.4 | Interru  | ot Sources   | 269 |
|     | 19.5 | Externa  | al Trigger Output to the GPT   | 269 |

|     | 19.6 Usage | Notes   | 270 |
|-----|------------|---|-----|
|     | 19.6.1     | Transition to Software Standby Mode                                   | 270 |
|     | 19.6.2     | Specifying Pins Associated with the GPT                               | 270 |
| 20. | General PV | VM Timer (GPT)  | 271 |
|     |            | iew   |     |
|     |            | ter Descriptions  |     |
|     | 20.2.1     | GTWP : General PWM Timer Write-Protection Register                    |     |
|     | 20.2.2     | GTSTR : General PWM Timer Software Start Register                     |     |
|     | 20.2.3     | GTSTP : General PWM Timer Software Stop Register                      |     |
|     | 20.2.4     | GTCLR : General PWM Timer Software Clear Register                     | 276 |
|     | 20.2.5     | GTSSR : General PWM Timer Start Source Select Register                | 276 |
|     | 20.2.6     | GTPSR : General PWM Timer Stop Source Select Register                 | 279 |
|     | 20.2.7     | GTCSR : General PWM Timer Clear Source Select Register                | 281 |
|     | 20.2.8     | GTUPSR : General PWM Timer Up Count Source Select Register            | 284 |
|     | 20.2.9     | GTDNSR : General PWM Timer Down Count Source Select Register          | 286 |
|     | 20.2.10    | GTICASR : General PWM Timer Input Capture Source Select Register A    | 289 |
|     | 20.2.11    | GTICBSR : General PWM Timer Input Capture Source Select Register B    | 292 |
|     | 20.2.12    | GTCR : General PWM Timer Control Register                             | 294 |
|     | 20.2.13    | GTUDDTYC: General PWM Timer Count Direction and Duty Setting Register | 296 |
|     | 20.2.14    | GTIOR : General PWM Timer I/O Control Register                        | 298 |
|     | 20.2.15    | GTINTAD : General PWM Timer Interrupt Output Setting Register         | 302 |
|     | 20.2.16    | GTST : General PWM Timer Status Register                              | 303 |
|     | 20.2.17    | GTBER : General PWM Timer Buffer Enable Register                      | 307 |
|     | 20.2.18    | GTCNT : General PWM Timer Counter                                     | 308 |
|     | 20.2.19    | GTCCRk : General PWM Timer Compare Capture Register k (k = A to F)    |     |
|     | 20.2.20    | GTPR : General PWM Timer Cycle Setting Register                       | 309 |
|     | 20.2.21    | GTPBR : General PWM Timer Cycle Setting Buffer Register               |     |
|     | 20.2.22    | GTDTCR : General PWM Timer Dead Time Control Register                 |     |
|     | 20.2.23    | GTDVU : General PWM Timer Dead Time Value Register U                  |     |
|     | 20.2.24    | OPSCR : Output Phase Switching Control Register                       |     |
|     | •          | tion  |     |
|     | 20.3.1     | Basic Operation   |     |
|     | 20.3.2     | Buffer Operation  |     |
|     | 20.3.3     | PWM Output Operating Mode   |     |
|     | 20.3.4     | Automatic Dead Time Setting Function                                  |     |
|     | 20.3.5     | Count Direction Changing Function                                     |     |
|     | 20.3.6     | Function of Output Duty 0% and 100%                                   |     |
|     | 20.3.7     | Hardware Count Start/Count Stop and Clear Operation                   |     |
|     | 20.3.8     | Synchronized Operation  |     |
|     | 20.3.9     | PWM Output Operation Examples   | 352 |

| 20.3.10        | Phase Counting Function  | 357   |
|----------------|--|---|
| 20.3.11        | Output Phase Switching (GPT_OPS)   | 367   |
| 20.4 Interru   | pt Sources   | 374   |
| 20.4.1         | Interrupt Sources  | 374   |
| 20.4.2         | DTC Activation   | 375   |
| 20.5 Operat    | tions Linked by ELC  | 376   |
| 20.5.1         | Event Signal Output to ELC   | 376   |
| 20.5.2         | Event Signal Inputs from ELC   | 376   |
| 20.6 Noise     | Filter Function  | 376   |
| 20.7 Protec    | tion Function  | 377   |
| 20.7.1         | Write-Protection for Registers   | 377   |
| 20.7.2         | Disabling of Buffer Operation  | 377   |
| 20.7.3         | GTIOCnm Pin Output Negate Control (n = 4 to 9, m = A, B)   | 378   |
| 20.8 Initializ | ation Method of Output Pins  | 379   |
| 20.8.1         | Pin Settings after Reset   | 379   |
| 20.8.2         | Pin Initialization Due to Error during Operation   | 379   |
| 20.9 Usage     | Notes  | 379   |
| 20.9.1         | Module-Stop Function Setting   | 379   |
| 20.9.2         | GTCCRn Settings during Compare Match Operation (n = A to F)  | 380   |
| 20.9.3         | Setting Range for GTCNT Counter  | 380   |
| 20.9.4         | Starting and Stopping the GTCNT Counter  | 380   |
| 20.9.5         | Priority Order of Each Event   | 381   |
| . Low Power    | Asynchronous General Purpose Timer (AGTW)  | 382   |
| 21.1 Overvi    | ew   | 382   |
| 21.2 Regist    | er Descriptions  | 383   |
| 21.2.1         | AGT : AGT Counter Register   | 383   |
| 21.2.2         | AGTCMA : AGT Compare Match A Register  | 384   |
| 21.2.3         | AGTCMB : AGT Compare Match B Register  | 384   |
| 21.2.4         | AGTCR : AGT Control Register   | 385   |
| 21.2.5         | AGTMR1 : AGT Mode Register 1   | 386   |
| 21.2.6         | AGTMR2 : AGT Mode Register 2   | 387   |
| 21.2.7         | AGTIOC : AGT I/O Control Register  | 388   |
| 21.2.8         | AGTISR : AGT Event Pin Select Register   | 390   |
| 21.2.9         | AGTCMSR : AGT Compare Match Function Select Register   | 390   |
| 21.2.10        | AGTIOSEL : AGT Pin Select Register   | 391   |
| 21.3 Operat    | tion   | 391   |
| 21.3.1         | Reload Register and Counter Rewrite Operation  | 391   |
| 21.3.2         | Reload Register and AGT Compare Match A/B Register Rewrite Operation   | 393   |
|                |  | 004   |
| 21.3.3         | Timer Mode   | 394   |
|                | 20.3.11 20.4 Interru 20.4.1 20.4.2 20.5 Operat 20.5.1 20.5.2 20.6 Noise 20.7 Protec 20.7.1 20.7.2 20.7.3 20.8 Initializ 20.8.1 20.8.2 20.9 Usage 20.9.1 20.9.2 20.9.3 20.9.4 20.9.5  Low Power 21.1 Overvi 21.2 Regist 21.2.1 21.2.2 21.2.3 21.2.4 21.2.5 21.2.6 21.2.7 21.2.8 21.2.9 21.2.10 21.3 Operat 21.3.1 | 20.3.11         Output Phase Switching (GPT_OPS)           20.4         Interrupt Sources           20.4.1         Interrupt Sources           20.4.2         DTC Activation           20.5.1         Event Signal Inputs from ELC           20.5.2         Event Signal Inputs from ELC           20.6         Noise Filter Function           20.7         Protection Function           20.7.2         Disabling of Buffer Operation           20.7.3         GTIOCnm Pin Output Negate Control (n = 4 to 9, m = A, B)           20.8.1         Pin Settings after Reset           20.8.2         Pin Initialization Method of Output Pins           20.9.1         Module-Stop Function Setting           20.9.2         GTCCRn Settings during Compare Match Operation (n = A to F)           20.9.3         Setting Range for GTCNT Counter           20.9.4         Starting and Stopping the GTCNT Counter           20.9.5         Priority Order of Each Event           Low Power Asynchronous General Purpose Timer (AGTW)           21.1         Overview           21.2.1         AGT : AGT Counter Register           21.2.2         AGTCMR : AGT Compare Match A Register           21.2.3         AGTCMB : AGT Compare Match B Register           21.2.4         AGTMR : AGT Compare |

|     | 21.3.5       | Event Counter Mode   | 396 |
|-----|--------------|--|-----|
|     | 21.3.6       | Pulse Width Measurement Mode   | 397 |
|     | 21.3.7       | Pulse Period Measurement Mode  | 398 |
|     | 21.3.8       | Compare Match function   | 399 |
|     | 21.3.9       | Output Settings for Each Mode  | 400 |
|     | 21.3.10      | Standby Mode   | 402 |
|     | 21.3.11      | Interrupt Sources  | 402 |
|     | 21.3.12      | Event Signal Output to ELC   | 403 |
|     | 21.4 Usage   | Notes  | 403 |
|     | 21.4.1       | Count Operation Start and Stop Control   | 403 |
|     | 21.4.2       | Access to Counter Register   | 403 |
|     | 21.4.3       | When Changing Mode   | 403 |
|     | 21.4.4       | Output pin setting   | 404 |
|     | 21.4.5       | Digital Filter   | 404 |
|     | 21.4.6       | How to Calculate Event Number, Pulse Width, and Pulse Period                   | 404 |
|     | 21.4.7       | When Count is Forcibly Stopped by TSTOP Bit                                    | 404 |
|     | 21.4.8       | When Selecting AGTW0 Underflow as the Count Source                             | 404 |
|     | 21.4.9       | Module-stop function   | 404 |
| 22. | Watchdog T   | Timer (WDT)  | 405 |
|     | 22.1 Overvi  | ew   | 405 |
|     | 22.2 Registe | er Descriptions  | 406 |
|     | 22.2.1       | WDTRR : WDT Refresh Register   | 406 |
|     | 22.2.2       | WDTCR : WDT Control Register   | 407 |
|     | 22.2.3       | WDTSR : WDT Status Register  | 409 |
|     | 22.2.4       | WDTRCR : WDT Reset Control Register  | 410 |
|     | 22.2.5       | WDTCSTPR : WDT Count Stop Control Register                                     | 411 |
|     | 22.2.6       | Option Function Select Register 0 (OFS0)                                       | 411 |
|     | 22.3 Operat  | tion   | 411 |
|     | 22.3.1       | Count Operation in each Start Mode   | 411 |
|     | 22.3.2       | Controlling Writes to the WDTCR, WDTRCR, and WDTCSTPR Registers                | 415 |
|     | 22.3.3       | Refresh Operation  | 415 |
|     | 22.3.4       | Status Flags   | 416 |
|     | 22.3.5       | Reset Output   | 416 |
|     | 22.3.6       | Interrupt Sources  | 416 |
|     | 22.3.7       | Reading the Down-Counter Value   | 417 |
|     | 22.3.8       | Association between Option Function Select Register 0 (OFS0) and WDT Registers | 417 |
|     | 22.4 Output  | to the Event Link Controller (ELC)   | 418 |
|     | 22.5 Usage   | Notes  | 418 |
|     | 22.5.1       | ICU Event Link Setting Register n (IELSRn) Setting                             | 418 |

| 23. | Inde  | pendent | : Watchdog Timer (IWDT)  | 419   |
|-----|-------|---------|--|-------|
|     | 23.1  | Overvie | eW   | 419   |
|     | 23.2  | Registe | r Descriptions   | 420   |
|     | 23    | 3.2.1   | IWDTRR : IWDT Refresh Register   | 420   |
|     | 23    | 3.2.2   | IWDTSR : IWDT Status Register  | 421   |
|     | 23    | 3.2.3   | OFS0 : Option Function Select Register 0   | 422   |
|     | 23.3  | Operati | on   | 424   |
|     | 23    | 3.3.1   | Auto Start Mode  | 424   |
|     | 23    | 3.3.2   | Refresh Operation  | 425   |
|     | 23    | 3.3.3   | Status Flags   | 426   |
|     | 23    | 3.3.4   | Reset Output   | 427   |
|     | 23    | 3.3.5   | Interrupt Sources  | 427   |
|     | 23    | 3.3.6   | Reading the Down-Counter Value   | 427   |
|     | 23.4  | Output  | to the Event Link Controller (ELC)   | 428   |
|     | 23.5  | Usage I | Notes  | 428   |
|     | 23    | 3.5.1   | Refresh Operations   | 428   |
|     | 23    | 3.5.2   | Clock Division Ratio Setting   | 428   |
|     | 23    | 3.5.3   | Constraints on the ICU Event Link Setting Register n (IELSRn) Setting            | . 428 |
| 24. | Seria | al Comm | nunications Interface (SCI)  | 429   |
|     | 24.1  | Overvie | eW   | 429   |
|     | 24.2  | Registe | r Descriptions   | 431   |
|     | 24    | 1.2.1   | RSR : Receive Shift Register   | 431   |
|     | 24    | 1.2.2   | RDR : Receive Data Register  | 432   |
|     | 24    | 1.2.3   | RDRHL : Receive Data Register  | 432   |
|     | 24    | 1.2.4   | TDR : Transmit Data Register   | 432   |
|     | 24    | 1.2.5   | TDRHL : Transmit Data Register   | 433   |
|     | 24    | 1.2.6   | TSR : Transmit Shift Register  | 433   |
|     | 24    | 1.2.7   | SMR : Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)     | 433   |
|     | 24    | 1.2.8   | SMR_SMCI : Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)    | 435   |
|     | 24    | 1.2.9   | SCR : Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)  | 436   |
|     | 24    | 1.2.10  | SCR_SMCI : Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1) | 438   |
|     | 24    | 1.2.11  | SSR : Serial Status Register for Non-Smart Card Interface (SCMR.SMIF = 0)        | . 439 |
|     | 24    | 1.2.12  | SSR_SMCI : Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1)  | 442   |
|     | 24    | 1.2.13  | SCMR : Smart Card Mode Register  | 444   |
|     | 24    | 1.2.14  | BRR : Bit Rate Register  | 445   |
|     | 24    | 1.2.15  | MDDR : Modulation Duty Register  | 451   |
|     | 24    | 1.2.16  | SEMR : Serial Extended Mode Register   | 453   |
|     | 24    | 1.2.17  | SNFR : Noise Filter Setting Register   | . 455 |
|     |       | 1.2.18  | SIMR1 : IIC Mode Register 1  | 456   |
|     | 24    | 1.2.19  | SIMR2 : IIC Mode Register 2  | 456   |

|     | 24.2.20   | SIMR3 : IIC Mode Register 3   | 457 |
|-----|-----------|---|-----|
|     | 24.2.21   | SISR : IIC Status Register  | 459 |
|     | 24.2.22   | SPMR : SPI Mode Register  | 459 |
|     | 24.2.23   | CDR : Compare Match Data Register   | 461 |
|     | 24.2.24   | DCCR : Data Compare Match Control Register                                    | 461 |
|     | 24.2.25   | SPTR : Serial Port Register   | 463 |
| 24. | 3 Operat  | ion in Asynchronous Mode  | 463 |
|     | 24.3.1    | Serial Data Transfer Format   | 464 |
|     | 24.3.2    | Receive Data Sampling Timing and Reception Margin in Asynchronous Mode        | 465 |
|     | 24.3.3    | Clock   | 466 |
|     | 24.3.4    | Double-Speed Operation and Frequency of 6 Times the Bit Rate                  | 466 |
|     | 24.3.5    | CTS and RTS Functions   | 467 |
|     | 24.3.6    | Address Match (Receive Data Match Detection) Function                         | 467 |
|     | 24.3.7    | SCI Initialization in Asynchronous Mode                                       | 469 |
|     | 24.3.8    | Serial Data Transmission in Asynchronous Mode                                 | 469 |
|     | 24.3.9    | Serial Data Reception in Asynchronous Mode                                    | 472 |
| 24. | 4 Multi-P | rocessor Communication Function   | 479 |
|     | 24.4.1    | Multi-Processor Serial Data Transmission                                      | 481 |
|     | 24.4.2    | Multi-Processor Serial Data Reception   | 481 |
| 24. | 5 Operat  | ion in Clock Synchronous Mode   | 484 |
|     | 24.5.1    | Clock   | 485 |
|     | 24.5.2    | CTS and RTS Functions   | 485 |
|     | 24.5.3    | SCI Initialization in Clock Synchronous Mode                                  | 486 |
|     | 24.5.4    | Serial Data Transmission in Clock Synchronous Mode                            | 486 |
|     | 24.5.5    | Serial Data Reception in Clock Synchronous Mode                               | 489 |
|     | 24.5.6    | Simultaneous Serial Data Transmission and Reception in Clock Synchronous Mode | 491 |
| 24. | 6 Operat  | ion in Smart Card Interface Mode  | 492 |
|     | 24.6.1    | Example Connection  | 493 |
|     | 24.6.2    | Data Format (Except in Block Transfer Mode)                                   | 493 |
|     | 24.6.3    | Block Transfer Mode   | 495 |
|     | 24.6.4    | Receive Data Sampling Timing and Reception Margin                             | 495 |
|     | 24.6.5    | SCI Initialization (Smart Card Interface Mode)                                | 496 |
|     | 24.6.6    | Serial Data Transmission (Except in Block Transfer Mode)                      | 497 |
|     | 24.6.7    | Serial Data Reception (Except in Block Transfer Mode)                         | 499 |
|     | 24.6.8    | Clock Output Control  | 501 |
| 24. | 7 Operat  | ion in Simple IIC Mode  | 502 |
|     | 24.7.1    | Generation of Start, Restart, and Stop Conditions                             | 503 |
|     | 24.7.2    | Clock Synchronization   | 504 |
|     | 24.7.3    | SDAn Output Delay   | 505 |
|     | 24.7.4    | SCI Initialization in Simple IIC Mode   | 505 |
|     |           |   |     |

|    | 24.7.5         | Operation in Master Transmission in Simple IIC Mode  | 506 |
|----|----------------|--|-----|
|    | 24.7.6         | Master Reception in Simple IIC Mode  | 509 |
|    | 24.8 Operat    | ion in Simple SPI Mode   | 511 |
|    | 24.8.1         | States of Pins in Master and Slave Modes   | 511 |
|    | 24.8.2         | SS Function in Master Mode   | 512 |
|    | 24.8.3         | SS Function in Slave Mode  | 512 |
|    | 24.8.4         | Relationship between Clock and Transmit/Receive Data   | 512 |
|    | 24.8.5         | SCI Initialization in Simple SPI Mode  | 513 |
|    | 24.8.6         | Transmission and Reception of Serial Data in Simple SPI Mode                                 | 513 |
|    | 24.9 Bit Rat   | e Modulation Function  | 513 |
|    | 24.10 Interrup | ot Sources   |     |
|    | 24.10.1        | Buffer Operation for SCIn_TXI and SCIn_RXI Interrupts  | 514 |
|    | 24.10.2        | Interrupts in Asynchronous, Clock Synchronous, and Simple SPI Modes                          | 514 |
|    | 24.10.3        | Interrupts in Smart Card Interface Mode  | 515 |
|    | 24.10.4        | Interrupts in Simple IIC Mode  | 516 |
|    | 24.11 Event l  | _inking  | 516 |
|    | 24.12 Noise (  | Cancellation Function  | 517 |
|    | 24.13 Usage    | Notes  | 518 |
|    | 24.13.1        | Settings for the Module-Stop Function  | 518 |
|    | 24.13.2        | SCI Operation during Low Power State   | 518 |
|    | 24.13.3        | Break Detection and Processing   | 523 |
|    | 24.13.4        | Mark State and Production of Breaks  | 524 |
|    | 24.13.5        | Receive Error Flags and Transmit Operation in Clock Synchronous Mode and Simple SPI Mode     | 524 |
|    | 24.13.6        | Restrictions on Clock Synchronous Transmission in Clock Synchronous Mode and Simple SPI Mode | 524 |
|    | 24.13.7        | Restrictions on Using DTC  | 525 |
|    | 24.13.8        | Notes on Starting Transfer   | 526 |
|    | 24.13.9        | External Clock Input in Clock Synchronous Mode and Simple SPI Mode                           | 526 |
|    | 24.13.10       | Limitations on Simple SPI Mode   | 526 |
|    | 24.13.11       | Notes on Transmit Enable Bit (SCR.TE)  | 527 |
|    | 24.13.12       | Note on Stopping Reception When Using the RTS Function in Asynchronous Mode                  | 527 |
| 25 | . I3C Bus Inte | erface (I3C)   | 528 |
|    |                | ew   |     |
|    | 25.1.1         | Functional Overview  | 528 |
|    | 25.1.2         | Block Diagram [I <sup>2</sup> C/I3C common]  | 529 |
|    | 25.2 Registe   | ers  |     |
|    | 25.2.1         | List of Registers  |     |
|    | 25.2.2         | PRTS : Protocol Selection Register   |     |
|    | 25.2.3         | BCTL : Bus Control Register  |     |

| 25.2.4  | MSDVAD : Master Device Address Register                              | 534 |
|---------|--|-----|
| 25.2.5  | RSTCTL : Reset Control Register                                      | 535 |
| 25.2.6  | PRSST : Present State Register                                       | 537 |
| 25.2.7  | INST : Internal Status Register                                      | 539 |
| 25.2.8  | INSTE : Internal Status Enable Register                              | 540 |
| 25.2.9  | INIE : Internal Interrupt Enable Register                            | 540 |
| 25.2.10 | INSTFC : Internal Status Force Register                              | 541 |
| 25.2.11 | DVCT : Device Characteristic Table Register                          | 541 |
| 25.2.12 | IBINCTL : IBI Notify Control Register                                | 542 |
| 25.2.13 | BFCTL : Bus Function Control Register                                | 543 |
| 25.2.14 | SVCTL : Slave Control Register                                       | 545 |
| 25.2.15 | REFCKCTL : Reference Clock Control Register                          | 546 |
| 25.2.16 | STDBR : Standard Bit Rate Register                                   | 547 |
| 25.2.17 | EXTBR : Extended Bit Rate Register                                   | 549 |
| 25.2.18 | BFRECDT : Bus Free Condition Detection Time Register                 | 550 |
| 25.2.19 | BAVLCDT : Bus Available Condition Detection Time Register            | 550 |
| 25.2.20 | BIDLCDT : Bus Idle Condition Detection Time Register                 | 551 |
| 25.2.21 | OUTCTL : Output Control Register                                     | 551 |
| 25.2.22 | INCTL : Input Control Register                                       | 553 |
| 25.2.23 | TMOCTL : Timeout Control Register                                    | 554 |
| 25.2.24 | ACKCTL : Acknowledge Control Register                                | 555 |
| 25.2.25 | SCSTRCTL : SCL Stretch Control Register                              | 556 |
| 25.2.26 | SCSTLCTL : SCL Stalling Control Register                             | 557 |
| 25.2.27 | SVTDLG0 : Slave Transfer Data Length Register 0                      | 558 |
| 25.2.28 | CNDCTL : Condition Control Register                                  | 558 |
| 25.2.29 | NCMDQP : Normal Command Queue Port Register                          | 560 |
| 25.2.30 | NRSPQP : Normal Response Queue Port Register                         | 560 |
| 25.2.31 | NTDTBP0/NTDTBP0_BY : Normal Transfer Data Buffer Port Register 0     | 561 |
| 25.2.32 | NIBIQP : Normal IBI Queue Port Register                              | 562 |
| 25.2.33 | NRSQP : Normal Receive Status Queue Port Register                    | 562 |
| 25.2.34 | NQTHCTL : Normal Queue Threshold Control Register                    | 562 |
| 25.2.35 | NTBTHCTL0 : Normal Transfer Data Buffer Threshold Control Register 0 | 564 |
| 25.2.36 | NRQTHCTL : Normal Receive Status Queue Threshold Control Register    | 565 |
| 25.2.37 | BST : Bus Status Register  | 566 |
| 25.2.38 | BSTE : Bus Status Enable Register                                    | 568 |
| 25.2.39 | BIE : Bus Interrupt Enable Register                                  | 570 |
| 25.2.40 | BSTFC : Bus Status Force Register                                    | 571 |
| 25.2.41 | NTST : Normal Transfer Status Register                               | 572 |
| 25.2.42 | NTSTE : Normal Transfer Status Enable Register                       | 576 |
| 25.2.43 | NTIE : Normal Transfer Interrupt Enable Register                     | 578 |

|    | 25.2.44        | NTSTFC : Normal Transfer Status Force Register                           | 579 |
|----|----------------|--|-----|
|    | 25.2.45        | BCST : Bus Condition Status Register                                     | 581 |
|    | 25.2.46        | SVST : Slave Status Register   | 582 |
|    | 25.2.47        | DATBASm : Device Address Table Basic Register m (m = 0 to 3)             | 585 |
|    | 25.2.48        | EXDATBAS : Extended Device Address Table Basic Register                  | 586 |
|    | 25.2.49        | SDATBASn : Slave Device Address Table Basic Register n (n = 0)           | 586 |
|    | 25.2.50        | MSDCTm : Master Device Characteristic Table Register m (m = 0 to 3)      | 588 |
|    | 25.2.51        | SVDCT : Slave Device Characteristic Table Register                       | 589 |
|    | 25.2.52        | SDCTPIDL : Slave Device Characteristic Table Provisional ID Low Register | 590 |
|    | 25.2.53        | SDCTPIDH: Slave Device Characteristic Table Provisional ID High Register | 591 |
|    | 25.2.54        | SVDVAD0 : Slave Device Address Register 0                                | 591 |
|    | 25.2.55        | CSECMD : CCC Slave Events Command Register                               | 593 |
|    | 25.2.56        | CEACTST : CCC Enter Activity State Register                              | 594 |
|    | 25.2.57        | CMWLG : CCC Max Write Length Register                                    | 595 |
|    | 25.2.58        | CMRLG : CCC Max Read Length Register                                     | 595 |
|    | 25.2.59        | CETSTMD : CCC Enter Test Mode Register                                   | 596 |
|    | 25.2.60        | CGDVST : CCC Get Device Status Register                                  | 597 |
|    | 25.2.61        | CMDSPW : CCC Max Data Speed W (Write) Register                           | 598 |
|    | 25.2.62        | CMDSPR : CCC Max Data Speed R (Read) Register                            | 598 |
|    | 25.2.63        | CMDSPT : CCC Max Data Speed T (Turnaround) Register                      | 599 |
|    | 25.2.64        | CETSM : CCC Exchange Timing Support Information M (Mode) Register        | 599 |
|    | 25.2.65        | BITCNT : Bit Count Register  | 600 |
|    | 25.2.66        | NQSTLV : Normal Queue Status Level Register                              | 601 |
|    | 25.2.67        | NDBSTLV0 : Normal Data Buffer Status Level Register 0                    | 602 |
|    | 25.2.68        | NRSQSTLV : Normal Receive Status Queue Status Level Register             | 602 |
|    | 25.2.69        | PRSTDBG : Present State Debug Register                                   | 602 |
|    | 25.2.70        | MSERRCNT : Master Error Counters Register                                | 603 |
|    | 25.3 Opera     | tion   | 603 |
|    | 25.3.1         | Data Structures  | 603 |
|    | 25.3.2         | Details of Function  | 620 |
|    | 25.3.3         | Operation  | 693 |
|    | 25.4 Interru   | pt Sources   |     |
|    | 25.4.1         | Overview   | 711 |
|    | 25.4.2         | Buffer Operation for Buffer Full/Empty Interrupts                        | 712 |
|    | 25.5 Event     | Link Output  | 712 |
|    | 25.5.1         | Interrupt Handling and Event Linking                                     | 712 |
|    | 25.6 Reset     | Descriptions   | 713 |
|    | 25.7 Usage     | Notes  |     |
|    | 25.7.1         | Settings for the Operating Clock   | 720 |
| 26 | . Serial Perip | oheral Interface (SPI)   | 721 |

| 26.1 | Overvie   | W   | 721 |
|------|-----------|---|-----|
| 26.2 | Registe   | r Descriptions  | 723 |
| 20   | 6.2.1     | SPCR : SPI Control Register                                 | 723 |
| 20   | 6.2.2     | SSLP : SPI Slave Select Polarity Register                   | 724 |
| 20   | 6.2.3     | SPPCR : SPI Pin Control Register                            | 725 |
| 20   | 6.2.4     | SPSR : SPI Status Register                                  | 726 |
| 20   | 6.2.5     | SPDR/SPDR_HA/SPDR_BY : SPI Data Register                    | 728 |
| 20   | 6.2.6     | SPBR : SPI Bit Rate Register                                | 730 |
| 20   | 6.2.7     | SPDCR : SPI Data Control Register                           | 731 |
| 20   | 6.2.8     | SPCKD : SPI Clock Delay Register                            | 732 |
| 20   | 6.2.9     | SSLND : SPI Slave Select Negation Delay Register            | 733 |
| 20   | 6.2.10    | SPND : SPI Next-Access Delay Register                       | 733 |
| 20   | 6.2.11    | SPCR2 : SPI Control Register 2                              | 734 |
| 20   | 6.2.12    | SPCMD0 : SPI Command Register 0                             | 735 |
| 26.3 | Operation | on  | 736 |
| 20   | 6.3.1     | Overview of SPI Operation                                   | 736 |
| 20   | 6.3.2     | Controlling the SPI Pins                                    | 737 |
| 20   | 6.3.3     | SPI System Configuration Examples                           | 738 |
| 20   | 6.3.4     | Data Formats  | 741 |
| 20   | 6.3.5     | Transfer Formats  | 750 |
| 20   | 6.3.6     | Data Transfer Modes   | 752 |
| 20   | 6.3.7     | Transmit Buffer Empty and Receive Buffer Full Interrupts    | 753 |
| 20   | 6.3.8     | Error Detection   | 755 |
| 20   | 6.3.9     | Initializing the SPI  | 759 |
| 20   | 6.3.10    | SPI Operation   | 759 |
| 20   | 6.3.11    | Clock Synchronous Operation                                 | 770 |
| 20   | 6.3.12    | Loopback Mode   | 774 |
| 20   | 6.3.13    | Self-Diagnosis of Parity Bit Function                       | 774 |
| 20   | 6.3.14    | Interrupt Sources   | 775 |
| 26.4 | Event L   | ink Controller Event Output                                 | 776 |
| 20   | 6.4.1     | Receive Buffer Full Event Output                            | 776 |
| 20   | 6.4.2     | Transmit Buffer Empty Event Output                          | 777 |
| 20   | 6.4.3     | Mode-Fault, Underrun, Overrun, or Parity Error Event Output | 777 |
| 20   | 6.4.4     | SPI Idle Event Output                                       | 777 |
| 20   | 6.4.5     | Transmission-Completed Event Output                         | 777 |
| 26.5 | Usage I   | Notes   | 778 |
| 20   | 6.5.1     | Settings for the Module-Stop State                          | 778 |
| 20   | 6.5.2     | Constraint on Low-Power Functions                           | 778 |
| 20   | 6.5.3     | Constraints on Starting Transfer                            | 778 |
| 20   | 6.5.4     | Constraints on the SPSR.SPRF and SPSR.SPTEF Flags           | 778 |

| 27  | . Cyclic Redu  | undancy Check (CRC)   | 779 |
|-----|----------------|---|-----|
|     | 27.1 Overvi    | ew  | 779 |
|     | 27.2 Regist    | er Descriptions   | 780 |
|     | 27.2.1         | CRCCR0 : CRC Control Register 0   | 780 |
|     | 27.2.2         | CRCCR1 : CRC Control Register 1   | 781 |
|     | 27.2.3         | CRCDIR/CRCDIR_BY : CRC Data Input Register                                | 781 |
|     | 27.2.4         | CRCDOR/CRCDOR_HA/CRCDOR_BY : CRC Data Output Register                     | 782 |
|     | 27.2.5         | CRCSAR : Snoop Address Register   | 782 |
|     | 27.3 Operat    | tion  | 782 |
|     | 27.3.1         | Basic Operation   | 782 |
|     | 27.3.2         | CRC Snoop Function  | 785 |
|     | 27.4 Usage     | Notes   | 786 |
|     | 27.4.1         | Settings for the Module-Stop State  | 786 |
|     | 27.4.2         | Note on Transmission  | 786 |
| 28. | . 12-Bit A/D ( | Converter (ADC12)   | 787 |
|     |                | ew  |     |
|     | 28.2 Regist    | er Descriptions   | 790 |
|     | 28.2.1         | ADDRn : A/D Data Registers n (n = 5, 6, 9, 10, 19 to 22)                  | 790 |
|     | 28.2.2         | ADDBLDR : A/D Data Duplexing Register                                     | 792 |
|     | 28.2.3         | ADDBLDRn : A/D Data Duplexing Register n (n = A, B)                       | 793 |
|     | 28.2.4         | ADTSDR : A/D Temperature Sensor Data Register                             | 794 |
|     | 28.2.5         | ADOCDR : A/D Internal Reference Voltage Data Register                     | 796 |
|     | 28.2.6         | ADRD : A/D Self-Diagnosis Data Register                                   | 797 |
|     | 28.2.7         | ADCSR : A/D Control Register  | 798 |
|     | 28.2.8         | ADANSA0 : A/D Channel Select Register A0                                  | 801 |
|     | 28.2.9         | ADANSA1 : A/D Channel Select Register A1                                  | 802 |
|     | 28.2.10        | ADANSB0 : A/D Channel Select Register B0                                  | 802 |
|     | 28.2.11        | ADANSB1 : A/D Channel Select Register B1                                  | 803 |
|     | 28.2.12        | ADADS0 : A/D-Converted Value Addition/Average Channel Select Register 0   | 803 |
|     | 28.2.13        | ADADS1 : A/D-Converted Value Addition/Average Channel Select Register 1   | 805 |
|     | 28.2.14        | ADADC : A/D-Converted Value Addition/Average Count Select Register        | 805 |
|     | 28.2.15        | ADCER : A/D Control Extended Register                                     | 806 |
|     | 28.2.16        | ADSTRGR : A/D Conversion Start Trigger Select Register                    | 807 |
|     | 28.2.17        | ADEXICR : A/D Conversion Extended Input Control Registers                 | 809 |
|     | 28.2.18        | ADSSTRn/ADSSTRL/ADSSTRT/ADSSTRO : A/D Sampling State Register (n = 5, 10) |     |
|     | 28.2.19        | ADDISCR : A/D Disconnection Detection Control Register                    | 811 |
|     | 28.2.20        | ADACSR : A/D Conversion Operation Mode Select Register                    | 812 |
|     | 28.2.21        | ADGSPCR : A/D Group Scan Priority Control Register                        | 812 |
|     | 28.2.22        | ADCMPCR : A/D Compare Function Control Register                           | 813 |

|     | 28 | 3.2.23    | ADCMPANSR0 : A/D Compare Function Window A Channel Select Register 0                             | 815 |
|-----|----|-----------|--|-----|
|     | 28 | 3.2.24    | ADCMPANSR1 : A/D Compare Function Window A Channel Select Register 1                             | 815 |
|     | 28 | 3.2.25    | ADCMPANSER : A/D Compare Function Window A Extended Input Select Register                        | 816 |
|     | 28 | 3.2.26    | ADCMPLR0 : A/D Compare Function Window A Comparison Condition Setting Register 0                 | 816 |
|     | 28 | 3.2.27    | ADCMPLR1 : A/D Compare Function Window A Comparison Condition Setting Register 1                 | 817 |
|     | 28 | 3.2.28    | ADCMPLER : A/D Compare Function Window A Extended Input Comparison Condition Setting Register    | 818 |
|     | 28 | 3.2.29    | ADCMPDRn : A/D Compare Function Window A Lower-Side/Upper-Side Level Setting Register (n = 0, 1) | 819 |
|     | 28 | 3.2.30    | ADWINnLB : A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register (n = L, U) | 820 |
|     | 28 | 3.2.31    | ADCMPSR0 : A/D Compare Function Window A Channel Status Register 0                               | 821 |
|     | 28 | 3.2.32    | ADCMPSR1 : A/D Compare Function Window A Channel Status Register1                                | 822 |
|     | 28 | 3.2.33    | ADCMPSER : A/D Compare Function Window A Extended Input Channel Status Register                  | 823 |
|     | 28 | 3.2.34    | ADCMPBNSR : A/D Compare Function Window B Channel Select Register                                | 824 |
|     | 28 | 3.2.35    | ADCMPBSR : A/D Compare Function Window B Status Register   | 825 |
|     | 28 | 3.2.36    | ADWINMON : A/D Compare Function Window A/B Status Monitor Register                               | 826 |
|     | 28 | 3.2.37    | ADHVREFCNT : A/D High-Potential/Low-Potential Reference Voltage Control Register                 | 827 |
| 28  | .3 | Operation | on   | 828 |
|     | 28 | 3.3.1     | Scanning Operation   | 828 |
|     | 28 | 3.3.2     | Single Scan Mode   | 828 |
|     | 28 | 3.3.3     | Continuous Scan Mode   | 833 |
|     | 28 | 3.3.4     | Group Scan Mode  | 835 |
|     | 28 | 3.3.5     | Compare Function for Windows A and B   | 844 |
|     | 28 | 3.3.6     | Analog Input Sampling and Scan Conversion Time   | 848 |
|     | 28 | 3.3.7     | Usage Example of A/D Data Register Automatic Clearing Function                                   | 850 |
|     | 28 | 3.3.8     | A/D-Converted Value Addition/Average Mode  | 851 |
|     | 28 | 3.3.9     | Disconnection Detection Assist Function  | 851 |
|     | 28 | 3.3.10    | Starting A/D Conversion with an Asynchronous Trigger   | 853 |
|     | 28 | 3.3.11    | Starting A/D Conversion with a Synchronous Trigger from a Peripheral Module                      | 854 |
| 28  | .4 | Interrup  | t Sources and DTC Transfer Requests  | 854 |
|     | 28 | 3.4.1     | Interrupt Requests   | 854 |
| 28  | .5 | Event L   | ink Function   | 855 |
|     | 28 | 3.5.1     | Event Output to the ELC  | 855 |
|     | 28 | 3.5.2     | ADC12 Operation through an Event from the ELC  | 855 |
| 28. | .6 | Selectin  | g Reference Voltage  | 856 |
| 28. | .7 |           | nversion Procedure When Selecting Internal Reference Voltage as High-Potential<br>ace Voltage    | 856 |
| 28  | .8 | Usage N   | Notes  | 856 |
|     |    |           |  |     |

|     | 28.8.1       | Constraints on Setting the Registers   | 856 |
|-----|--------------|--|-----|
|     | 28.8.2       | Constraints on Reading the Data Registers                                    | 856 |
|     | 28.8.3       | Constraints on Stopping A/D Conversion                                       | 857 |
|     | 28.8.4       | A/D Conversion Restart and Termination Timing                                | 859 |
|     | 28.8.5       | Constraints on Scan End Interrupt Handling                                   | 859 |
|     | 28.8.6       | Settings for the Module-Stop Function  | 859 |
|     | 28.8.7       | Notes on Entering the Low-Power States                                       | 859 |
|     | 28.8.8       | Error in Absolute Accuracy When Disconnection Detection Assistance Is in Use | 859 |
|     | 28.8.9       | ADHSC Bit Rewriting Procedure  | 859 |
|     | 28.8.10      | Constraints on Operating Modes and Status Bits                               | 860 |
|     | 28.8.11      | Notes on Board Design  | 860 |
|     | 28.8.12      | Constraints on Noise Prevention  | 860 |
|     | 28.8.13      | Port Settings When Using the ADC12 Input                                     | 861 |
|     | 28.8.14      | Notes on Canceling Software Standby Mode                                     | 861 |
| 29. | . Temperatui | re Sensor (TSN)  | 862 |
|     | 29.1 Overv   | iew  | 862 |
|     | 29.2 Regist  | er Descriptions  | 862 |
|     | 29.2.1       | TSCDR : Temperature Sensor Calibration Data Register                         | 862 |
|     | 29.3 Using   | the Temperature Sensor   | 863 |
|     | 29.3.1       | Preparation for Using the Temperature Sensor                                 | 863 |
|     | 29.3.2       | Procedures for Using the Temperature Sensor                                  | 864 |
| 30. | . Data Opera | tion Circuit (DOC)   | 865 |
|     | 30.1 Overv   | iew  | 865 |
|     | 30.2 DOC F   | Register Descriptions  | 865 |
|     | 30.2.1       | DOCR : DOC Control Register  | 865 |
|     | 30.2.2       | DODIR : DOC Data Input Register  | 866 |
|     | 30.2.3       | DODSR : DOC Data Setting Register  | 867 |
|     | 30.3 Opera   | tion   | 867 |
|     | 30.3.1       | Data Comparison Mode   | 867 |
|     | 30.3.2       | Data Addition Mode   | 867 |
|     | 30.3.3       | Data Subtraction Mode  | 868 |
|     | 30.4 Interru | pt Source  | 868 |
|     | 30.5 Outpu   | t of an Event Signal to the Event Link Controller (ELC)                      | 869 |
|     | 30.6 Usage   | Notes  | 869 |
|     | 30.6.1       | Settings for the Module-Stop State   | 869 |
| 31. | . SRAM       |  | 870 |
|     | 31.1 Overv   | iew  | 870 |
|     | 31.2 Regist  | er Descriptions  | 870 |
|     | 31.2.1       | PARIOAD : SRAM Parity Error Operation After Detection Register               | 870 |

|    | 3′     | 1.2.2   | SRAMPRCR : SRAM Protection Register                        | 870 |
|----|--------|---------|--|-----|
|    | 3′     | 1.2.3   | Trace Control (for the MTB)                                | 871 |
|    | 3′     | 1.2.4   | CoreSight (for MTB)  | 871 |
|    | 31.3   | Operati | ion  | 872 |
|    | 3′     | 1.3.1   | Parity Calculation Function                                | 872 |
|    | 3′     | 1.3.2   | SRAM Error Sources   | 873 |
|    | 3′     | 1.3.3   | Access Cycle   | 873 |
|    | 3      | 1.3.4   | Low-Power Function   | 874 |
|    | 31.4   | Usage   | Notes  | 874 |
|    | 3      | 1.4.1   | Instruction Fetch from the SRAM Area                       | 874 |
|    | 3      | 1.4.2   | SRAM Store Buffer  | 874 |
| 32 | . Flas | h Memo  | ory  | 875 |
|    | 32.1   | Overvie | ew   | 875 |
|    | 32.2   | Memor   | y Structure  | 876 |
|    | 32.3   | Registe | er Descriptions  | 877 |
|    | 32     | 2.3.1   | DFLCTL : Data Flash Control Register                       | 877 |
|    | 32     | 2.3.2   | PFBER : Prefetch Buffer Enable Register                    | 878 |
|    | 32     | 2.3.3   | FENTRYR : Flash P/E Mode Entry Register                    | 878 |
|    | 32     | 2.3.4   | FPR : Protection Unlock Register                           | 879 |
|    | 32     | 2.3.5   | FPSR : Protection Unlock Status Register                   | 879 |
|    | 32     | 2.3.6   | FPMCR : Flash P/E Mode Control Register                    | 880 |
|    | 32     | 2.3.7   | FISR : Flash Initial Setting Register                      | 881 |
|    | 32     | 2.3.8   | FRESETR : Flash Reset Register                             | 882 |
|    | 32     | 2.3.9   | FASR : Flash Area Select Register                          | 882 |
|    | 32     | 2.3.10  | FCR : Flash Control Register                               | 883 |
|    | 32     | 2.3.11  | FEXCR : Flash Extra Area Control Register                  | 884 |
|    | 32     | 2.3.12  | FSARH : Flash Processing Start Address Register H          | 886 |
|    | 32     | 2.3.13  | FSARL : Flash Processing Start Address Register L          | 887 |
|    | 32     | 2.3.14  | FEARH : Flash Processing End Address Register H            | 887 |
|    | 32     | 2.3.15  | FEARL : Flash Processing End Address Register L            | 888 |
|    | 32     | 2.3.16  | FWBL0 : Flash Write Buffer Register L0                     | 888 |
|    | 32     | 2.3.17  | FWBH0 : Flash Write Buffer Register H0                     | 888 |
|    | 32     | 2.3.18  | FRBL0 : Flash Read Buffer Register L0                      | 889 |
|    | 32     | 2.3.19  | FRBH0 : Flash Read Buffer Register H0                      | 889 |
|    | 32     | 2.3.20  | FSTATR1 : Flash Status Register 1                          | 889 |
|    | 32     | 2.3.21  | FSTATR2 : Flash Status Register 2                          | 890 |
|    | 32     | 2.3.22  | FEAMH : Flash Error Address Monitor Register H             | 891 |
|    | 32     | 2.3.23  | FEAML : Flash Error Address Monitor Register L             | 891 |
|    | 32     | 2.3.24  | FSCMR : Flash Start-Up Setting Monitor Register            | 892 |
|    | 32     | 2.3.25  | FAWSMR: Flash Access Window Start Address Monitor Register | 892 |

|     | 32.3.26   | FAWEMR : Flash Access Window End Address Monitor Register      | 893 |
|-----|-----------|--|-----|
|     | 32.3.27   | UIDRn : Unique ID Registers n (n = 0 to 3)                     | 893 |
|     | 32.3.28   | PNRn : Part Numbering Register n (n = 0 to 3)                  | 893 |
|     | 32.3.29   | MCUVER : MCU Version Register                                  | 894 |
| 32. | 4 Instruc | ction Prefetch from Flash Memory                               | 894 |
| 32. | 5 Opera   | ting Modes Associated with the Flash Memory                    | 894 |
|     | 32.5.1    | ID Code Protection   | 895 |
| 32. | 6 Overvi  | ew of Functions  | 896 |
|     | 32.6.1    | Configuration Area Bit Map                                     | 898 |
|     | 32.6.2    | Startup Area Select  | 898 |
|     | 32.6.3    | Protection by Access Window                                    | 899 |
| 32. | 7 Progra  | ımming Commands  | 900 |
| 32. | 8 Suspe   | nd Operation   | 900 |
| 32. | 9 Protec  | tion   | 900 |
|     | 32.9.1    | Startup Program Protection                                     | 900 |
|     | 32.9.2    | Area Protection  | 901 |
| 32. | 10 Serial | Programming Mode   | 902 |
|     | 32.10.1   | SCI Boot Mode  | 902 |
| 32. | 11 Using  | a Serial Programmer  | 903 |
|     | 32.11.1   | Serial Programming   | 903 |
| 32. | 12 Self-P | rogramming   | 903 |
|     | 32.12.1   | Overview   | 903 |
|     | 32.12.2   | Background Operation   | 904 |
| 32. | 13 Progra | ımming and Erasure   | 904 |
|     | 32.13.1   | Sequencer Modes  | 904 |
|     | 32.13.2   | Software Commands  | 905 |
|     | 32.13.3   | Software Command Usage   | 906 |
| 32. | 14 Readir | ng the Flash Memory  | 923 |
|     | 32.14.1   | Reading the Code Flash Memory                                  | 923 |
|     | 32.14.2   | Reading the Data Flash Memory                                  | 923 |
| 32. | 15 Usage  | Notes  | 923 |
|     | 32.15.1   | Erase Suspended Area   | 923 |
|     | 32.15.2   | Constraints on Additional Writes                               | 924 |
|     | 32.15.3   | Reset during Programming and Erasure                           | 924 |
|     | 32.15.4   | Non-Maskable Interrupt Disabled during Programming and Erasure | 924 |
|     | 32.15.5   | Location of Interrupt Vectors during Programming and Erasure   | 924 |
|     | 32.15.6   | Programming and Erasure in Subosc-Speed Operating Mode         | 924 |
|     | 32.15.7   | Abnormal Termination during Programming and Erasure            | 924 |
|     | 32.15.8   | Actions Prohibited during Programming and Erasure              | 924 |
|     | 32.15.9   | Flash-IF clock (ICLK) during Program/Erase                     | 924 |

| 33. | AES   | Engin    | e   | 925 |
|-----|-------|----------|---|-----|
|     | 33.1  | Overv    | iew   | 925 |
|     | 33.2  | Modul    | le Construction   | 925 |
| 34. | True  | Rando    | om Number Generator (TRNG)  | 926 |
|     | 34.1  |          | iew   |     |
| 35. | Inter | rnal Vo  | Itage Regulator   | 927 |
|     | 35.1  |          | iew   |     |
|     | 35.2  | Opera    | ition   | 927 |
| 36. | Elec  | trical C | Characteristics   | 928 |
|     | 36.1  | Absolu   | ute Maximum Ratings   | 928 |
|     | 36.2  | DC Ch    | haracteristics  | 929 |
|     | 36    | 3.2.1    | Tj/Ta Definition  | 929 |
|     | 36    | 5.2.2    | I/O V <sub>IH</sub> , V <sub>IL</sub>                             | 930 |
|     | 36    | 5.2.3    | I/O I <sub>OH</sub> , I <sub>OL</sub>                             | 930 |
|     | 36    | 5.2.4    | I/O V <sub>OH</sub> , V <sub>OL</sub> , and Other Characteristics | 931 |
|     | 36    | 5.2.5    | Operating and Standby Current                                     | 933 |
|     | 36    | 5.2.6    | VCC Rise and Fall Gradient and Ripple Frequency                   | 935 |
|     | 36    | 6.2.7    | Thermal Characteristics   | 936 |
|     | 36.3  | AC Ch    | naracteristics  | 937 |
|     | 36    | 5.3.1    | Frequency   | 937 |
|     | 36    | 5.3.2    | Clock Timing  | 938 |
|     | 36    | 5.3.3    | Reset Timing  | 939 |
|     | 36    | 5.3.4    | Wakeup Time   | 940 |
|     | 36    | 3.3.5    | NMI and IRQ Noise Filter  | 943 |
|     | 36    | 3.3.6    | I/O Ports, POEG, GPT, AGTW, KINT, and ADC12 Trigger Timing        | 944 |
|     | 36    | 5.3.7    | CAC Timing  | 946 |
|     | 36    | 5.3.8    | SCI Timing  | 947 |
|     | 36    | 5.3.9    | SPI Timing  | 954 |
|     |       | 5.3.10   | I3C Timing  | 960 |
|     | 36    | 5.3.11   | CLKOUT Timing   |     |
|     | 36.4  |          | 2 Characteristics   |     |
|     | 36.5  |          | Characteristics   |     |
|     | 36.6  |          | and LVD Characteristics   |     |
|     |       |          | Memory Characteristics  |     |
|     |       | 5.7.1    | Code Flash Memory Characteristics                                 |     |
|     |       | 5.7.2    | Data Flash Memory Characteristics                                 |     |
|     | 36.8  | Serial   | Wire Debug (SWD)  | 990 |
| Ар  | pendi | x 1. Po  | ort States in each Processing Mode                                | 992 |

| Appendix 2. Package Dimensions |                           | 994  |
|--------------------------------|---------------------------|------|
| Append                         | lix 3. I/O Registers      | 998  |
| 3.1                            | Peripheral Base Addresses | 998  |
| 3.2                            | Access Cycles             | 999  |
| 3.3                            | Register Descriptions     | 1000 |
| Revisio                        | n History                 | 1011 |



#### Renesas RA2E2 Group

#### User's Manual

Ultra low power 48 MHz Arm® Cortex®-M23 core, up to 64-KB code flash memory, 8-KB SRAM, 12-bit A/D Converter, Security and Safety features.

#### **Features**

#### ■ Arm Cortex-M23 Core

- Armv8-M architecture
- Maximum operating frequency: 48 MHz
- Arm Memory Protection Unit (Arm MPU) with 8 regions
- Debug and Trace: DWT, FPB, CoreSight <sup>™</sup> MTB-M23
   CoreSight Debug Port: SW-DP

- Up to 64-KB code flash memory
  2-KB data flash memory (100,000 program/erase (P/E) cycles)
- 8-KB SRAM
- Memory protection units128-bit unique ID

#### Connectivity

- Serial Communications Interface (SCI) × 1
- Asynchronous interfaces
- 8-bit clock synchronous interface
- Simple IICSimple SPI
- Smart card interface
- Serial Peripheral Interface (SPI) × 1
- I3C bus interface (I3C) × 1

- 12-bit A/D Converter (ADC12)Temperature Sensor (TSN)

- General PWM Timer 16-bit (GPT16) × 6
- Low Power Asynchronous General Purpose Timer (AGTW) × 2
- Watchdog Timer (WDT)

#### Safety

- SRAM parity error check
- Flash area protectionADC self-diagnosis function
- Clock Frequency Accuracy Measurement Circuit (CAC)
- Cyclic Redundancy Check (CRC) calculator
- Data Operation Circuit (DOC)
- Port Output Enable for GPT (POEG)
   Independent Watchdog Timer (IWDT)
   GPIO readback level detection
- Register write protection
- Illegal memory access detection

#### ■ Security and Encryption

- AES128/256
- True Random Number Generator (TRNG)

#### ■ System and Power Management

- Low power modes
- Event Link Controller (ELC)
- Data Transfer Controller (DTC)
- Key Interrupt Function (KINT)
- Power-on reset
- Low Voltage Detection (LVD) with voltage settings

#### ■ Multiple Clock Sources

- High-speed on-chip oscillator (HOCO) (24/32/48/64 MHz)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
   Clock trim function for HOCO/MOCO/LOCO
- IWDT-dedicated on-chip oscillator (15 kHz) • Clock out support

#### ■ Up to 20 pins for general I/O ports

- 5-V tolerance, open drain, input pull-up
- Operating Voltage
  - VCC: 1.6 to 5.5 V

#### ■ Operating Temperature and Packages

- Ta =  $-40^{\circ}$ C to  $+85^{\circ}$ C

- 1a = -40°C to +85°C

   24-pin HWQFN (4 mm × 4 mm, 0.5 mm pitch)

   20-pin HWQFN (4 mm × 4 mm, 0.5 mm pitch)

   16-pin WLCSP (1.84 mm × 1.87 mm, 0.4 mm pitch)

   Ta = -40°C to +105°C

   24-pin HWQFN (4 mm × 4 mm, 0.5 mm pitch)

   20-pin HWQFN (4 mm × 4 mm, 0.5 mm pitch)

   16-pin WLCSP (1.84 mm × 1.87 mm, 0.4 mm pitch)

- 24-pin HWQFN (4 mm × 4 mm, 0.5 mm pitch) 20-pin HWQFN (4 mm × 4 mm, 0.5 mm pitch) 16-pin WLCSP (1.84 mm × 1.87 mm, 0.4 mm pitch)

RA2E2 User's Manual 1. Overview

### 1. Overview

The MCU integrates multiple series of software- and pin-compatible Arm®-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability.

The MCU in this series incorporates an energy-efficient Arm Cortex®-M23 32-bit core, that is particularly well suited for cost-sensitive and low-power applications, with the following features:

- Up to 64-KB code flash memory
- 8-KB SRAM
- 12-bit A/D Converter (ADC12)
- Security features

#### 1.1 Function Outline

#### Table 1.1 Arm core

| Feature             | Functional description  |
|---------------------|---|
| Arm Cortex-M23 core | Maximum operating frequency: up to 48 MHz     Arm Cortex-M23 core:     Revision: r1p0-00rel0     Armv8-M architecture profile     Single-cycle integer multiplier     19-cycle integer divider     Arm Memory Protection Unit (Arm MPU):     Armv8 Protected Memory System Architecture     8 protect regions     SysTick timer:     Driven by SYSTICCLK (LOCO) or ICLK |

#### Table 1.2 Memory

| Feature               | Functional description   |
|-----------------------|--|
| Code flash memory     | Maximum 64-KB of code flash memory.<br>See section 32, Flash Memory.   |
| Data flash memory     | 2-KB of data flash memory.<br>See section 32, Flash Memory.  |
| Option-setting memory | The option-setting memory determines the state of the MCU after a reset. See section 6, Option-Setting Memory. |
| SRAM                  | On-chip high-speed SRAM with parity bit.<br>See section 31, SRAM.  |

#### Table 1.3 System (1 of 2)

| Feature                     | Functional description  |
|-----------------------------|---|
| Operating modes             | Two operating modes:  |
| Resets                      | The MCU provides 12 resets (RES pin reset, power-on reset, independent watchdog timer reset, watchdog timer reset, voltage monitor 0/1/2 resets, SRAM parity error reset, bus master/slave MPU error resets, CPU stack pointer error reset, software reset). See section 5, Resets.   |
| Low Voltage Detection (LVD) | The Low Voltage Detection (LVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The LVD module consists of three separate voltage level detectors (LVD0, LVD1, LVD2). LVD0, LVD1, and LVD2 measure the voltage level input to the VCC pin. LVD registers allow your application to configure detection of VCC changes at various voltage thresholds.  See section 7, Low Voltage Detection (LVD). |

RA2E2 User's Manual 1. Overview

### Table 1.3 System (2 of 2)

| Feature   | Functional description   |
|---|--|
| Clocks  | High-speed on-chip oscillator (HOCO) Middle-speed on-chip oscillator (MOCO) Low-speed on-chip oscillator (LOCO) IWDT-dedicated on-chip oscillator Clock out support See section 8, Clock Generation Circuit.   |
| Clock Frequency Accuracy<br>Measurement Circuit (CAC) | The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock selected as the measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated.  See section 9, Clock Frequency Accuracy Measurement Circuit (CAC).   |
| Interrupt Controller Unit (ICU)                       | The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts.  See section 12, Interrupt Controller Unit (ICU).   |
| Key Interrupt Function (KINT)                         | The key interrupt function (KINT) generates the key interrupt by detecting rising or falling edge on the key interrupt input pins.  See section 18, Key Interrupt Function (KINT).   |
| Low power modes                                       | Power consumption can be reduced in multiple ways, including setting clock dividers, stopping modules, selecting power control mode in normal operation, and transitioning to low power modes.  See section 10, Low Power Modes.   |
| Register write protection                             | The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR). See section 11, Register Write Protection.  |
| Memory Protection Unit (MPU)                          | The MCU has four Memory Protection Units (MPUs) and a CPU stack pointer monitor function are provided.  See section 14, Memory Protection Unit (MPU).  |
| Watchdog Timer (WDT)                                  | The Watchdog Timer (WDT) is a 14-bit down counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, the WDT can be used to generate a non-maskable interrupt or an underflow interrupt or watchdog timer reset.  See section 22, Watchdog Timer (WDT).  |
| Independent Watchdog Timer (IWDT)                     | The Independent Watchdog Timer (IWDT) consists of a 14-bit down counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt or an underflow interrupt. Because the timer operates with an independent, dedicated clock source, it is particularly useful in returning the MCU to a known state as a fail-safe mechanism when the system runs out of control. The IWDT can be triggered automatically by a reset, underflow, refresh error, or a refresh of the count value in the registers.  See section 23, Independent Watchdog Timer (IWDT). |

#### Table 1.4 Event link

| Feature | Functional description   |
|---------|--|
|         | The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention.  See section 16, Event Link Controller (ELC). |

### Table 1.5 Direct memory access

| Feature                        | Functional description   |
|--------------------------------|--|
| Data Transfer Controller (DTC) | A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request.  See section 15, Data Transfer Controller (DTC). |

#### Table 1.6 Timers

| Feature  | Functional description  |
|--|---|
| General PWM Timer (GPT)                                | The General PWM Timer (GPT) is a 16-bit timer with GPT16 × 6 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer.  See section 20, General PWM Timer (GPT).   |
| Port Output Enable for GPT (POEG)                      | The Port Output Enable (POEG) function can place the General PWM Timer (GPT) output pins in the output disable state See section 19, Port Output Enable for GPT (POEG).   |
| Low power Asynchronous General<br>Purpose Timer (AGTW) | The Low Power Asynchronous General Purpose Timer (AGTW) is a 32-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events. This timer consists of a reload register and a down counter. The reload register and the down counter are allocated to the same address, and can be accessed with the AGT register. See section 21, Low Power Asynchronous General Purpose Timer (AGTW). |

#### Table 1.7 Communication interfaces

| Feature                               | Functional description   |
|---------------------------------------|--|
| Serial Communications Interface (SCI) | The Serial Communications Interface (SCI) × 1 channel has asynchronous and synchronous serial interface:  • Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA))  • 8-bit clock synchronous interface  • Simple IIC (master-only)  • Simple SPI  • Smart card interface  The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. The data transfer speed can be configured independently using an on-chip baud rate generator.  See section 24, Serial Communications Interface (SCI). |
| I3C bus interface (I3C)               | The I3C bus interface (I3C) has 1 channel. The I3C module conform with and provide a subset of the NXP I <sup>2</sup> C (Inter-Integrated Circuit) bus interface functions and a subset of the MIPI I3C. See section 25, I3C Bus Interface (I3C).  |
| Serial Peripheral Interface (SPI)     | The Serial Peripheral Interface (SPI) has 1 channel. The SPI provides high-speed full-duplex synchronous serial communications with multiple processors and peripheral devices. See section 26, Serial Peripheral Interface (SPI).   |

# Table 1.8 Analog

| Feature                      | Functional description  |
|------------------------------|---|
| 12-bit A/D Converter (ADC12) | A 12-bit successive approximation A/D converter is provided. Up to 8 analog input channels are selectable. Temperature sensor output and internal reference voltage are selectable for conversion.  See section 28, 12-Bit A/D Converter (ADC12).   |
| Temperature Sensor (TSN)     | The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC12 for conversion and can be further used by the end application.  See section 29, Temperature Sensor (TSN). |

# Table 1.9 Data processing (1 of 2)

| Feature                                  | Functional description  |
|--|---|
| Cyclic Redundancy Check (CRC) calculator | The Cyclic Redundancy Check (CRC) generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generation polynomials are available. The snoop function allows to monitor the access to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer. See section 27, Cyclic Redundancy Check (CRC). |

# Table 1.9 Data processing (2 of 2)

| Feature | Functional description  |  |  |  |
|---------|---|--|--|--|
|         | The Data Operation Circuit (DOC) compares, adds, and subtracts 16-bit data. When a selected condition applies, 16-bit data is compared and an interrupt can be generated. See section 30, Data Operation Circuit (DOC). |  |  |  |

# Table 1.10 Security

| Feature                             | Functional description                               |  |  |  |
|-------------------------------------|--|--|--|--|
| AES                                 | See section 33, AES Engine.                          |  |  |  |
| True Random Number Generator (TRNG) | See section 34, True Random Number Generator (TRNG). |  |  |  |

# Table 1.11 I/O ports

| Feature   | Functional description   |
|-----------|--|
| I/O ports | I/O ports for the 24-pin HWQFN  I/O pins: 19  Input pins: 1  Pull-up resistors: 19  N-ch open-drain outputs: 15  5-V tolerance: 2  I/O ports for the 20-pin HWQFN  I/O pins: 15  Input pins: 1  Pull-up resistors: 15  N-ch open-drain outputs: 12  5-V tolerance: 2 |

# 1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group have a subset of the features.




Figure 1.1 Block diagram

# 1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.12 shows a list of products.




Figure 1.2 Part numbering scheme

Table 1.12 Product list (1 of 2)

| Product part number | Package code | Code flash | Data flash | SRAM | Operating temperature |
|---------------------|--------------|------------|------------|------|-----------------------|
| R7FA2E2A74CNK       | PWQN0024KG-A | 64         | 2          | 8    | -40 to +125°C         |
| R7FA2E2A74CNJ       | PWQN0020KC-A |            |            |      |                       |
| R7FA2E2A73CNK       | PWQN0024KG-A |            |            |      | -40 to +105°C         |
| R7FA2E2A73CNJ       | PWQN0020KC-A |            |            |      |                       |
| R7FA2E2A72DNK       | PWQN0024KG-A |            |            |      | -40 to +85°C          |
| R7FA2E2A72DNJ       | PWQN0020KC-A |            |            |      |                       |

Table 1.12 Product list (2 of 2)

| Product part number | Package code | Code flash | Data flash | SRAM | Operating temperature |
|---------------------|--------------|------------|------------|------|-----------------------|
| R7FA2E2A54CNK       | PWQN0024KG-A | 32         | 2          | 8    | -40 to +125°C         |
| R7FA2E2A54CNJ       | PWQN0020KC-A |            |            |      |                       |
| R7FA2E2A53CNK       | PWQN0024KG-A |            |            |      | -40 to +105°C         |
| R7FA2E2A53CNJ       | PWQN0020KC-A |            |            |      |                       |
| R7FA2E2A52DNK       | PWQN0024KG-A |            |            |      | -40 to +85°C          |
| R7FA2E2A52DNJ       | PWQN0020KC-A |            |            |      |                       |
| R7FA2E2A34CNK       | PWQN0024KG-A | 16         | 2          | 8    | -40 to +125°C         |
| R7FA2E2A34CNJ       | PWQN0020KC-A |            |            |      |                       |
| R7FA2E2A33CNK       | PWQN0024KG-A |            |            |      | -40 to +105°C         |
| R7FA2E2A33CNJ       | PWQN0020KC-A |            |            |      |                       |
| R7FA2E2A32DNK       | PWQN0024KG-A |            |            |      | -40 to +85°C          |
| R7FA2E2A32DNJ       | PWQN0020KC-A |            |            |      |                       |
| R7FA2E2A74CBY       | SUBG0016LB-A | 64         | 2          | 8    | -40 to +125°C         |
| R7FA2E2A73CBY       | SUBG0016LB-A |            |            |      | -40 to +105°C         |
| R7FA2E2A72DBY       | SUBG0016LB-A |            |            |      | -40 to +85°C          |
| R7FA2E2A54CBY       | SUBG0016LB-A | 32         | 2          | 8    | -40 to +125°C         |
| R7FA2E2A53CBY       | SUBG0016LB-A |            |            |      | -40 to +105°C         |
| R7FA2E2A52DBY       | SUBG0016LB-A |            |            |      | -40 to +85°C          |
| R7FA2E2A34CBY       | SUBG0016LB-A | 16         | 2          | 8    | -40 to +125°C         |
| R7FA2E2A33CBY       | SUBG0016LB-A |            |            |      | -40 to +105°C         |
| R7FA2E2A32DBY       | SUBG0016LB-A |            |            |      | -40 to +85°C          |

# 1.4 Function Comparison

Table 1.13 Function Comparison

| Parts number      |                         | R7FA2E2A7xxNK | R7FA2E2A5xxNK | R7FA2E2A3xxNK | R7FA2E2A7xxNJ       | R7FA2E2A5xxNJ | R7FA2E2A3xxNJ       | R7FA2E2A7xxBY | R7FA2E2A5xxBY | R7FA2E2A3xxBY |
|-------------------|-------------------------|---------------|---------------|---------------|---------------------|---------------|---------------------|---------------|---------------|---------------|
| Pin count         |                         |               | 24            |               |                     | 20            |                     |               | 16            |               |
| Package           |                         |               | HWQFN         |               |                     | HWQFN         |                     |               | WLCSP         |               |
| Code flash memor  | у                       | 64 KB         | 32 KB         | 16 KB         | 64 KB               | 32 KB         | 16 KB               | 64 KB         | 32 KB         | 16 KB         |
| Data flash memory | /                       |               | 2 KB          |               |                     | 2 KB          |                     |               | 2 KB          |               |
| SRAM(Parity)      |                         |               | 8 KB          |               |                     | 8 KB          |                     |               | 8 KB          |               |
| System            | CPU clock               |               | 48 MHz        |               |                     | 48 MHz        |                     |               | 48 MHz        |               |
|                   | ICU                     |               | Yes           |               |                     | Yes           |                     |               | Yes           |               |
|                   | KINT                    |               | 4             |               |                     | 4             |                     |               | 4             |               |
| Event control     | ELC                     |               | Yes           |               |                     | Yes           |                     |               | Yes           |               |
| DMA               | DTC                     |               | Yes           |               | Yes                 |               |                     | Yes           |               |               |
| Timers            | GPT16                   | 6 (P          | WM output     | s: 12)        | 6 (PWM outputs: 11) |               | 6 (PWM outputs: 10) |               |               |               |
|                   | AGTW                    |               | 2             |               | 2                   |               |                     | 2             |               |               |
|                   | WDT/IWDT                |               | Yes           |               | Yes                 |               |                     | Yes           |               |               |
| Communication     | SCI                     |               | 1             |               | 1                   |               |                     | 1             |               |               |
|                   | I3C                     |               | 1             |               | 1                   |               | 1                   |               |               |               |
|                   | SPI                     |               | 1             |               | 1                   |               |                     | 1             |               |               |
| Analog            | ADC12                   |               | 8             |               | 7                   |               |                     | 4             |               |               |
|                   | TSN                     |               | Yes           |               |                     | Yes           |                     |               | Yes           |               |
| Data processing   | CRC                     |               | Yes           |               | Yes                 |               |                     | Yes           |               |               |
|                   | DOC                     |               | Yes           |               |                     | Yes           |                     |               | Yes           |               |
| Security          | <b>'</b>                | AES & TRNG    |               | AES & TRNG    |                     | G             | AES & TRNG          |               | G             |               |
| I/O ports         | I/O pins                | 19            |               | 15            |                     |               | 11                  |               |               |               |
|                   | Input pins              |               | 1             |               |                     | 1             |                     |               | 1             |               |
|                   | Pull-up resistors       | 19            |               | 15            |                     |               |                     | 11            |               |               |
|                   | N-ch open-drain outputs |               | 15            |               | 12                  |               | 11                  |               |               |               |
|                   | 5-V tolerance           |               | 2             |               | 2                   |               | 2                   |               |               |               |

# 1.5 Pin Functions

Table 1.14 Pin functions (1 of 2)

| Function               | Signal  | I/O    | Description  |
|------------------------|---|--------|--|
| Power supply           | VCC   | Input  | Power supply pin. Connect it to the system power supply. Connect this pin to VSS by a 0.1-μF capacitor. Place the capacitor close to the pin.          |
|                        | VCL   | I/O    | Connect this pin to the VSS pin by the smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.          |
|                        | VSS   | Input  | Ground pin. Connect it to the system power supply (0 V).   |
| Clock                  | CLKOUT  | Output | Clock output pin   |
| Operating mode control | MD  | Input  | Pin for setting the operating mode. The signal level on this pin must not be changed during operation mode transition on release from the reset state. |
| System control         | RES   | Input  | Reset signal input pin. The MCU enters the reset state when this signal goes low.  |
| CAC                    | CACREF  | Input  | Measurement reference clock input pin  |
| On-chip debug          | SWDIO   | I/O    | Serial wire debug data input/output pin  |
|                        | SWCLK   | Input  | Serial wire clock pin  |
| Interrupt              | NMI   | Input  | Non-maskable interrupt request pin   |
|                        | IRQ0 to IRQ7                                  | Input  | Maskable interrupt request pins  |
| GPT                    | GTETRGA, GTETRGB                              | Input  | External trigger input pins  |
|                        | GTIOCnA (n = 4 to 9),<br>GTIOCnB (n = 4 to 9) | I/O    | Input capture, output compare, or PWM output pins  |
|                        | GTOUUP  | Output | 3-phase PWM output for BLDC motor control (positive U phase)   |
|                        | GTOULO  | Output | 3-phase PWM output for BLDC motor control (negative U phase)   |
|                        | GTOVUP  | Output | 3-phase PWM output for BLDC motor control (positive V phase)   |
|                        | GTOVLO  | Output | 3-phase PWM output for BLDC motor control (negative V phase)   |
|                        | GTOWUP  | Output | 3-phase PWM output for BLDC motor control (positive W phase)   |
|                        | GTOWLO  | Output | 3-phase PWM output for BLDC motor control (negative W phase)   |
| AGTW                   | AGTEE0, AGTEE1                                | Input  | External event input enable signals  |
|                        | AGTIO0, AGTIO1                                | I/O    | External event input and pulse output pins   |
|                        | AGTO0, AGTO1                                  | Output | Pulse output pins  |
|                        | AGTOA0, AGTOA1                                | Output | Output compare match A output pins   |
|                        | AGTOB0, AGTOB1                                | Output | Output compare match B output pins   |

Table 1.14 Pin functions (2 of 2)

| Function            | Signal  | I/O    | Description   |
|---------------------|---|--------|---|
| SCI                 | SCKn (n = 9)                                  | I/O    | Input/output pins for the clock (clock synchronous mode)  |
|                     | RXDn (n = 9)                                  | Input  | Input pins for received data (asynchronous mode/clock synchronous mode)   |
|                     | TXDn (n = 9)                                  | Output | Output pins for transmitted data (asynchronous mode/clock synchronous mode)   |
|                     | CTSn_RTSn (n = 9)                             | I/O    | Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active-low. |
|                     | SCLn (n = 9)                                  | I/O    | Input/output pins for the IIC clock (simple IIC mode)   |
|                     | SDAn (n = 9)                                  | I/O    | Input/output pins for the IIC data (simple IIC mode)  |
|                     | SCKn (n = 9)                                  | I/O    | Input/output pins for the clock (simple SPI mode)   |
|                     | MISOn (n = 9)                                 | I/O    | Input/output pins for slave transmission of data (simple SPI mode)  |
|                     | MOSIn (n = 9)                                 | I/O    | Input/output pins for master transmission of data (simple SPI mode)   |
|                     | SSn (n = 9)                                   | Input  | Chip-select input pins (simple SPI mode), active-low  |
| I3C                 | SCLn (n = 0 )                                 | I/O    | Input/output pins for the clock   |
|                     | SDAn (n = 0)                                  | I/O    | Input/output pins for data  |
| SPI                 | RSPCKA  | I/O    | Clock input/output pin  |
|                     | SSLA0   | I/O    | Input or output pin for slave selection   |
|                     | MOSIA   | I/O    | Input or output pins for data output from the master  |
|                     | MISOA   | I/O    | Input or output pins for data output from the slave   |
| Analog power supply | VREFH0  | Input  | Analog reference voltage supply pin for the ADC12. Connect this pin to VCC0 when not using the ADC12.                             |
|                     | VREFL0  | Input  | Analog reference ground pin for the ADC12. Connect this pin to VSS0 when not using the ADC12.                                     |
| ADC12               | AN005, AN006, AN009,<br>AN010, AN019 to AN022 | Input  | Input pins for the analog signals to be processed by the A/D converter.   |
|                     | ADTRG0  | Input  | Input pin for the external trigger signals that start the A/D conversion, active-low.   |
| KINT                | KR00 to KR03                                  | Input  | Key interrupt input pins  |
| I/O ports           | P010, P011, P014, P015                        | I/O    | General-purpose input/output pins   |
|                     | P100 to P103, P108 to P112                    | I/O    | General-purpose input/output pins   |
|                     | P200  | Input  | General-purpose input pin   |
|                     | P201, P205                                    | I/O    | General-purpose input/output pins   |
|                     | P300  | I/O    | General-purpose input/output pins   |
|                     | P400, P401                                    | I/O    | General-purpose input/output pins   |
|                     | P914  | I/O    | General-purpose input/output pins   |

# 1.6 Pin Assignments

Figure 1.3 to Figure 1.5 show the pin assignments from the top view.




Figure 1.3 Pin assignment for HWQFN 24-pin (top view)




Figure 1.4 Pin assignment for HWQFN 20-pin (top view)

|   | А              | В              | С       | D    |
|---|----------------|----------------|---------|------|
| 4 | P103           | P101           | P100    | P400 |
| 3 | P110           | P102           | VCL     | P401 |
| 2 | P109           | P200           | VCC     | VSS  |
| 1 | P108/<br>SWDIO | P300/<br>SWCLK | P201/MD | RES  |
|   | А              | В              | С       | D    |

Figure 1.5 Pin assignment for WLCSP 16-pin (top view, pad side down)

# 1.7 Pin Lists

Table 1.15 Pin list

| Pin          | numb         | ber          |  |           | Timers   |                  |           | Communicati                   | on interfaces                 |        | _        | Analogs            | НМІ                |
|--------------|--------------|--------------|--|-----------|----------|------------------|-----------|-------------------------------|-------------------------------|--------|----------|--------------------|--------------------|
| HWQFN 24-pin | HWQFN 20-pin | WLCSP 16-pin | Power, System,<br>Clock, Debug,<br>CAC | I/O ports | AGTW     | GPT_OPS,<br>POEG | GPT       | SCI9                          | SCI9                          | 13C    | SPI      | ADC                | Interrupt          |
| 1            | 1            | D4           | CACREF_C                               | P400      | AGTIO1_C | _                | GTIOC9A_A | SCK9_D                        | TXD9_F/<br>MOSI9_F/<br>SDA9_F | SCL0_A | _        | _                  | IRQ0_A/<br>KRM02_A |
| 2            | 2            | D3           | _                                      | P401      | AGTEE1_A | GTETRGA_B        | GTIOC9B_A | CTS9_RTS9_F/<br>SS9_F         | RXD9_F/<br>MISO9_F/<br>SCL9_F | SDA0_A | _        | -                  | IRQ5/KRM03_A       |
| 3            | 3            | C3           | _                                      | VCL       | _        | _                | _         | _                             | _                             | _      | _        | _                  | _                  |
| 4            | 4            | D2           | VSS                                    | _         | _        | _                | _         | _                             | _                             | _      | _        | _                  | _                  |
| 5            | 5            | C2           | VCC                                    | _         | _        | _                | _         | _                             | _                             | _      | _        | _                  | _                  |
| 6            | _            | _            | _                                      | P914      | AGTOA1_A | GTETRGB_F        | _         | RXD9_J/<br>MISO9_J/<br>SCL9_J | SCK9_H                        | _      | _        | _                  | IRQ2_C/<br>KRM00_A |
| 7            | _            | _            | CLKOUT_A                               | P205      | AGTO1    | _                | _         | TXD9_I/<br>MOSI9_I/<br>SDA9_I | CTS9_RTS9_A/<br>SS9_A         | _      | _        | _                  | IRQ1/KRM01_A       |
| 8            | 6            | D1           | RES#                                   |           | _        | _                | _         | _                             | _                             | _      | <u> </u> | -                  | _                  |
| 9            | 7            | C1           | MD                                     | P201      | _        | _                | _         | _                             | _                             | _      | _        | -                  | _                  |
| 10           | 8            | B2           | _                                      | P200      | _        | _                | _         | _                             | _                             | _      | _        | _                  | NMI                |
| 11           | 9            | B1           | SWCLK                                  | P300      | AGTOB1_A | GTOUUP_C         | GTIOC7A_C | RXD9_H/<br>MISO9_H/<br>SCL9_H | SCK9_G                        | _      | RSPCKA_C | -                  | IRQ0_C             |
| 12           | 10           | A1           | SWDIO                                  | P108      | AGTOA1_B | GTOULO_C         | GTIOC7B_C | TXD9_H/<br>MOSI9_H/<br>SDA9_H | CTS9_RTS9_B/<br>SS9_B         | _      | MOSIA_C  | _                  | IRQ5_C             |
| 13           | 11           | A2           | CLKOUT_B                               | P109      | AGTO1_A  | GTOVUP_A         | GTIOC4A_A | SCK9_F                        | TXD9_B/<br>MOSI9_B/<br>SDA9_B | _      | MISOA_C  | _                  | IRQ7_C/<br>KRM01_B |
| 14           | 12           | A3           | _                                      | P110      | AGTOA0_A | GTOVLO_A         | GTIOC4B_A | CTS9_RTS9_H/<br>SS9_H         | RXD9_B/<br>MISO9_B/<br>SCL9_B | _      | SSLA0_C  | _                  | IRQ3_A/<br>KRM00_B |
| 15           | 13           | _            | _                                      | P111      | AGTOA0   | _                | GTIOC6A_A | RXD9_G/<br>MISO9_G/<br>SCL9_G | SCK9_B                        | _      | _        | _                  | IRQ4_A/<br>KRM03_B |
| 16           | -            | _            | _                                      | P112      | AGTOB0   | _                | GTIOC6B_A | TXD9_J/<br>MOSI9_J/<br>SDA9_J | CTS9_RTS9_I/<br>SS9_I         | _      | _        | -                  | IRQ1_C/<br>KRM02_B |
| 17           | 14           | A4           | _                                      | P103      | AGTOB0_B | GTOWUP_A         | GTIOC5A_A | CTS9_RTS9_E/<br>SS9_E         | RXD9_I/<br>MISO9_I/<br>SCL9_I | _      | SSLA0_A  | AN019              | IRQ6_C/KRM03       |
| 18           | 15           | В3           | _                                      | P102      | AGTO0    | GTOWLO_A         | GTIOC5B_A | SCK9_C                        | TXD9_G/<br>MOSI9_G/<br>SDA9_G | _      | RSPCKA_A | AN020/<br>ADTRG0_A | IRQ4_C/KRM02       |
| 19           | 16           | B4           | _                                      | P101      | AGTEE0   | GTETRGB_A        | GTIOC8A_A | TXD9_E/<br>MOSI9_E/<br>SDA9_E | CTS9_RTS9_G/<br>SS9_G         | _      | MOSIA_A  | AN021              | IRQ1_A/KRM01       |
| 20           | 17           | C4           | _                                      | P100      | AGTIO0_A | GTETRGA_A        | GTIOC8B_A | RXD9_E/<br>MISO9_E/<br>SCL9_E | SCK9_E                        | _      | MISOA_A  | AN022              | IRQ2_A/KRM00       |
| 21           | _            | _            | _                                      | P015      | _        | _                | _         | -                             | _                             | _      | _        | AN010              | IRQ7_A             |
| 22           | 18           | _            | _                                      | P014      | _        | _                | _         | -                             | -                             | _      | _        | AN009              | _                  |
| 23           | 19           | _            | VREFL0                                 | P011      | _        | -                | _         | -                             | _                             | _      | _        | AN006              | -                  |
| 24           | 20           |              | VREFH0                                 | P010      | _        | _                | _         | _                             | _                             | _      | _        | AN005              | 1_                 |

Note: Several pin names have the added suffix of \_A, \_B, \_C, \_D, \_E, \_F, \_G, \_H, \_I, and \_J. The suffix can be ignored when assigning functionality.

#### 2. CPU

The MCU is based on the Arm® Cortex®-M23 core.

#### 2.1 Overview

#### 2.1.1 CPU

- Arm Cortex-M23
  - Revision: r1p0-00rel0
  - Armv8-M architecture profile
  - Main Extension is not implemented
  - Single-cycle integer multiplier
  - 19-cycle integer divider
- Memory Protection Unit (MPU)
  - Armv8 Protected Memory System Architecture
  - 8 protected regions
- SysTick timer
  - Driven by SYSTICCLK (LOCO) or ICLK

See reference 1. and reference 2. in section 2.8. References for details.

# 2.1.2 Debug

- Arm<sup>®</sup> CoreSight<sup>™</sup> MTB-M23
  - Revision: r0p0-00rel0
  - Buffer size: 1 KB of 8-KB MTB SRAM
- Data Watchpoint Unit (DWT)
  - 2 comparators for watchpoints
- Flash Patch and Break point Unit (FPB)
  - 4 instruction comparators
- CoreSight Debug Access Port (DAP)
  - Serial Wire-Debug Port (SW-DP)
- Debug Register Module (DBGREG)
  - Reset control
  - Halt control

See reference 1. and reference 2. in section 2.8. References for details.

# 2.1.3 Operating Frequency

The operating frequencies for the MCU are as follows:

- CPU: maximum 48 MHz
- Serial Wire Debug (SWD) interface: maximum 12.5 MHz

#### 2.1.4 Block Diagram

Figure 2.1 shows a block diagram of the Cortex-M23 core.




Figure 2.1 Cortex-M23 block diagram

# 2.2 Implementation Options

Table 2.1 shows the implementation options of the MCU.

Table 2.1 Implementation options (1 of 2)

| Option                                       | Implementation  |
|--|---|
| Non-secure MPU                               | Included, 8 protect regions   |
| Secure MPU                                   | Not included  |
| Security extension                           | Not included  |
| Single-cycle multiplier                      | Included  |
| Divider                                      | Included, 19 cycles   |
| Number of interrupts                         | 32  |
| Number of Wakeup Interrupt Controllers (WIC) | Not included  |
| Cross Trigger Interface (CTI)                | Not included  |
| Micro Trace Buffer (MTB)                     | Included  |
| Embedded Trace Macrocell (ETM)               | Not included  |
| Multi-drop support for serial wire           | Not supported   |
| Sleep mode power saving                      | Sleep mode and other low power modes are supported. For more details, see section 10, Low Power Modes.  Note: SCB.SCR.SLEEPDEEP is ignored. |
| Endianness                                   | Little-endian   |

Table 2.1 Implementation options (2 of 2)

| Option                            | Implementation   |  |  |  |
|-----------------------------------|--|--|--|--|
| SysTick                           | Included   |  |  |  |
| SYST_CALIB register (0x4000_0147) | Bit [31] = 0<br>Bit [30] = 1<br>Bits [29:24] = 0x00<br>Bits [23:0] = 0x000147    | Reference clock provided TENMS value is inexact Reserved TENMS: (32768 × 10 ms) - 1/32.768 kHz = 326.66 decimal = 327 with skew = 0x000147 |  |  |
| Event input/output                | Not implemented  |  |  |  |
| System reset request output       | The SYSRESETREQ bit in Application Interrupt and Reset Control Register causes a |  |  |  |
| Auxiliary fault inputs (AUXFAULT) | Not implemented  |  |  |  |

#### 2.3 SWD Interface

Table 2.2 shows the SWD pins.

Table 2.2 SWD pins

| Name  | I/O   | Function                 | When not in use |
|-------|-------|--------------------------|-----------------|
| SWCLK | Input | Serial wire clock pin    | Pull-up         |
| SWDIO | I/O   | Serial wire data I/O pin | Pull-up         |

# 2.4 Debug Function

#### 2.4.1 Debug Mode Definition

Table 2.3 shows the CPU debug modes and usage conditions.

Table 2.3 CPU debug mode and conditions

| Conditions    |                    | Mode       |                        |  |
|---------------|--------------------|------------|------------------------|--|
| OCD connect*1 | SWD authentication | Debug mode | Debug authentication*2 |  |
| Not connected | _                  | User mode  | Disabled               |  |
| Connected     | Failed             | User mode  | Disabled               |  |
| Connected     | Passed             | OCD mode   | Enabled                |  |

Note 1. OCD connect is determined by the CDBGPWRUPREQ bit output in the SWJ-DP register. The bit can only be written by the OCD. However, the level of the bit can be confirmed by reading the DBGSTR.CDBGPWRUPREQ bit.

# 2.4.2 Debug Mode Effects

This section describes the effects of debug mode, which occur both internally and externally to the CPU.

## 2.4.2.1 Low power mode

All CoreSight debug components can store the register settings even when the CPU enters Software Standby, or Snooze mode. However, AHB-AP cannot respond to On-Chip Debug (OCD) access in these low power modes. The OCD must wait for cancellation of the low power mode to access the CoreSight debug components. To request low power mode cancellation, the OCD can set the DBIRQ bit in the MCUCTRL register. For details, see section 2.5.6.3. MCUCTRL: MCU Control Register.

#### 2.4.2.2 Reset

In OCD mode, some resets depend on the CPU status and the DBGSTOPCR register setting.

Note 2. Debug authentication is defined by the Armv8-M Architecture. Enabled means that both invasive and non-invasive CPU debugging are permitted. Disabled means that both are not permitted.

Table 2.4 Reset or interrupt and mode setting

|  | Control in On-Chip I | Debug (OCD) mode             |  |  |
|--|----------------------|------------------------------|--|--|
| Reset or interrupt name                    | OCD break mode       | OCD run mode                 |  |  |
| RES pin reset                              | Same as user mode    |                              |  |  |
| Power-on reset                             | Same as user mode    |                              |  |  |
| Independent watchdog timer reset/interrupt | Does not occur*1     | Depends on DBGSTOPCR setting |  |  |
| Watchdog timer reset/interrupt             | Does not occur*1     | Depends on DBGSTOPCR setting |  |  |
| Voltage monitor 0 reset                    | Depends on DBGST0    | DPCR setting                 |  |  |
| Voltage monitor 1 reset/interrupt          | Depends on DBGST0    | DPCR setting                 |  |  |
| Voltage monitor 2 reset/interrupt          | Depends on DBGST0    | DPCR setting                 |  |  |
| SRAM parity error reset/interrupt          | Depends on DBGST0    | DPCR setting                 |  |  |
| Bus master MPU error reset/interrupt       | Same as user mode    |                              |  |  |
| Bus slave MPU error reset/interrupt        | Same as user mode    | Same as user mode            |  |  |
| CPU stack pointer error reset/interrupt    | Same as user mode    | Same as user mode            |  |  |
| Software reset                             | Same as user mode    |                              |  |  |

Note: In OCD break mode, the CPU is halted. In OCD run mode, the CPU is in OCD mode and the CPU is not halted. Note 1. The IWDT and WDT always stop in this mode.

# 2.5 Programmers Model

# 2.5.1 Address Spaces

The MCU debug system includes two CoreSight Access Ports (AP):

- AHB-AP, which is connected to the CPU bus matrix and has the same access to the system address space as the CPU
- APB-AP, which has a dedicated address space (OCD address space) and is connected to the OCDREG registers.

Figure 2.2 shows a block diagram of the AP connection and address spaces.




Figure 2.2 SWD authentication block diagram

For debugging purposes, there are two register modules, DBGREG and OCDREG. DBGREG is located in the system address space and can be accessed from the OCD emulator, the CPU, and other bus masters in the MCU. OCDREG is located in the OCD address space and can only be accessed from the OCD tool. The CPU and other bus masters cannot access OCDREG.

# 2.5.2 Cortex-M23 Peripheral Address Map

In the system address space, the Cortex-M23 core has a Private Peripheral Bus (PPB) that can only be accessed from the CPU and OCD emulator. Table 2.5 shows the address map of the MCU.

Table 2.5 Cortex-M23 peripheral address map

| Component name | Start address | End address | Note             |
|----------------|---------------|-------------|------------------|
| DWT            | 0xE000_1000   | 0xE000_1FFF | See reference 2. |
| FPB            | 0xE000_2000   | 0xE000_2FFF | See reference 2. |
| scs            | 0xE000_E000   | 0xE000_EFFF | See reference 2. |

# 2.5.3 External Debug Address Map

In the system address space, the Cortex-M23 core has external debug components. These components can be accessed from the CPU and other bus masters through the system bus. Table 2.6 shows the address map of the Cortex-M23 external debug components.

Table 2.6 External debug address map

| Component name  | Start address | End address | Note  |
|-----------------|---------------|-------------|---|
| MTB (SRAM area) | 0x2000_4000   | 0x2000_5FFF | MTB uses up to 1 KB as trace buffer<br>See reference 6. in section 2.8. References. |
| MTB (SFR area)  | 0x4001_9000   | 0x4001_9FFF | See reference 6. in section 2.8. References.  |
| ROM Table       | 0x4001_A000   | 0x4001_AFFF | See reference 6. in section 2.8. References.  |

# 2.5.4 CoreSight ROM Table

The MCU contains one CoreSight ROM Table, which lists all components implemented in the user area.

#### 2.5.4.1 ROM entries

Table 2.7 shows the ROM entries. The OCD emulator can use the ROM entries to determine which components are implemented in a system. See reference 4. for details.

Table 2.7 ROM entries

| # | Address     | Access size | R/W | Value      | Target module pointer |
|---|-------------|-------------|-----|------------|-----------------------|
| 0 | 0x4001_A000 | 32 bits     | R   | 0x9FFF4003 | SCS                   |
| 1 | 0x4001_A004 | 32 bits     | R   | 0x9FFE7003 | DWT                   |
| 2 | 0x4001_A008 | 32 bits     | R   | 0x9FFE8003 | FPB                   |
| 3 | 0x4001_A00C | 32 bits     | R   | 0xFFFFF003 | МТВ                   |
| 4 | 0x4001_A010 | 32 bits     | R   | 0x00000000 | End of entries        |

# 2.5.4.2 CoreSight component registers

The CoreSight ROM Table lists the CoreSight component registers defined in the Arm CoreSight architecture.

Table 2.8 shows the registers. See reference 5. in section 2.8. References for details of each register.

Table 2.8 CoreSight component registers in the CoreSight ROM Table (1 of 2)

| Name    | Address     | Access size | R/W | Initial value |
|---------|-------------|-------------|-----|---------------|
| MEMTYPE | 0x4001_AFCC | 32 bits     | R   | 0x0000001     |
| PIDR4   | 0x4001_AFD0 | 32 bits     | R   | 0x0000004     |
| PIDR5   | 0x4001_AFD4 | 32 bits     | R   | 0x00000000    |
| PIDR6   | 0x4001_AFD8 | 32 bits     | R   | 0x00000000    |

Table 2.8 CoreSight component registers in the CoreSight ROM Table (2 of 2)

| Name  | Address     | Access size | R/W | Initial value |
|-------|-------------|-------------|-----|---------------|
| PIDR7 | 0x4001_AFDC | 32 bits     | R   | 0x00000000    |
| PIDR0 | 0x4001_AFE0 | 32 bits     | R   | 0x000003D     |
| PIDR1 | 0x4001_AFE4 | 32 bits     | R   | 0x00000030    |
| PIDR2 | 0x4001_AFE8 | 32 bits     | R   | 0x000000A     |
| PIDR3 | 0x4001_AFEC | 32 bits     | R   | 0x00000000    |
| CIDR0 | 0x4001_AFF0 | 32 bits     | R   | 0x000000D     |
| CIDR1 | 0x4001_AFF4 | 32 bits     | R   | 0x0000010     |
| CIDR2 | 0x4001_AFF8 | 32 bits     | R   | 0x00000005    |
| CIDR3 | 0x4001_AFFC | 32 bits     | R   | 0x000000B1    |

#### 2.5.5 DBGREG Module

The DBGREG module controls the debug functionalities and is implemented as a CoreSight-compliant component.

Table 2.9 shows the DBGREG registers other than the CoreSight component registers.

Table 2.9 Non-CoreSight DBGREG registers

| Name                        |           | DAP port | Address     | Access size | R/W |
|-----------------------------|-----------|----------|-------------|-------------|-----|
| Debug Status Register       | DBGSTR    | Port 0   | 0x4001_B000 | 32 bits     | R   |
| Debug Stop Control Register | DBGSTOPCR | Port 0   | 0x4001_B010 | 32 bits     | R/W |

# 2.5.5.1 DBGSTR: Debug Status Register

Base address: DBG = 0x4001\_B000

Offset address: 0x00

| Bit position:      | 31 | 30 | 29                   | 28                   | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|----|----|----------------------|----------------------|----|----|----|----|----|----|----|----|----|----|----|----|
| Bit field:         | _  | _  | CDBG<br>PWRU<br>PACK | CDBG<br>PWRU<br>PREQ | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  |
| Value after reset: | 0  | 0  | 0                    | 0                    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15 | 14 | 13                   | 12                   | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         | _  | _  | _                    | _                    | _  | _  | _  | -  | 1  | 1  | -  | _  | _  | -  | _  | -  |
| Value after reset: | 0  | 0  | 0                    | 0                    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol       | Function   | R/W |
|-------|--------------|--|-----|
| 27:0  | _            | These bits are read as 0.  | R   |
| 28    | CDBGPWRUPREQ | Debug power-up request  0: OCD is not requesting debug power up  1: OCD is requesting debug power up                 | R   |
| 29    | CDBGPWRUPACK | Debug power-up acknowledge  0: Debug power-up request is not acknowledged  1: Debug power-up request is acknowledged | R   |
| 31:30 | _            | These bits are read as 0.  | R   |

The DBGSTR register is a status register which indicates the state of the debug power-up request to the MCU from the emulator.

# 2.5.5.2 DBGSTOPCR : Debug Stop Control Register

Base address: DBG = 0x4001\_B000

Offset address: 0x10

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24                   | 23 | 22 | 21 | 20 | 19 | 18                   | 17                   | 16                   |
|--------------------|----|----|----|----|----|----|----|----------------------|----|----|----|----|----|----------------------|----------------------|----------------------|
| Bit field:         | _  | _  | _  | _  | _  | _  | ı  | DBGS<br>TOP_<br>RPER | _  | _  | _  | _  | _  | DBGS<br>TOP_L<br>VD2 | DBGS<br>TOP_L<br>VD1 | DBGS<br>TOP_L<br>VD0 |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0                    | 0  | 0  | 0  | 0  | 0  | 0                    | 0                    | 0                    |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8                    | 7  | 6  | 5  | 4  | 3  | 2                    | 1                    | 0                    |
| Bit field:         | _  | _  | _  | _  | _  | _  | ı  | _                    | _  | _  | _  | _  | _  | _                    | DBGS<br>TOP_<br>WDT  | DBGS<br>TOP_I<br>WDT |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0                    | 0  | 0  | 0  | 0  | 0  | 0                    | 1                    | 1                    |

| Bit   | Symbol       | Function  | R/W |
|-------|--------------|---|-----|
| 0     | DBGSTOP_IWDT | Mask bit for IWDT reset/interrupt in the OCD run mode In the OCD break mode, the reset/interrupt is masked and IWDT counter is stopped, regardless of this bit value. | R/W |
|       |              | Enable IWDT reset/interrupt     Mask IWDT reset/interrupt and stop IWDT counter   |     |
| 1     | DBGSTOP_WDT  | Mask bit for WDT reset/interrupt in the OCD run mode In the OCD break mode, the reset/interrupt is masked and WDT counter is stopped, regardless of this bit value.   | R/W |
|       |              | Enable WDT reset/interrupt     Mask WDT reset/interrupt and stop WDT counter  |     |
| 15:2  | _            | These bits are read as 0. The write value should be 0.  | R/W |
| 16    | DBGSTOP_LVD0 | Mask bit for LVD0 reset   | R/W |
|       |              | 0: Enable LVD0 reset 1: Mask LVD0 reset   |     |
| 17    | DBGSTOP_LVD1 | Mask bit for LVD1 reset/interrupt   | R/W |
|       |              | Enable LVD1 reset/interrupt     Mask LVD1 reset/interrupt   |     |
| 18    | DBGSTOP_LVD2 | Mask bit for LVD2 reset/interrupt   | R/W |
|       |              | Enable LVD2 reset/interrupt     Mask LVD2 reset/interrupt   |     |
| 23:19 | _            | These bits are read as 0. The write value should be 0.  | R/W |
| 24    | DBGSTOP_RPER | Mask bit for SRAM parity error reset/interrupt  | R/W |
|       |              | Enable SRAM parity error reset/interrupt     Mask SRAM parity error reset/interrupt   |     |
| 31:25 | _            | These bits are read as 0. The write value should be 0.  | R/W |

The Debug Stop Control Register (DBGSTOPCR) controls the functional stop in OCD mode. All bits in the register are regarded as 0 when the MCU is not in OCD mode.

# 2.5.5.3 DBGREG CoreSight component registers

The DBGREG module provides the CoreSight component registers defined in the Arm CoreSight architecture.

Table 2.10 shows the registers. See reference 4. in section 2.8. References for details of each register.

Table 2.10 DBGREG CoreSight component registers (1 of 2)

| Name  | Address     | Access size | R/W | Initial value |
|-------|-------------|-------------|-----|---------------|
| PIDR4 | 0x4001_BFD0 | 32 bits     | R   | 0x00000004    |
| PIDR5 | 0x4001_BFD4 | 32 bits     | R   | 0x00000000    |

Table 2.10 DBGREG CoreSight component registers (2 of 2)

| Name  | Address     | Access size | R/W | Initial value |
|-------|-------------|-------------|-----|---------------|
| PIDR6 | 0x4001_BFD8 | 32 bits     | R   | 0x00000000    |
| PIDR7 | 0x4001_BFDC | 32 bits     | R   | 0x00000000    |
| PIDR0 | 0x4001_BFE0 | 32 bits     | R   | 0x00000005    |
| PIDR1 | 0x4001_BFE4 | 32 bits     | R   | 0x00000030    |
| PIDR2 | 0x4001_BFE8 | 32 bits     | R   | 0x000001A     |
| PIDR3 | 0x4001_BFEC | 32 bits     | R   | 0x00000000    |
| CIDR0 | 0x4001_BFF0 | 32 bits     | R   | 0x000000D     |
| CIDR1 | 0x4001_BFF4 | 32 bits     | R   | 0x00000F0     |
| CIDR2 | 0x4001_BFF8 | 32 bits     | R   | 0x00000005    |
| CIDR3 | 0x4001_BFFC | 32 bits     | R   | 0x000000B1    |

#### 2.5.6 OCDREG Module

The OCDREG module are only accessible by the On-Chip Debug (OCD) emulator. OCDREG is implemented as a CoreSight-compliant component.

Table 2.11 lists the OCDREG registers.

Table 2.11 OCDREG registers


| Name                              |         | DAP port | Address     | Access size | R/W |
|-----------------------------------|---------|----------|-------------|-------------|-----|
| ID Authentication Code Register 0 | IAUTH0  | Port 1   | 0x8000_0000 | 32 bits     | W   |
| ID Authentication Code Register 1 | IAUTH1  | Port 1   | 0x8000_0100 | 32 bits     | W   |
| ID Authentication Code Register 2 | IAUTH2  | Port 1   | 0x8000_0200 | 32 bits     | W   |
| ID Authentication Code Register 3 | IAUTH3  | Port 1   | 0x8000_0300 | 32 bits     | W   |
| MCU Status Register               | MCUSTAT | Port 1   | 0x8000_0400 | 32 bits     | R   |
| MCU Control Register              | MCUCTRL | Port 1   | 0x8000_0410 | 32 bits     | R/W |

Note: OCDREG is located in the dedicated OCD address space. This address map is independent from the system address map. See section 2.5.2. Cortex-M23 Peripheral Address Map.

# 2.5.6.1 IAUTHn : ID Authentication Code Register (n = 0 to 3)

Four authentication registers are provided for writing the 128-bit key. These registers must be written in sequential order from IAUTHn (n = 0 to 3).

The initial value of the registers is all 0xFFFFFFF. This means that SWD access is initially permitted when the ID code in the OSIS register has the initial value. See section 2.7.1. Unlock ID Code.



# 2.5.6.2 MCUSTAT : MCU Status Register

Base address: CPU\_OCD = 0x8000\_0000

Offset address: 0x400

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18                 | 17           | 16   |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|--------------|------|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _                  | _            | _    |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0                  | 0            | 0    |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2                  | 1            | 0    |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | CPUS<br>TOPC<br>LK | CPUS<br>LEEP | AUTH |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1/0*1              | 1/0*1        | 0    |

| Bit  | Symbol     | Function   | R/W |
|------|------------|--|-----|
| 0    | AUTH       | Authentication status  0: Authentication failed  1: Authentication succeeded | R   |
| 1    | CPUSLEEP   | Sleep mode status  0: CPU is not in Sleep mode  1: CPU in Sleep mode         | R   |
| 2    | CPUSTOPCLK | CPU clock status  0: CPU clock is not stopped.  1: CPU clock is stopped.     | R   |
| 31:3 | _          | These bits are read as 0.  | R   |

Note 1. Depends on the MCU status.

# 2.5.6.3 MCUCTRL: MCU Control Register

Base address: CPU\_OCD = 0x8000\_0000

Offset address: 0x410

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24    | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16         |
|--------------------|----|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|------------|
| Bit field:         | _  | _  | -  | _  | _  | _  | _  | _     | _  | _  | _  | _  | _  | -  | _  | -          |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0          |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8     | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0          |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | DBIRQ | _  | _  | _  | _  | _  | _  | _  | EDBG<br>RQ |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0          |

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | EDBGRQ | External Debug Request   | R/W |
|     |        | Writing 1 to the bit causes a CPU halt. When the EDBGRQ bit is set to 0 or the CPU is halted, the EDBGRQ bit is cleared.  0: Debug event not requested  1: Debug event requested |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0.   | R/W |
| 8   | DBIRQ  | Debug Interrupt Request Writing 1 to the bit wakes up the MCU from low power mode. The condition can be cleared by writing 0 to the DBIRQ bit.                                   | R/W |
|     |        | Debug interrupt not requested     Debug interrupt requested  |     |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 31:9 | _      | These bits are read as 0. The write value should be 0. | R/W |

Note: Set DBIRQ and EDBGRQ to the same value.

## 2.5.6.4 OCDREG CoreSight component registers

The OCDREG module provides the CoreSight component registers defined in the Arm CoreSight architecture.

Table 2.12 shows the registers. See reference 4. in section 2.8. References for details of each register.

Table 2.12 OCDREG CoreSight component registers

| Name  | Address     | Access size | R/W | Initial value |
|-------|-------------|-------------|-----|---------------|
| PIDR4 | 0x8000_0FD0 | 32 bits     | R   | 0x00000004    |
| PIDR5 | 0x8000_0FD4 | 32 bits     | R   | 0x0000000     |
| PIDR6 | 0x8000_0FD8 | 32 bits     | R   | 0x0000000     |
| PIDR7 | 0x8000_0FDC | 32 bits     | R   | 0x0000000     |
| PIDR0 | 0x8000_0FE0 | 32 bits     | R   | 0x00000004    |
| PIDR1 | 0x8000_0FE4 | 32 bits     | R   | 0x00000030    |
| PIDR2 | 0x8000_0FE8 | 32 bits     | R   | 0x0000000A    |
| PIDR3 | 0x8000_0FEC | 32 bits     | R   | 0x00000000    |
| CIDR0 | 0x8000_0FF0 | 32 bits     | R   | 0x000000D     |
| CIDR1 | 0x8000_0FF4 | 32 bits     | R   | 0x00000F0     |
| CIDR2 | 0x8000_0FF8 | 32 bits     | R   | 0x00000005    |
| CIDR3 | 0x8000_0FFC | 32 bits     | R   | 0x000000B1    |

# 2.6 SysTick Timer

The SysTick timer provides a simple 24-bit down counter. The reference clock for the timer can be selected as the CPU clock (ICLK) or SysTick timer clock (SYSTICCLK). See section 8, Clock Generation Circuit and reference 1. in section 2.8. References for details.

#### 2.7 OCD Emulator Connection

A SWD authentication mechanism checks access permission for debug and MCU resources. To obtain full debug functionality, a pass result of the authentication mechanism is required.

Figure 2.3 shows a block diagram of the authentication mechanism.




Figure 2.3 SWD Authentication mechanism block diagram

An ID comparator is available in the MCU for authentication. The comparator compares the 128-bit IAUTH output from the OCDREG and the 128-bit unlock ID code from the option-setting memory. When the two outputs are identical, the CPU debug functions and system bus access from the OCD emulator are permitted.

After the OCD emulator gets access permission, the OCD emulator must set the DBGEN bit in the System Control OCD Control Register (SYOCDCR). In addition, the OCD emulator must clear the DBGEN bit before disconnecting. See section 10.2.12. SYOCDCR: System Control OCD Control Register.

#### 2.7.1 Unlock ID Code

## 2.7.2 DBGEN

After the OCD emulator gets access permission, the OCD emulator must set the DBGEN bit in the System Control OCD Control Register (SYOCDCR). In addition, the OCD emulator must clear the DBGEN bit before disconnecting it. See section 10, Low Power Modes for details.

#### 2.7.3 Restrictions on Connecting an OCD emulator

This section describes the restrictions on emulator access.

# 2.7.3.1 Starting connection while in low power mode

When starting a SWD connection from an OCD emulator, the MCU must be in Normal or Sleep mode. If the MCU is in Software Standby or Snooze mode, the OCD emulator can cause the MCU to hang.

#### 2.7.3.2 Changing low power mode while in OCD mode

When the MCU is in OCD mode, the low power mode can be changed. However, system bus access from AHB-AP is prohibited in Software Standby or Snooze mode. Only SWJ-DP, APB-AP, and OCDREG can be accessed from the OCD emulator in these modes. Table 2.13 shows the restrictions.

| <b>Table 2.13</b> | Restrictions | hy mode   |
|-------------------|--------------|-----------|
| Iable 2.13        | 1/630100013  | DV IIIUUE |

| Active mode      | Start OCD emulator connection | Change low power mode | Access AHB-AP and system bus | Access APB-AP and OCDREG |
|------------------|-------------------------------|-----------------------|------------------------------|--------------------------|
| Normal           | Yes                           | Yes                   | Yes                          | Yes                      |
| Sleep            | Yes                           | Yes                   | Yes                          | Yes                      |
| Software Standby | No                            | Yes                   | No                           | Yes                      |
| Snooze           | No                            | Yes                   | No                           | Yes                      |

If system bus access is required in Software Standby or Snooze mode, set the MCUCTRL.DBIRQ bit in OCDREG to wake up the MCU from the low power modes. Simultaneously, by asserting the MCUCTRL.DBIRQ bit in OCDREG, the OCD emulator can wake up the MCU without starting CPU execution by using a CPU break.

# 2.7.3.3 Modify the unlock ID code in OSIS

After modifying the unlock ID code in the OSIS, the OCD emulator must reset the MCU by asserting the RES pin or setting the SYSRESETREQ bit of the Application Interrupt and Reset Control Register in the system control block to 1. The modified unlock ID code is reflected after reset. For the system control block, see reference 2. listed in section 2.8. References.

The emulator must set the modified unlock ID code in the IAUTH0 to IAUTH3 registers immediately before the MCU is placed in the reset state. When the IAUTH0 to IAUTH3 registers have been overwritten, writing to the SYSRESETREQ bit is not possible. Place the MCU in the reset state by asserting the signal on the RES pin.

## 2.7.3.4 Connecting sequence and SWD authentication

Because the OCD emulator is protected by the SWD authentication mechanism, the OCD might be required to input the ID code to the SWD authentication registers. The OSIS value in the option-setting memory determines whether the code is required. After negation of the RES pin, a wait time is required before comparing the OSIS value at cold start. See section 36.3.3. Reset Timing. The SWD authentication process is described in detail below.

#### (1) When MSB of the OSIS register is 0 (bit [127] = 0)

The ID code is always a mismatch and connection to the OCD is prohibited.

#### (2) When bits in the OSIS register is all 1s (initial value)

ID authentication is not required and the OCD can use the AHB-AP without authentication. For details of the settings for using the AHB-AP, see reference 4. in section 2.8. References.

- 1. Connect the OCD emulator to the MCU through the SWD interface.
- 2. Set up SWJ-DP to access the DAP bus. In the setup, the OCD emulator must assert CDBGPWRUPREQ in the SWJ-DP Control Status Register, then wait until CDBGPWRUPACK in the same register is asserted.
- 3. Set up the AHB-AP to access the system address space. The AHB-AP is connected to the DAP bus port 0.
- 4. Start accessing the CPU debug resources using the AHB-AP.

#### (3) When OSIS[127:126] = 10b

ID authentication is required and the OCD must write the unlock code to the IAUTH registers 0 to 3 in OCDREG before using the AHB-AP.

- 1. Connect the OCD debugger to the MCU through the SWD interface.
- 2. Set up SWJ-DP to access the DAP bus. In the setup, the OCD emulator must assert CDBGPWRUPREQ in SWJ-DP Control Status Register, then wait until CDBGPWRUPACK in the same register is asserted.
- 3. Set up the APB-AP to access OCDREG. The APB-AP is connected to the DAP bus port 1.
- 4. Write the 128-bit ID code to IAUTH registers 0 to 3 in OCDREG using the APB-AP.
- 5. If the 128-bit ID code matches the OSIS value, the AHB-AP is authorized to issue an AHB transaction. The authorization result can be confirmed by the AUTH bit in the MCUSTAT Register or the DbgStatus bit in the AHB-AP Control Status Word Register.

- When the DbgStatus bit is 1, the 128-bit ID code is a match with the OSIS value. AHB transfers are permitted.
- When the DbgStatus bit is 0, the 128-bit ID code is not a match with the OSIS value. AHB transfers are not permitted.
- 6. Set up the AHB-AP to access the system address space. The AHB-AP is connected to the DAP bus port 0.
- 7. Start accessing the CPU debug resources using the AHB-AP.

#### (4) When OSIS[127:126] = 11b

OCD authentication is required and the OCD must write the unlock ID code to the IAUTH registers 0 to 3 in OCDREG. The connection sequence is the same when OSIS[127:126] is 10b except for "ALERASE" capability.

When IATUH registers 0 to 3 are "ALERASE" in ASCII code, the contents of the code flash, data flash, and configuration area are erased at once. See section 32, Flash Memory for details.

The ALeRASE sequence is as follows:

- 1. Connect the OCD debugger to the MCU through the SWD interface.
- 2. Set up SWJ-DP to access the DAP bus. In the setup, the OCD emulator must assert CDBGPWRUPREQ in the SWJ-DP Control Status Register, then wait until CDBGPWRUPACK in the same register is asserted.
- 3. Set up the APB-AP to access OCDREG. The APB-AP is connected to the DAP bus port 1.
- 4. Write the 128-bit ID code to IAUTH registers 0 to 3 in OCDREG using the APB-AP.
- 5. If the 128-bit ID code is "ALeRASE" in ASCII code (0x414C\_6552\_4153\_45FF\_FFFF\_FFFF\_FFFF), the contents of the code flash, data flash, and configuration area are erased. Thereafter, the MCU transitions to Sleep mode.

#### 2.8 References

- 1. ARM®v8-M Architecture Reference Manual (ARM DDI 0553B.a)
- 2. ARM® Cortex®-M23 Processor Technical Reference Manual (ARM DDI 0550C)
- 3. ARM® Cortex®-M23 Device Generic User Guide (ARM DUI 1095A)
- 4. ARM<sup>®</sup> CoreSight<sup>™</sup> SoC-400 Technical Reference Manual (ARM DDI 0480G)
- 5. ARM<sup>®</sup> CoreSight<sup>™</sup> Architecture Specification (ARM IHI 0029E)
- 6. ARM<sup>®</sup> CoreSight<sup>™</sup> MTB-M23 Technical Reference Manual (ARM DDI 0564C)

# 2.9 Usage Notes

The memory cannot be debugged if the security MPU is enabled. Disable the security MPU when debug a program. OCD emulation connection only valid when SECMPUAC register is 0xFFFF FFFF.

RA2E2 User's Manual 3. Operating Modes

# 3. Operating Modes

# 3.1 Operating Mode Types and Selection

Table 3.1 shows the selection of operating modes by the mode-setting pin. For details on each of the operating modes, see section 3.2. Details of Operating Modes. Operation starts when the on-chip flash memory is enabled, regardless of the mode in which operation started.

Table 3.1 Selection of operating modes by the mode-setting pin

| Mode-setting pin (MD) | Operating mode   |
|-----------------------|------------------|
| 1                     | Single-chip mode |
| 0                     | SCI boot mode    |

# 3.2 Details of Operating Modes

# 3.2.1 Single-Chip Mode

In single-chip mode, all I/O pins are available for use as input or output port, inputs or outputs for peripheral functions, or as interrupt inputs.

When a reset is released while the MD pin is high, the MCU starts in single-chip mode and the on-chip flash is enabled.

#### 3.2.2 SCI Boot Mode

In this mode, the on-chip flash memory programming routine (SCI boot program), stored in the boot area within the MCU, is used. The on-chip flash, including code flash memory and data flash memory, can be modified from outside the MCU by using a universal asynchronous receiver/transmitter (UART) SCI. For details, see section 32, Flash Memory. The MCU starts in SCI boot mode if the MD pin is held low on release from the reset state.

# 3.3 Operating Modes Transitions

#### 3.3.1 Operating Mode Transitions as Determined by the Mode-Setting Pin

Figure 3.1 shows operating mode transitions determined by the MD pin settings.




Figure 3.1 Mode-setting pin level and operating mode

RA2E2 User's Manual 4. Address Space

# 4. Address Space

# 4.1 Address Space

The MCU supports a 4-GB linear address space ranging from 0x0000\_0000 to 0xFFFF\_FFFF that can contain both program and data. Figure 4.1 shows the memory map of a 64-KB/32-KB/16-KB flash product.




Figure 4.1 Memory map

# 5. Resets

# 5.1 Overview

The MCU provides 12 resets. Table 5.1 lists the reset names and sources.

Table 5.1 Reset names and sources

| Reset name                       | Source   |
|----------------------------------|--|
| RES pin reset                    | Voltage input to the RES pin is driven low                           |
| Power-on reset                   | VCC rise (voltage detection V <sub>POR</sub> )*1                     |
| Independent watchdog timer reset | IWDT underflow or refresh error                                      |
| Watchdog timer reset             | WDT underflow or refresh error                                       |
| Voltage monitor 0 reset          | VCC fall (voltage detection V <sub>det0</sub> )*1                    |
| Voltage monitor 1 reset          | VCC fall (voltage detection V <sub>det1</sub> )*1                    |
| Voltage monitor 2 reset          | VCC fall (voltage detection V <sub>det2</sub> )*1                    |
| SRAM parity error reset          | SRAM parity error detection  |
| Bus master MPU error reset       | Bus master MPU error detection                                       |
| Bus slave MPU error reset        | Bus slave MPU error detection  |
| CPU stack pointer error reset    | CPU stack pointer error detection                                    |
| Software reset                   | Register setting (use the Arm® software reset bit AIRCR.SYSRESETREQ) |

Note 1. For details on the voltages to be monitored (V<sub>POR</sub>, V<sub>det0</sub>, V<sub>det1</sub>, and V<sub>det2</sub>), see section 7, Low Voltage Detection (LVD) and section 36, Electrical Characteristics.

The internal state and pins are initialized by a reset. Table 5.2 and Table 5.3 list the targets initialized by resets.

Table 5.2 Reset detect flags initialized by each reset source (1 of 5)

|  | Reset source  |                |                               |  |                         |
|--|---------------|----------------|-------------------------------|--|-------------------------|
| Flags to be initialized                                      | RES pin reset | Power-on reset | Voltage<br>monitor 0<br>reset | Independent<br>watchdog<br>timer reset | Watchdog<br>timer reset |
| Power-On Reset Detect Flag (RSTSR0.PORF)                     | 1             | _              | _                             | _                                      | _                       |
| Voltage Monitor 0 Reset Detect Flag (RSTSR0.LVD0RF)          | <b>✓</b>      | 1              | _                             | _                                      | _                       |
| Independent Watchdog Timer Reset Detect Flag (RSTSR1.IWDTRF) | 1             | 1              | 1                             | _                                      | _                       |
| Watchdog Timer Reset Detect Flag<br>(RSTSR1.WDTRF)           | 1             | 1              | 1                             | _                                      | _                       |
| Voltage Monitor 1 Reset Detect Flag<br>(RSTSR0.LVD1RF)       | 1             | 1              | ✓                             | _                                      | _                       |
| Voltage Monitor 2 Reset Detect Flag (RSTSR0.LVD2RF)          | 1             | 1              | ✓                             | _                                      | _                       |
| Software Reset Detect Flag (RSTSR1.SWRF)                     | 1             | 1              | 1                             | _                                      | _                       |
| SRAM Parity Error Reset Detect Flag (RSTSR1.RPERF)           | 1             | 1              | 1                             | _                                      | _                       |
| Bus Slave MPU Error Reset Detect Flag (RSTSR1.BUSSRF)        | 1             | 1              | ✓                             | _                                      | _                       |
| Bus Master MPU Error Reset Detect Flag (RSTSR1.BUSMRF)       | 1             | 1              | 1                             | _                                      | _                       |
| CPU Stack Pointer Error Reset Detect Flag (RSTSR1.SPERF)     | 1             | 1              | 1                             | _                                      | _                       |

Table 5.2 Reset detect flags initialized by each reset source (2 of 5)

|  | Reset source  |                |                               |  |                         |  |
|--|---------------|----------------|-------------------------------|--|-------------------------|--|
| Flags to be initialized                                | RES pin reset | Power-on reset | Voltage<br>monitor 0<br>reset | Independent<br>watchdog<br>timer reset | Watchdog<br>timer reset |  |
| Cold Start/Warm Start Determination Flag (RSTSR2.CWSF) | _             | 1              | _                             | _                                      | _                       |  |

Table 5.2 Reset detect flags initialized by each reset source (3 of 5)

|  | Reset source                  |                               |                |                         |  |  |
|--|-------------------------------|-------------------------------|----------------|-------------------------|--|--|
| Flags to be initialized                                      | Voltage<br>monitor 1<br>reset | Voltage<br>monitor 2<br>reset | Software reset | SRAM parity error reset |  |  |
| Power-On Reset Detect Flag (RSTSR0.PORF)                     | _                             | _                             | _              | _                       |  |  |
| Voltage Monitor 0 Reset Detect Flag (RSTSR0.LVD0RF)          | _                             | _                             | _              | _                       |  |  |
| Independent Watchdog Timer Reset Detect Flag (RSTSR1.IWDTRF) | _                             | _                             | _              | _                       |  |  |
| Watchdog Timer Reset Detect Flag (RSTSR1.WDTRF)              | _                             | _                             | _              | _                       |  |  |
| Voltage Monitor 1 Reset Detect Flag<br>(RSTSR0.LVD1RF)       | _                             | _                             | _              | _                       |  |  |
| Voltage Monitor 2 Reset Detect Flag (RSTSR0.LVD2RF)          | _                             | _                             | _              | _                       |  |  |
| Software Reset Detect Flag (RSTSR1.SWRF)                     | _                             | _                             | _              | _                       |  |  |
| SRAM Parity Error Reset Detect Flag (RSTSR1.RPERF)           | _                             | _                             | _              | _                       |  |  |
| Bus Slave MPU Error Reset Detect Flag (RSTSR1.BUSSRF)        | _                             | _                             | _              | _                       |  |  |
| Bus Master MPU Error Reset Detect Flag (RSTSR1.BUSMRF)       | _                             | _                             | _              | _                       |  |  |
| CPU Stack Pointer Error Reset Detect Flag (RSTSR1.SPERF)     | _                             | _                             | _              | _                       |  |  |
| Cold Start/Warm Start Determination Flag (RSTSR2.CWSF)       | _                             | _                             | _              | _                       |  |  |

Table 5.2 Reset detect flags initialized by each reset source (4 of 5)

|  | Reset source                     |                                 |                               |
|--|----------------------------------|---------------------------------|-------------------------------|
| Flags to be initialized                                      | Bus master<br>MPU error<br>reset | Bus slave<br>MPU error<br>reset | CPU stack pointer error reset |
| Power-On Reset Detect Flag (RSTSR0.PORF)                     | _                                | _                               | _                             |
| Voltage Monitor 0 Reset Detect Flag (RSTSR0.LVD0RF)          | _                                | _                               | _                             |
| Independent Watchdog Timer Reset Detect Flag (RSTSR1.IWDTRF) | _                                | _                               | _                             |
| Watchdog Timer Reset Detect Flag (RSTSR1.WDTRF)              | _                                | _                               | _                             |
| Voltage Monitor 1 Reset Detect Flag (RSTSR0.LVD1RF)          | _                                | _                               | _                             |
| Voltage Monitor 2 Reset Detect Flag (RSTSR0.LVD2RF)          | _                                | _                               | _                             |
| Software Reset Detect Flag (RSTSR1.SWRF)                     | _                                | _                               | _                             |
| SRAM Parity Error Reset Detect Flag (RSTSR1.RPERF)           | _                                | _                               | _                             |
| Bus Slave MPU Error Reset Detect Flag (RSTSR1.BUSSRF)        | _                                | _                               | _                             |
| Bus Master MPU Error Reset Detect Flag (RSTSR1.BUSMRF)       | _                                | -                               | _                             |

Table 5.2 Reset detect flags initialized by each reset source (5 of 5)

|  | Reset source                     | Reset source                    |                               |  |
|--|----------------------------------|---------------------------------|-------------------------------|--|
| Flags to be initialized                                  | Bus master<br>MPU error<br>reset | Bus slave<br>MPU error<br>reset | CPU stack pointer error reset |  |
| CPU Stack Pointer Error Reset Detect Flag (RSTSR1.SPERF) | _                                | _                               | _                             |  |
| Cold Start/Warm Start Determination Flag (RSTSR2.CWSF)   | _                                | _                               | _                             |  |

Note: ✓: Initialized to 0
—: Not initialized

Table 5.3 Module-related registers initialized by each reset source (1 of 4)

|   |   | Reset source   |                               |                                  |                         |          |
|---|---|----------------|-------------------------------|----------------------------------|-------------------------|----------|
| Registers to be initialized                               | RES pin reset                                 | Power-on reset | Voltage<br>monitor 0<br>reset | Independent watchdog timer reset | Watchdog<br>timer reset |          |
| Registers related to the IWDT                             | IWDTRR, IWDTSR                                | 1              | 1                             | 1                                | 1                       | 1        |
| Registers related to the WDT                              | WDTRR, WDTCR,<br>WDTSR, WDTRCR,<br>WDTCSTPR   | 1              | ✓                             | 1                                | 1                       | 1        |
| Registers related to the voltage monitor function 1       | LVD1CR0,<br>LVCMPCR.LVD1E,<br>LVDLVLR.LVD1LVL | 1              | 1                             | 1                                | 1                       | 1        |
|   | LVD1CR1/LVD1SR                                | 1              | 1                             | 1                                | 1                       | 1        |
| Registers related to the voltage monitor function 2       | LVD2CR0,<br>LVCMPCR.LVD2E,<br>LVDLVLR.LVD2LVL | 1              | ✓                             | 1                                | 1                       | 1        |
|   | LVD2CR1/LVD2SR                                | 1              | 1                             | 1                                | 1                       | 1        |
| Register related to the                                   | LOCOCR  | 1              | 1                             | 1                                | 1                       | 1        |
| LOCO  | LOCOUTCR                                      | _              | 1                             | 1                                | _                       | <u> </u> |
| Register related to the AGT                               |   | _              | 1                             | 1                                | _                       | <u> </u> |
| Register related to the MPU                               |   | 1              | 1                             | 1                                | 1                       | 1        |
| Registers other than those shown, CPU, and internal state |   | 1              | 1                             | 1                                | 1                       | 1        |

Table 5.3 Module-related registers initialized by each reset source (2 of 4)

|   |   | Reset source                  |                |                         |   |  |  |
|---|---|-------------------------------|----------------|-------------------------|---|--|--|
| Registers to be initialized   | Voltage<br>monitor 1<br>reset               | Voltage<br>monitor 2<br>reset | Software reset | SRAM parity error reset |   |  |  |
| Registers related to the IWDT   | IWDTRR IWDTSR                               | 1                             | 1              | 1                       | 1 |  |  |
| Registers related to the WDT  | WDTRR, WDTCR,<br>WDTSR, WDTRCR,<br>WDTCSTPR | 1                             | 1              | 1                       | 1 |  |  |
| Registers related to the voltage monitor function 1   |   |                               | _              | _                       | _ |  |  |
|   | LVD1CR1/LVD1SR                              | _                             | _              | _                       | _ |  |  |
| Registers related to the voltage monitor function 2 LVD2CR0, LVCMPCR.LVD2E, LVDLVLR.LVD2LVL |   | _                             | _              | _                       | _ |  |  |
|   | LVD2CR1/LVD2SR                              | _                             | _              | _                       | _ |  |  |

Table 5.3 Module-related registers initialized by each reset source (3 of 4)

|   | Reset source                  | Reset source                  |                |                         |   |  |  |  |
|---|-------------------------------|-------------------------------|----------------|-------------------------|---|--|--|--|
| Registers to be initialized                               | Voltage<br>monitor 1<br>reset | Voltage<br>monitor 2<br>reset | Software reset | SRAM parity error reset |   |  |  |  |
| Register related to the LOCO                              | LOCOCR                        | 1                             | 1              | 1                       | ✓ |  |  |  |
|   | LOCOUTCR                      | 1                             | 1              | _                       | _ |  |  |  |
| Register related to the AGT                               |                               | 1                             | 1              | _                       | _ |  |  |  |
| Register related to the MPU                               |                               | 1                             | 1              | 1                       | 1 |  |  |  |
| Registers other than those shown, CPU, and internal state |                               | 1                             | 1              | 1                       | 1 |  |  |  |

Table 5.3 Module-related registers initialized by each reset source (4 of 4)

|   |   | Reset source                     |                                 |                               |  |  |
|---|---|----------------------------------|---------------------------------|-------------------------------|--|--|
| Registers to be initialized                             |   | Bus master<br>MPU error<br>reset | Bus slave<br>MPU error<br>reset | CPU stack pointer error reset |  |  |
| Registers related to the IWDT                           | IWDTRR, IWDTSR                                | 1                                | 1                               | <b>✓</b>                      |  |  |
| Registers related to the WDT                            | WDTRR, WDTCR, WDTSR,<br>WDTRCR, WDTCSTPR      | 1                                | 1                               | 1                             |  |  |
| Registers related to the voltage monitor function 1     | LVD1CR0,<br>LVCMPCR.LVD1E,<br>LVDLVLR.LVD1LVL | _                                | _                               | _                             |  |  |
|   | LVD1CR1/LVD1SR                                | _                                | _                               | _                             |  |  |
| Registers related to the voltage monitor function 2     | LVD2CR0,<br>LVCMPCR.LVD2E,<br>LVDLVLR.LVD2LVL | _                                | _                               | _                             |  |  |
|   | LVD2CR1/LVD2SR                                | _                                | _                               | _                             |  |  |
| Register related to the LOCO                            | LOCOCR  | 1                                | 1                               | 1                             |  |  |
|   | LOCOUTCR                                      | _                                | _                               | _                             |  |  |
| Register related to the AGT                             | _   | _                                | _                               |                               |  |  |
| Register related to the MPU                             |   |                                  | _                               | _                             |  |  |
| Registers other than those shown, CPU, and internal sta | ate   | 1                                | 1                               | 1                             |  |  |

Note: ✓: Initialized
—: Not initialized

Table 5.4 show the states of LOCO when a reset occurs.

Table 5.4 States of LOCO when a reset occurs

|      |                   | Reset source          |       |
|------|-------------------|-----------------------|-------|
|      |                   | POR/LVD0/LVD1/LVD2    | Other |
| LOCO | Enable or disable | Initialized to enable |       |

When a reset is canceled, reset exception handling starts.

Table 5.5 lists the pin related to the reset function.

Table 5.5 Pin related to reset

| Pin name | I/O   | Function  |
|----------|-------|-----------|
| RES      | Input | Reset pin |

# 5.2 Register Descriptions

# 5.2.1 RSTSR0 : Reset Status Register 0

Base address: SYSC = 0x4001\_E000

Offset address: 0x410



| Bit | Symbol | Function  | R/W   |
|-----|--------|---|-------|
| 0   | PORF   | Power-On Reset Detect Flag  | R/W*2 |
|     |        | O: Power-on reset not detected Power-on reset detected  |       |
| 1   | LVD0RF | Voltage Monitor 0 Reset Detect Flag   | R/W*2 |
|     |        | <ul><li>0: Voltage monitor 0 reset not detected</li><li>1: Voltage monitor 0 reset detected</li></ul> |       |
| 2   | LVD1RF | Voltage Monitor 1 Reset Detect Flag   | R/W*2 |
|     |        | <ul><li>0: Voltage monitor 1 reset not detected</li><li>1: Voltage monitor 1 reset detected</li></ul> |       |
| 3   | LVD2RF | Voltage Monitor 2 Reset Detect Flag   | R/W*2 |
|     |        | <ul><li>0: Voltage monitor 2 reset not detected</li><li>1: Voltage monitor 2 reset detected</li></ul> |       |
| 7:4 | _      | These bits are read as 0. The write value should be 0.  | R/W   |

Note 1. The value after reset depends on the reset source.

Note 2. The register is cleared when a reset source listed in section 5.1. Overview occurs or when 0 is written to clear a flag. Bits other than the flag that is cleared should be set to 1.

# PORF flag (Power-On Reset Detect Flag)

The PORF flag indicates that a power-on reset occurred.

[Setting condition]

• When a power-on reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When PORF is read as 1 and then 0 is written to PORF

#### LVD0RF flag (Voltage Monitor 0 Reset Detect Flag)

The LVD0RF flag indicates that the VCC voltage fell below V<sub>det0</sub>.

[Setting condition]

• When a voltage monitor 0 reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When LVD0RF is read as 1 and then 0 is written to LVD0RF.

#### LVD1RF flag (Voltage Monitor 1 Reset Detect Flag)

The LVD1RF flag indicates that the VCC voltage fell below V<sub>det1</sub>.

[Setting condition]

• When a voltage monitor 1 reset occurs.

#### [Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When LVD1RF is read as 1 and then 0 is written to LVD1RF

#### LVD2RF flag (Voltage Monitor 2 Reset Detect Flag)

The LVD2RF flag indicates that the VCC voltage fell below V<sub>det2</sub>.

#### [Setting condition]

• When a voltage monitor 2 reset occurs.

#### [Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When LVD2RF is read as 1 and then 0 is written to LVD2RF

# 5.2.2 RSTSR1: Reset Status Register 1

Base address: SYSC = 0x4001\_E000

Offset address: 0x0C0

| Bit position:      | 15 | 14 | 13 | 12        | 11         | 10         | 9 | 8         | 7 | 6 | 5 | 4 | 3 | 2    | 1         | 0          |   |
|--------------------|----|----|----|-----------|------------|------------|---|-----------|---|---|---|---|---|------|-----------|------------|---|
| Bit field:         | _  | _  | _  | SPER<br>F | BUSM<br>RF | BUSS<br>RF | _ | RPER<br>F | _ | _ | _ | _ | _ | SWRF | WDTR<br>F | IWDT<br>RF | İ |
| Value after reset: | 0  | 0  | 0  | x*1       | x*1        | x*1        | 0 | x*1       | 0 | 0 | 0 | 0 | 0 | x*1  | x*1       | x*1        |   |

| Bit   | Symbol | Function   | R/W               |
|-------|--------|--|-------------------|
| 0     | IWDTRF | Independent Watchdog Timer Reset Detect Flag  0: Independent watchdog timer reset not detected  1: Independent watchdog timer reset detected | R/W <sup>*2</sup> |
| 1     | WDTRF  | Watchdog Timer Reset Detect Flag  0: Watchdog timer reset not detected  1: Watchdog timer reset detected                                     | R/W <sup>*2</sup> |
| 2     | SWRF   | Software Reset Detect Flag  0: Software reset not detected  1: Software reset detected   | R/W*2             |
| 7:3   | _      | These bits are read as 0. The write value should be 0.   | R/W               |
| 8     | RPERF  | SRAM Parity Error Reset Detect Flag  0: SRAM parity error reset not detected  1: SRAM parity error reset detected                            | R/W <sup>*2</sup> |
| 9     | _      | This bit is read as 0. The write value should be 0.  | R/W               |
| 10    | BUSSRF | Bus Slave MPU Error Reset Detect Flag  0: Bus slave MPU error reset not detected  1: Bus slave MPU error reset detected                      | R/W <sup>*2</sup> |
| 11    | BUSMRF | Bus Master MPU Error Reset Detect Flag  0: Bus master MPU error reset not detected  1: Bus master MPU error reset detected                   | R/W <sup>*2</sup> |
| 12    | SPERF  | CPU Stack Pointer Error Reset Detect Flag  0: CPU stack pointer error reset not detected  1: CPU stack pointer error reset detected          | R/W <sup>*2</sup> |
| 15:13 | -      | These bits are read as 0. The write value should be 0.   | R/W               |

Note 1. The value after reset depends on the reset source.

## **IWDTRF** flag (Independent Watchdog Timer Reset Detect Flag)

The IWDTRF flag indicates that an independent watchdog timer reset occurs.

Note 2. Only 0 can be written to clear the flag. The flag must be cleared by writing 0 after 1 is read.

#### [Setting condition]

• When an independent watchdog timer reset occurs.

#### [Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written to IWDTRF.

#### WDTRF flag (Watchdog Timer Reset Detect Flag)

The WDTRF flag indicates that a watchdog timer reset occurs.

[Setting condition]

• When a watchdog timer reset occurs.

#### [Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written WDTRF.

#### **SWRF flag (Software Reset Detect Flag)**

The SWRF flag indicates that a software reset occurs.

[Setting condition]

• When a software reset occurs.

#### [Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written to SWRF.

#### RPERF flag (SRAM Parity Error Reset Detect Flag)

The RPERF flag indicates that an SRAM parity error reset occurs.

[Setting condition]

• When an SRAM parity error reset occurs.

#### [Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read as 1 and then 0 is written to RPERF.

#### **BUSSRF flag (Bus Slave MPU Error Reset Detect Flag)**

The BUSSRF flag indicates that a bus slave MPU error reset occurs.

[Setting condition]

• When a bus slave MPU error reset occurs.

## [Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written to BUSSRF.

#### **BUSMRF flag (Bus Master MPU Error Reset Detect Flag)**

The BUSMRF flag indicates that a bus master MPU error reset occurs.

[Setting condition]

• When a bus master MPU error reset occurs.

[Clearing conditions]



- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written to BUSMRF.

#### SPERF flag (CPU Stack Pointer Error Reset Detect Flag)

The SPERF flag indicates that a stack pointer error reset occurs.

[Setting condition]

• When a stack pointer error reset occurs.


[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written to SPERF.

#### 5.2.3 RSTSR2 : Reset Status Register 2

Base address: SYSC = 0x4001\_E000

Offset address: 0x411



| Bit | Symbol | Function   | R/W               |
|-----|--------|--|-------------------|
| 0   | CWSF   | Cold/Warm Start Determination Flag                     | R/W <sup>*2</sup> |
|     |        | 0: Cold start  |                   |
|     |        | 1: Warm start  |                   |
| 7:1 | _      | These bits are read as 0. The write value should be 0. | R/W               |

Note 1. The value after reset depends on the reset source.

Note 2. Only 1 can be written to set the flag.

RSTSR2 determines whether a power-on reset caused the reset processing (cold start) or a reset signal input during operation caused the reset processing (warm start).

#### **CWSF flag (Cold/Warm Start Determination Flag)**

The CWSF flag indicates the type of reset processing, either cold start or warm start. The determines whether a power-on reset caused the reset processing (cold start) or a reset signal input during operation caused the reset processing (warm start). CWSF flag is initialized by a power-on reset. It is not initialized by a reset signal generated by the RES pin.

[Setting condition]

• When 1 is written by software.

[Clearing condition]

• When a reset listed in section 5.1. Overview occurs.

#### 5.3 Operation

## 5.3.1 RES Pin Reset

The RES pin generates this reset. When the RES pin is driven low, all the processing in progress is aborted and the MCU enters a reset state. To successfully reset the MCU, the RES pin must be held low for the power supply stabilization time specified at power-on.

When the RES pin is driven high from low, the internal reset is canceled after the post-RES cancellation wait time ( $t_{RESWT}$ ) elapses. The CPU then starts the reset exception handling.

For details, see section 36, Electrical Characteristics.

#### 5.3.2 Power-On Reset

The power-on reset (POR) is an internal reset generated by the power-on reset circuit. A power-on reset is generated under the following conditions.

- 1. If the RES pin is in a high level state when power is supplied
- 2. If the RES pin is in a high level state when VCC is below V<sub>POR</sub>

After VCC exceeds  $V_{POR}$  and the specified power-on reset time ( $t_{POR}$ ) elapses, the CPU starts the reset exception handling. The power-on reset time is a stabilization period of the external power supply and the MCU circuit.

After a power-on reset is generated, the PORF flag in the RSTSR0 is set to 1. The PORF flag is initialized by the RES pin reset. When VCC falls below  $V_{POR}$ , a power-on reset state is occurred.

Figure 5.1 shows example of operations during a power-on reset.




Figure 5.1 Example of operations during a power-on reset

#### 5.3.3 Voltage Monitor Reset

The voltage monitor i (i = 0, 1, 2) reset is an internal reset generated by the voltage monitor i circuit. If the Voltage Detection 0 Circuit Start (LVDAS) bit in the Option Function Select Register 1 (OFS1) is 0 (voltage monitor 0 reset is enabled after a reset) and VCC falls below  $V_{det0}$ , the RSTSR0.LVD0RF flag becomes 1 and the voltage detection circuit generates voltage monitor 0 reset. Clear the OFS1.LVDAS bit to 0 if the voltage monitor 0 reset is to be used. After VCC exceeds  $V_{det0}$  and the voltage monitor 0 reset time ( $t_{LVD0}$ ) elapses, the internal reset is canceled and the CPU starts the reset exception handling.

When the Voltage Monitor 1 Interrupt/Reset Enable bit (RIE) is set to 1 (enabling generation of a reset or interrupt by the voltage detection circuit) and the Voltage Monitor 1 Circuit Mode Select bit (RI) is set to 1 (selecting generation of a reset in response to detection of a low voltage) in Voltage Monitor 1 Circuit Control Register 0 (LVD1CR0), the RSTSR0.LVD1RF flag is set to 1 and the voltage detection circuit generates a voltage monitor 1 reset if VCC falls to or below V<sub>det1</sub>.

Likewise, when the Voltage Monitor 2 Interrupt/Reset Enable bit (RIE) is set to 1 (enabling generation of a reset or interrupt by the voltage detection circuit) and the Voltage Monitor 2 Circuit Mode Select bit (RI) is set to 1 (selecting generation of a reset in response to detection of a low voltage) in Voltage Monitor 2 Circuit Control Register 0 (LVD2CR0), the RSTSR0.LVD2RF flag is set to 1 and the voltage detection circuit generates a voltage monitor 2 reset if VCC falls to or below  $V_{\text{det}2}$ .

Similarly, timing for release from the voltage monitor 1 reset state is selectable with the Voltage Monitor 1 Reset Negate Select bit (RN) in the LVD1CR0. When the LVD1CR0.RN bit is 0 and VCC falls to or below  $V_{det1}$ , the CPU is released from the internal reset state and starts reset exception handling when the LVD1 reset time ( $t_{LVD1}$ ) elapses after VCC rises above  $V_{det1}$ . When the LVD1CR0.RN bit is 1 and VCC falls to or below  $V_{det1}$ , the CPU is released from the internal reset state and starts reset exception handling when the LVD1 reset time ( $t_{LVD1}$ ) elapses.

Likewise, timing for release from the voltage monitor 2 reset state is selectable by setting the Voltage Monitor 2 Reset Negate Select bit (RN) in the LDV2CR0 register.

Detection levels V<sub>det1</sub> and V<sub>det2</sub> can be changed in the Voltage Detection Level Select Register (LVDLVLR).

Figure 5.2 shows example of operations during voltage monitor 1 and 2 resets. For details on the voltage monitor 1 reset and voltage monitor 2 reset, see section 7, Low Voltage Detection (LVD).




Figure 5.2 Example of operations during voltage monitor 1 and voltage monitor 2 resets

RA2E2 User's Manual 5. Resets

## 5.3.4 Independent Watchdog Timer Reset

The independent watchdog timer reset is an internal reset generated from the Independent Watchdog Timer (IWDT). Output of the reset from the IWDT can be selected in the Option Function Select Register 0 (OFS0).

When output of the independent watchdog timer reset is selected, the reset is generated if the IWDT underflows, or if data is written when refresh operation is disabled. When the internal reset time ( $t_{RESW2}$ ) elapses after the independent watchdog timer reset is generated, the internal reset is canceled and the CPU starts the reset exception handling.

For details on the independent watchdog timer reset, see section 23, Independent Watchdog Timer (IWDT).

# 5.3.5 Watchdog Timer Reset

The watchdog timer reset is an internal reset generated from the Watchdog Timer (WDT). Output of the reset from the WDT can be selected in the WDT Reset Control Register (WDTRCR) or Option Function Select register 0 (OFS0).

When output of the watchdog timer reset is selected, a watchdog timer reset is generated if the WDT underflows, or if data is written when refresh operation is disabled. When the internal reset time (t<sub>RESW2</sub>) elapses after the watchdog timer reset is generated, the internal reset is canceled and the CPU starts the reset exception handling.

For details on the watchdog timer reset, see section 22, Watchdog Timer (WDT).

## 5.3.6 Software Reset

The software reset is an internal reset generated by a software setting of the SYSRESETREQ bit in the AIRCR register in the Arm core. When the SYSRESETREQ bit is set to 1, a software reset is generated. When the internal reset time ( $t_{RESW2}$ ) elapses after the software reset is generated, the internal reset is canceled and the CPU starts the reset exception handling.

For details on the SYSRESETREQ bit, see the ARM® Cortex®-M23 Technical Reference Manual.

#### 5.3.7 Determination of Cold/Warm Start

Read the CWSF flag in RSTSR2 to determine the cause of reset processing. This flag indicates whether a power-on reset caused the reset processing (cold start) or a reset signal input during operation caused the reset processing (warm start).

The CWSF flag is set to 0 when a power-on reset occurs (cold start), otherwise the flag is not set to 0. The flag is set to 1 when 1 is written to it through software. It is not set to 0 even on writing 0 to it.

Figure 5.3 shows an example of cold/warm start determination operation.




Figure 5.3 Example of cold/warm start determination operation

RA2E2 User's Manual 5. Resets

## 5.3.8 Determination of Reset Generation Source

Read RSTSR0 and RSTSR1 to determine which reset executes the reset exception handling.

Figure 5.4 shows an example of the flow to identify a reset generation source. The reset flag must be written with 0 after it is read as 1.




Figure 5.4 Example of reset generation source determination flow

## 5.4 Usage Notes

## 5.4.1 Note on RES pin reset

A power-on reset may occur if RES pin reset is used with the following condition.

- When  $VCC \le 1.7V$
- Voltage detection 0 circuit is enabled.

# 6. Option-Setting Memory

#### 6.1 Overview

The option-setting memory determines the state of the MCU after a reset. The Option-setting memory is allocated to the configuration setting area and the program flash area of the flash memory. The available methods of setting are different for the two areas.

Figure 6.1 shows the option-setting memory area.





Figure 6.1 Option-setting memory area

# 6.2 Register Descriptions

# 6.2.1 OFS0: Option Function Select Register 0



| Bit | Symbol   | Function   |   |
|-----|----------|--|---|
| 0   | _        | When read, this bit returns the written value.   | R |
| 1   | IWDTSTRT | IWDT Start Mode Select   | R |
|     |          | O: Automatically activate IWDT after a reset (auto start mode)     1: Disable IWDT after a reset |   |

| Bit   | Symbol        | Function   | R/W |
|-------|---------------|--|-----|
| 3:2   | IWDTTOPS[1:0] | IWDT Timeout Period Select 0 0: 128 cycles (0x007F) 0 1: 512 cycles (0x01FF) 1 0: 1024 cycles (0x03FF) 1 1: 2048 cycles (0x07FF)   | R   |
| 7:4   | IWDTCKS[3:0]  | IWDT-Dedicated Clock Frequency Division Ratio Select  0x0: × 1  0x2: × 1/16  0x3: × 1/32  0x4: × 1/64  0xF: × 1/128  0x5: × 1/256  Others: Setting prohibited  | R   |
| 9:8   | IWDTRPES[1:0] | IWDT Window End Position Select  0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (no window end position setting)   | R   |
| 11:10 | IWDTRPSS[1:0] | IWDT Window Start Position Select  0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (no window start position setting)   | R   |
| 12    | IWDTRSTIRQS   | IWDT Reset Interrupt Request Select  0: Interrupt 1: Reset   | R   |
| 13    | _             | When read, this bit returns the written value.   | R   |
| 14    | IWDTSTPCTL    | IWDT Stop Control  0: Continue counting  1: Stop counting when in Sleep, Snooze, or Software Standby mode  | R   |
| 16:15 | _             | When read, these bits return the written value.  | R   |
| 17    | WDTSTRT       | WDT Start Mode Select  0: Automatically activate WDT after a reset (auto start mode)  1: Stop WDT after a reset (register start mode)  | R   |
| 19:18 | WDTTOPS[1:0]  | WDT Timeout Period Select  0 0: 1024 cycles (0x03FF)  0 1: 4096 cycles (0x0FFF)  1 0: 8192 cycles (0x1FFF)  1 1: 16384 cycles (0x3FFF)   | R   |
| 23:20 | WDTCKS[3:0]   | WDT Clock Frequency Division Ratio Select  0x1: WDTCLK divided by 4  0x4: WDTCLK divided by 64  0xF: WDTCLK divided by 128  0x6: WDTCLK divided by 512  0x7: WDTCLK divided by 2048  0x8: WDTCLK divided by 8192  Others: Setting prohibited | R   |
| 25:24 | WDTRPES[1:0]  | WDT Window End Position Select 0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (no window end position setting)   | R   |
| 27:26 | WDTRPSS[1:0]  | WDT Window Start Position Select  0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (no window start position setting)  | R   |



| Bit | Symbol     | Function  | R/W |
|-----|------------|---|-----|
| 28  | WDTRSTIRQS | WDT Reset Interrupt Request Select  0: Interrupt  1: Reset                      | R   |
| 29  | _          | When read, these bits return the written value.                                 | R   |
| 30  | WDTSTPCTL  | WDT Stop Control 0: Continue counting 1: Stop counting when entering Sleep mode |     |
| 31  | _          | When read, these bits return the written value.                                 | R   |

Note 1. When the boot swap is set, the address of this register changes. Therefore, set 0x0000\_2400 and 0x0000\_0400 to the same value if boot swap is used.

#### **IWDTSTRT** bit (IWDT Start Mode Select)

The IWDTSTRT bit selects the mode in which the IWDT is activated after a reset (stopped state or activated state).

#### IWDTTOPS[1:0] bits (IWDT Timeout Period Select)

The IWDTTOPS[1:0] bits specify the timeout period, that is, the time it takes for the down counter to underflow, as 128, 512, 1024, or 2048 cycles of the frequency-divided clock set in the IWDTCKS[3:0] bits. The time it takes for the counter to underflow after a refresh operation is determined by the combination of the IWDTCKS[3:0] and IWDTTOPS[1:0] bits.

For details, see section 23, Independent Watchdog Timer (IWDT).

#### IWDTCKS[3:0] bits (IWDT-Dedicated Clock Frequency Division Ratio Select)

The IWDTCKS[3:0] bits specify the division ratio of the prescaler for dividing the frequency of the clock for the IWDT as 1/1, 1/16, 1/32, 1/64, 1/128, and 1/256. Using this setting combined with the IWDTTOPS[1:0] bits setting, the IWDT counting period can be set from 128 to 524288 IWDT clock cycles.

For details, see section 23, Independent Watchdog Timer (IWDT).

#### IWDTRPES[1:0] bits (IWDT Window End Position Select)

The IWDTRPES[1:0] bits specify the position where the window for the down counter ends as 0%, 25%, 50%, or 75% of the count value. The value of the window end position must be smaller than the value of the window start position, otherwise only the value for the window start position is valid.

The counter values associated with the settings for the start and end positions of the window in the IWDTRPSS[1:0] and IWDTRPES[1:0] bits vary with the setting in the IWDTTOPS[1:0] bits.

For details, see section 23, Independent Watchdog Timer (IWDT).

#### IWDTRPSS[1:0] bits (IWDT Window Start Position Select)

The IWDTRPSS[1:0] bits specify the position where the window for the down counter starts as 25%, 50%, 75%, or 100% of the counted value. The point at which counting starts is 100% and the point at which an underflow occurs is 0%. The interval between the window starts and ends positions becomes the period in which a refresh is possible. Refresh is not possible outside this period.

For details, see section 23, Independent Watchdog Timer (IWDT).

#### **IWDTRSTIRQS** bit (IWDT Reset Interrupt Request Select)

The IWDTRSTIRQS bit selects the operation on an underflow of the down counter or generation of a refresh error. The operation is selectable to an independent watchdog timer reset, a non-maskable interrupt request, or an interrupt request.

For details, see section 23, Independent Watchdog Timer (IWDT).

#### **IWDTSTPCTL** bit (IWDT Stop Control)

The IWDTSTPCTL bit specifies whether to stop counting when entering Sleep mode, Snooze mode, or Software Standby mode.

Table 6.1 shows the count stop control by the IWDTSTPCTL bit.



Note 2. The value in a blank product is 0xFFFFFFF. It is set to the value written by your application.

Table 6.1 Count Stop Control by the IWDTSTPCTL Bit

| IWDTSTPCTL | Mode                                   | Counting of IWDT  |
|------------|--|-------------------|
| 0          | Sleep / snooze/ software standby mode  | Continue counting |
| 1          | Sleep / snooze / software standby mode | Stop counting     |

For details, see section 23, Independent Watchdog Timer (IWDT).

#### WDTSTRT bit (WDT Start Mode Select)

The WDTSTRT bit selects the mode in which the WDT is activated after a reset (stopped state or activated in auto start mode). When WDT is activated in auto start mode, the OFS0 register setting for the WDT is valid.

#### WDTTOPS[1:0] bits (WDT Timeout Period Select)

The WDTTOPS[1:0] bits specify the timeout period, that is, the time it takes for the down counter to underflow as 1024, 4096, 8192, or 16384 cycles of the frequency-divided clock set in the WDTCKS[3:0] bits. The number of WDTCLK cycles that takes to underflow after a refresh operation is determined by a combination of the WDTCKS[3:0] and WDTTOPS[1:0] bits.

For details, see section 22, Watchdog Timer (WDT).

#### WDTCKS[3:0] bits (WDT Clock Frequency Division Ratio Select)

The WDTCKS[3:0] bits specify the division ratio of the prescaler for dividing the frequency of WDTCLK as 1/4, 1/64, 1/128, 1/512, 1/2048, and 1/8192. Using this setting combined with the WDTTOPS[1:0] bits setting, the WDT counting period can be set from 4096 to 134217728 WDTCLK cycles.

For details, see section 22, Watchdog Timer (WDT).

#### WDTRPES[1:0] bits (WDT Window End Position Select)

The WDTRPES[1:0] bits specify the position where the window on the down counter ends as 0%, 25%, 50%, or 75% of the counted value. The value of the window end position must be smaller than the value of the window start position, otherwise only the value for the window start position is valid.

The counter values associated with the settings for the start and end positions of the window in the WDTRPSS[1:0] and WDTRPES[1:0] bits vary with the setting of the WDTTOPS[1:0] bits.

For details, see section 22, Watchdog Timer (WDT).

#### WDTRPSS[1:0] bits (WDT Window Start Position Select)

The WDTRPSS[1:0] bits specify the position where the window for the down counter starts as 25%, 50%, 75%, or 100% of the counted value. The point at which counting starts is 100% and the point at which an underflow occurs is 0%. The interval between the positions where the window starts and ends becomes the period in which a refresh is possible.

Refresh is not possible outside this period.

For details, see section 22, Watchdog Timer (WDT).

#### WDTRSTIRQS bit (WDT Reset Interrupt Request Select)

The WDTRSTIRQS bit selects the operation on an underflow of the down-counter or generation of a refresh error. The operation is selectable to a watchdog timer reset, a non-maskable interrupt request, or an interrupt request.

For details, see section 22, Watchdog Timer (WDT).

#### WDTSTPCTL bit (WDT Stop Control)

The WDTSTPCTL bit specifies whether to stop counting when entering Sleep mode.

For details, see section 22, Watchdog Timer (WDT).



# 6.2.2 OFS1: Option Function Select Register 1

Address: 0x0000\_0404 and 0x0000\_2404\*1 Bit position: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 **ICSAT** Bit field: Value after reset: The value set by the user\*2 8 Bit position: 15 14 13 12 11 10 HOCO LVDA Bit field: HOCOFRQ1[2:0] VDSEL0[2:0] ΕN

Value after reset: The value set by the user\*2

| Bit   | Symbol        | Function  | R/W |
|-------|---------------|---|-----|
| 1:0   | _             | When read, these bits return the written value.   | R   |
| 2     | LVDAS         | Voltage Detection 0 Circuit Start  0: Enable voltage monitor 0 reset after a reset  1: Disable voltage monitor 0 reset after a reset  | R   |
| 5:3   | VDSEL0[2:0]   | Voltage Detection 0 Level Select*3  0 0 0: V <sub>det0_0</sub> 0 0 1: V <sub>det0_1</sub> 0 1 0: V <sub>det0_2</sub> 0 1 1: V <sub>det0_3</sub> 1 0 0: V <sub>det0_4</sub> Others: Setting prohibited | R   |
| 7:6   | _             | When read, these bits return the written value.   | R   |
| 8     | HOCOEN        | HOCO Oscillation Enable  0: Enable HOCO oscillation after a reset  1: Disable HOCO oscillation after a reset  | R   |
| 11:9  | _             | When read, these bits return the written value.   | R   |
| 14:12 | HOCOFRQ1[2:0] | HOCO Frequency Setting 1 0 0 0: 24 MHz 0 1 0: 32 MHz 1 0 0: 48 MHz 1 0 1: 64 MHz Others: Setting prohibited   | R   |
| 30:15 | _             | When read, these bits return the written value.   | R   |
| 31    | ICSATS        | Internal Clock Supply Architecture Type Select  0: Internal Clock Supply Architecture Type B  1: Internal Clock Supply Architecture Type A  | R   |

Note 1. When the boot swap is set, the address of this register changes. Therefore, set 0x0000\_2404 and 0x0000\_0404 to the same value if boot swap is used.

#### LVDAS bit (Voltage Detection 0 Circuit Start)

The LVDAS bit selects whether the voltage monitor 0 reset is enabled or disabled after a reset.

## VDSEL0[2:0] bits (Voltage Detection 0 Level Select)

The VDSEL0[2:0] bits select the voltage detection level of the voltage detection 0 circuit.

## **HOCOEN bit (HOCO Oscillation Enable)**

The HOCOEN bit selects whether the HOCO Oscillation Enable bit is valid after a reset. Setting this bit to 0 allows the HOCO oscillation to start before the CPU starts operation, which reduces the wait time for oscillation stabilization.

Note 2. The value in a blank product is 0xFFFFFFF. It is set to the value written by your application.

Note 3. See section 36, Electrical Characteristics for the voltage levels to be detected. Set to 100b if LVD0 is not used.

Note: When the HOCOEN bit is set to 0, the system clock source is not switched to HOCO. The system clock source is only switched to HOCO by setting the Clock Source Select bits (SCKSCR.CKSEL[2:0]). To use the HOCO clock, set the OFS1.HOCOFRQ1 bits to an optimum value.

## **HOCOFRQ1**[2:0] bits (HOCO Frequency Setting 1)

The HOCOFRQ1[2:0] bits select the HOCO frequency after a reset as 24, 32, 48, or 64 MHz.

#### **ICSATS** bit (Internal Clock Supply Architecture Type Select)

The ICSATS bit selects the internal clock supply architecture from Type A and Type B after a reset.

Internal Clock Supply Architecture Type A provides the clocks that the frequency of ICLK, PCLKB, PCLKD can be individually set in the System Clock Division Control Register (SCKDIVCR).

In Internal Clock Supply Architecture Type A, a fairly flexible operation frequency relationship between system and peripheral functions can be executed for various applications.

Internal Clock Supply Architecture Type B provides the clocks that the frequency of ICLK, PCLKB, PCLKD is fixed as ICLK = PCLKB = PCLKD regardless of the PCKB[2:0] and PCKD[2:0] settings in the System Clock Division Control Register (SCKDIVCR).

In Internal Clock Supply Architecture Type B, a simple operation frequency relationship between system and peripheral functions can be executed, and therefore, is a more advantageous type for power reduction.

For details of the System Clock Division Control Register (SCKDIVCR), see section 8.2.1. SCKDIVCR: System Clock Division Control Register.

For details of the clock generation circuit block diagram, see section 8.1. Overview.

Note: When Internal Clock Supply Architecture Type B is selected:

- 48 MHz or 64 MHz HOCO frequency setting in OFS1.HOCOFRQ1[2:0] is not allowed. Set the HOCO frequency to 32 MHz or 24 MHz.
- Memory wait setting in the MEMWAIT.MEMWAIT and FLDWAITR.FLDWAIT1 is not allowed. Use the default.

#### 6.2.3 MPU Registers

Table 6.2 shows the registers related to the MPU function. For details, see section 14, Memory Protection Unit (MPU).

The security MPU is disabled on erasure of the flash memory. If incorrect data is written to an MPU register, the MCU might fail to operate. See section 14, Memory Protection Unit (MPU) to set the correct data.

Table 6.2 MPU registers (1 of 2)

| Register name  | Symbol     | Function   | Address*1   | Size<br>(byte) |
|--|------------|--|-------------|----------------|
| Security MPU Program Counter Start<br>Address Register 0 | SECMPUPCS0 | Specifies the security fetch region of code flash or SRAM. | 0x0000_0408 | 4              |
| Security MPU Program Counter End<br>Address Register 0   | SECMPUPCE0 | Specifies the security fetch region of code flash or SRAM. | 0x0000_040C | 4              |
| Security MPU Program Counter Start<br>Address Register 1 | SECMPUPCS1 | Specifies the security fetch region of code flash or SRAM  | 0x0000_0410 | 4              |
| Security MPU Program Counter End<br>Address Register 1   | SECMPUPCE1 | Specifies the security fetch region of code flash or SRAM. | 0x0000_0414 | 4              |
| Security MPU Region 0 Start Address<br>Register          | SECMPUS0   | Specifies the secure program and data of code flash        | 0x0000_0418 | 4              |
| Security MPU Region 0 End Address<br>Register            | SECMPUE0   | Specifies the secure program and data of code flash.       | 0x0000_041C | 4              |
| Security MPU Region 1 Start Address<br>Register          | SECMPUS1   | Specifies the secure program and data of SRAM.             | 0x0000_0420 | 4              |
| Security MPU Region 1 End Address<br>Register            | SECMPUE1   | Specifies the secure program and data of SRAM.             | 0x0000_0424 | 4              |

Table 6.2 MPU registers (2 of 2)

| Register name                                   | Symbol   | Function  | Address*1   | Size<br>(byte) |
|---|----------|---|-------------|----------------|
| Security MPU Region 2 Start Address<br>Register | SECMPUS2 | Specifies the secure data of security function. | 0x0000_0428 | 4              |
| Security MPU Region 2 End Address<br>Register   | SECMPUE2 | Specifies the secure data of security function. | 0x0000_042C | 4              |
| Security MPU Region 3 Start Address<br>Register | SECMPUS3 | Specifies the secure data of security function. | 0x0000_0430 | 4              |
| Security MPU Region 3 End Address<br>Register   | SECMPUE3 | Specifies the secure data of security function. | 0x0000_0434 | 4              |
| Security MPU Access Control Register            | SECMPUAC | Specifies the security enabled/disabled region. | 0x0000_0438 | 4              |

Note 1. When the boot swap is set, the address of these registers change. Therefore, set (0x0000\_2408 to 0x0000\_243B) and (0x0000\_0408 to 0x0000\_043B) to the same value if boot swap is used.

# 6.2.4 AWS : Access Window Setting Register

| Address:           | 0x0101_   | _0010 |    |    |    |              |    |       |        |    |    |    |    |    |    |    |
|--------------------|-----------|-------|----|----|----|--------------|----|-------|--------|----|----|----|----|----|----|----|
| Bit position:      | 31        | 30    | 29 | 28 | 27 | 26           | 25 | 24    | 23     | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Bit field:         | BTFL<br>G | _     | ı  | -  |    | FAWE[10:0]   |    |       |        |    |    |    |    |    |    |    |
| Value after reset: |           |       |    |    |    |              |    | Users | etting |    |    |    |    |    |    |    |
| Bit position:      | 15        | 14    | 13 | 12 | 11 | 10           | 9  | 8     | 7      | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         | FSPR      | _     | _  | _  | _  | FAWS[10:0]   |    |       |        |    |    |    |    |    |    |    |
| Value after reset: |           |       |    |    |    | User setting |    |       |        |    |    |    |    |    |    |    |

| Bit   | Symbol     | Function  | R/W |
|-------|------------|---|-----|
| 10:0  | FAWS[10:0] | Access Window Start Block Address These bits specify the start block address for the access window. They do not represent the block number of the access window. The access window is only valid in the program flash area. The block address specifies the first address of the block and consists of the address bits [21:11].  | R   |
| 14:11 | _          | When read, these bits return the written value.   | R   |
| 15    | FSPR       | Protection of Access Window and Startup Area Select Function This bit controls the programming of the write/erase protection for the access window, the Startup Area Select Flag (BTFLG), and the temporary boot swap control. When this bit is set to 0, it cannot be changed to 1.  | R   |
|       |            | O: Executing the configuration setting command for programming the access window (FAWE[10:0], FAWS[10:0]) and the Startup Area Select Flag (BTFLG) is invalid  Executing the configuration setting command for programming the access window (FAWE[10:0], FAWS[10:0]) and the Startup Area Select Flag (BTFLG) is valid   |     |
| 26:16 | FAWE[10:0] | Access Window End Block Address These bits specify the end block address for the access window. They do not represent the block number of the access window. The access window is only valid in the program flash area. The end block address for the access window is the next block to the acceptable programming and erasure region defined by the access window. The block address specifies the first address of the block and consists of the address bits [21:11]. | R   |
| 30:27 |            | When read, these bits return the written value.   | R   |

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 31  | BTFLG  | Startup Area Select Flag This bit specifies whether the address of the startup area is exchanged for the boot swap function.  0: First 8-KB area (0x0000_0000 to 0x0000_1FFF) and second 8-KB area (0x0000_2000 to 0x0000_3FFF) are exchanged  1: First 8-KB area (0x0000_0000 to 0x0000_1FFF) and second 8-KB area (0x0000_2000 to 0x0000_3FFF) are not exchanged | R   |

Issuing the program or erase command to an area outside the access window causes a command-locked state. The access window is only valid in the program flash area. The access window provides protection in self-programming mode, serial programming mode, and on-chip debug mode. The access window can be locked by the FSPR bit.

The access window is specified in both the FAWS[10:0] bits and the FAWE[10:0] bits. The settings for the FAWS[10:0] and FAWE[10:0] bits are as follows:

FAWE[10:0] = FAWS[10:0]: The P/E command is allowed to execute in the full program flash area.

FAWE[10:0] > FAWS[10:0]: The P/E command is only allowed to execute in the window from the block pointed to by the FAWS[10:0] bits to the block one lower than the block pointed to by the FAWE[10:0] bits.

FAWE[10:0] < FAWS[10:0]: The P/E command is not allowed to execute in the program flash area.





Figure 6.2 Access window overview

## 6.2.5 OSIS: OCD/Serial Programmer ID Setting Register

The OSIS register stores the ID for ID code protection of the OCD/serial programmer. When connecting the OCD/serial programmer, write values so that the MCU can determine whether to permit the connection. Use this register to check whether a code transmitted from the OCD/serial programmer matches the ID code in the option-setting memory. When the ID codes match, connection with the OCD/serial programmer is permitted, if not, connection with the OCD/serial programmer is not possible. The OSIS register must be set in 32-bit words.



These fields hold the ID for use in ID authentication for the OCD/serial programmer.

ID code bits [127] and [126] determine whether the ID code protection is enabled, and the authentication method to use with the host. Table 6.3 shows how the ID code determines the authentication method.

Table 6.3 Specifications for ID code protection

| Operating mode on boot up   | ID code  | State of protection | Operations on connection to programmer or on-<br>chip debugger  |
|---|--|---------------------|---|
| Serial programming<br>mode (SCI boot mode)<br>On-chip debug mode<br>(SWD boot mode) | 0xFF,, 0xFF (all bytes are 0xFF)   | Protection disabled | The ID code is not checked, the ID code always matches, and the connection to the serial programmer or on-chip debugger*1 is permitted.   |
|   | Bit [127] = 1, bit [126] = 1,<br>and at least one of the 16<br>bytes is not 0xFF | Protection enabled  | Matching ID code indicates that authentication is complete and connection to the serial programmer or the on-chip debugger is permitted.  Mismatching ID code indicates transition to the ID code protection wait state.  When the ID code sent from the serial programmer or the on-chip debugger is ALeRASE in ASCII code (0x414C_6552_4153_45FF_FFFF_FFFF_FFFFFFFFFFFFFFFFFFFFFF   |
|   | Bit [127] = 1 and bit [126] = 0  | Protection enabled  | Matching ID code indicates that authentication is complete and connection to the serial programmer or the on-chip debugger is permitted.  Mismatching ID code indicates transition to the ID code protection wait state.  |
|   | Bit [127] = 0  |                     | The ID code is not checked, the ID code is always mismatching, the connection to the serial programmer or the on-chip debugger is prohibited.  When the ID code sent from the on-chip debugger is ALERASE in ASCII code (0x414C_6552_4153_45FF_FFFF_FFFF_FFFF_FFFF), the content of the user flash area is erased and all bits in the OSIS register are 1.  However, when the AWS.FSPR bit is 0 or security MPU is enabled, the content of the user flash area is not erased. |

Note 1. Never send the ID code from on-chip debugger. Or send ID code 0xFF, ..., 0xFF (all bytes 0xFF) from on-chip debugger.

## 6.3 Setting Option-Setting Memory

## 6.3.1 Allocation of Data in Option-Setting Memory

Programming data is allocated to the addresses in the option-setting memory shown in Figure 6.1. The allocated data is used by tools such as a flash programming software or an on-chip debugger.

Note: Programming formats vary depending on the compiler. See the compiler manual for details.

## 6.3.2 Setting Data for Programming Option-Setting Memory

Allocating data according to the procedure described in section 6.3.1. Allocation of Data in Option-Setting Memory, alone does not actually write the data to the option-setting memory. You must also follow one of the actions described in this section.



## (1) Changing the option-setting memory by self-programming

Use the programming command to write data to the program flash area. Use the configuration setting command to write data to the option-setting memory in the configuration setting area. In addition, use the startup area select function to safely update the boot program that includes the option-setting memory.

For details of the programming command, the configuration setting command, and the startup area select function, see section 32, Flash Memory.

## (2) Debugging through an OCD or programming by a flash writer

This procedure depends on the tool in use, see the tool manual for details.

The MCU provides two setting procedures:

- Read the data allocated as described in section 6.3.1. Allocation of Data in Option-Setting Memory, from an object file or Motorola S-format file generated by the compiler, and write the data to the MCU
- Use the GUI interface of the tool to program the same data as allocated in section 6.3.1. Allocation of Data in Option-Setting Memory.

## 6.4 Usage Notes

# 6.4.1 Data for Programming Reserved Areas and Reserved Bits in the Option-Setting Memory

When reserved areas and reserved bits in the option-setting memory are within the scope of programming, write 1 to all bits of reserved areas and all reserved bits. If 0 is written to these bits, normal operation cannot be guaranteed.

#### 6.4.2 Note on FSPR Bit

The AWS.FSPR bit cannot be changed to 1 once it is set to 0. At that time, access window and startup area selection cannot be set again.



# 7. Low Voltage Detection (LVD)

## 7.1 Overview

The Low Voltage Detection (LVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The LVD module consists of three separate voltage level detectors (LVD0, LVD1, LVD2). LVD0, LVD1, and LVD2 measure the voltage level input to the VCC pin. LVD registers allow your application to configure detection of VCC changes at various voltage thresholds.

Voltage monitor registers are used to configure the LVD to trigger an interrupt, event link output, or reset when the thresholds are crossed.

Table 7.1 lists the LVD specifications. Figure 7.1 shows a block diagram of the voltage monitor 0 reset generation circuit. Figure 7.2 shows a block diagram of the voltage monitor 1 interrupt and reset circuit, and Figure 7.3 shows a block diagram of the voltage monitor 2 interrupt and reset circuit.

Table 7.1 LVD specifications

| Parameter                      |           | Voltage monitor 0  | Voltage monitor 1   | Voltage monitor 2   |
|--------------------------------|-----------|--|---|---|
| Means for setting up operation |           | OFS1 register  | Registers   | Registers   |
| Target for mo                  | nitoring  | VCC pin input voltage  | VCC pin input voltage   | VCC pin input voltage   |
| Monitored vol                  | tage      | V <sub>det0</sub>  | V <sub>det1</sub>   | V <sub>det2</sub>   |
| Detected ever                  | nt        | Voltage falls past V <sub>det0</sub>   | Voltage rises or falls past V <sub>det1</sub>   | Voltage rises or falls past V <sub>det2</sub>   |
| Detection volt                 | age       | Selectable from 5<br>different levels in the<br>OFS1.VDSEL0[2:0] bits                                  | Selectable from 16 different levels in the LVDLVLR.LVD1LVL[4:0] bits  | Selectable from 4 different levels in the LVDLVLR.LVD2LVL[2:0] bits   |
| Monitoring flag                |           | None   | LVD1SR.MON flag: Monitors whether voltage is higher or lower than V <sub>det1</sub>   | LVD2SR.MON flag: Monitors whether voltage is higher or lower than V <sub>det2</sub>   |
|                                |           |  | LVD1SR.DET flag: V <sub>det1</sub> passage detection  | LVD2SR.DET flag: V <sub>det2</sub> passage detection  |
| Process on                     | Reset     | Voltage monitor 0 reset  | Voltage monitor 1 reset   | Voltage monitor 2 reset   |
| voltage<br>detection           |           | Reset when V <sub>det0</sub> > VCC<br>CPU restart after specified<br>time with VCC > V <sub>det0</sub> | Reset when V <sub>det1</sub> > VCC<br>CPU restart timing selectable:<br>after specified time with VCC > V <sub>det1</sub><br>or V <sub>det1</sub> > VCC | Reset when V <sub>det2</sub> > VCC CPU restart timing selectable: after specified time with either VCC > V <sub>det2</sub> or V <sub>det2</sub> > VCC |
|                                | Interrupt | No interrupt   | Voltage monitor 1 interrupt   | Voltage monitor 2 interrupt   |
|                                |           |  | Non-maskable or maskable interrupt selectable   | Non-maskable or maskable interrupt selectable   |
|                                |           |  | Interrupt request issued when V <sub>det1</sub> > VCC and VCC > V <sub>det1</sub> or either   | Interrupt request issued when V <sub>det2</sub> > VCC and VCC > V <sub>det2</sub> or either   |
| Event link function            |           | None   | Available Output of event signals on detection of V <sub>det1</sub> crossings   | Available Output of event signals on detection of V <sub>det2</sub> crossings   |




Figure 7.1 Block diagram of voltage monitor 0 reset generation circuit




Figure 7.2 Block diagram of voltage monitor 1 interrupt and reset circuit




Figure 7.3 Block diagram of voltage monitor 2 interrupt and reset circuit

## 7.2 Register Descriptions

# 7.2.1 LVCMPCR: Voltage Monitor Circuit Control Register

| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 4:0 |        | These bits are read as 0. The write value should be 0.  | R/W |
| 5   | LVD1E  | Voltage Detection 1 Enable  0: Voltage detection 1 circuit disabled 1: Voltage detection 1 circuit enabled  | R/W |
| 6   | LVD2E  | Voltage Detection 2 Enable  0: Voltage detection 2 circuit disabled  1: Voltage detection 2 circuit enabled | R/W |
| 7   | _      | This bit is read as 0. The write value should be 0.   | R/W |

Note: Set the PRCR.PRC3 bit to 1 (write enabled) before rewriting this register.

#### LVD1E bit (Voltage Detection 1 Enable)

When using voltage detection 1 interrupt/reset or the LVD1SR.MON flag, set the LVD1E bit to 1. The voltage detection 1 circuit starts when LVD1 operation stabilization time  $(t_{d(E-A)})$  elapses after the LVD1E bit value is changed from 0 to 1. For details on  $t_{d(E-A)}$ , see section 36, Electrical Characteristics.

## LVD2E bit (Voltage Detection 2 Enable)


When using voltage detection 2 interrupt/reset or the LVD2SR.MON flag, set the LVD2E bit to 1. The voltage detection 2 circuit starts when LVD2 operation stabilization time  $t_{d(E-A)}$  elapses after the LVD2E bit value is changed from 0 to 1. For details on LVD2 operation stabilization time  $t_{d(E-A)}$ , see section 36, Electrical Characteristics.



# 7.2.2 LVDLVLR: Voltage Detection Level Select Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x418



| Bit | Symbol       | Function   | R/W |
|-----|--------------|--|-----|
| 4:0 | LVD1LVL[4:0] | Voltage Detection 1 Level Select (Standard voltage during fall in voltage)*1 | R/W |
|     |              | 0x00: V <sub>det1_0</sub>  |     |
|     |              | 0x01: V <sub>det1_1</sub>  |     |
|     |              | 0x02: V <sub>det1_2</sub>  |     |
|     |              | 0x03: V <sub>det1_3</sub>  |     |
|     |              | 0x04: V <sub>det1_4</sub>  |     |
|     |              | 0x05: V <sub>det1_5</sub>  |     |
|     |              | 0x06: V <sub>det1_6</sub>  |     |
|     |              | 0x07: V <sub>det1_7</sub>  |     |
|     |              | 0x08: V <sub>det1_8</sub>  |     |
|     |              | 0x09: V <sub>det1_9</sub>  |     |
|     |              | 0x0A: V <sub>det1_A</sub>  |     |
|     |              | 0x0B: V <sub>det1_B</sub>  |     |
|     |              | 0x0C: V <sub>det1_C</sub>  |     |
|     |              | 0x0D: V <sub>det1_D</sub>  |     |
|     |              | 0x0E: V <sub>det1_E</sub>  |     |
|     |              | 0x0F: V <sub>det1_F</sub>  |     |
|     |              | Others: Setting prohibited   |     |
| 7:5 | LVD2LVL[2:0] | Voltage Detection 2 Level Select (Standard voltage during fall in voltage)*1 | R/W |
|     |              | 0 0 0: V <sub>det2_0</sub>   |     |
|     |              | 0 0 1: V <sub>det2_1</sub>   |     |
|     |              | 0 1 0: V <sub>det2_2</sub>   |     |
|     |              | 0 1 1: V <sub>det2_3</sub>   |     |
|     |              | Others: Setting prohibited   |     |

Note: Set the PRCR.PRC3 bit to 1 (write enabled) before rewriting this register.

Note 1. See section 36, Electrical Characteristics for the voltage levels to be detected. Keep the initial value if LVD1 is not used. When using LVD0, set the detection voltage of LVD1 higher than the detection voltage of LVD0. The LVD1LVL [4:0] bits can be rewritten only once after reset.

The contents of the LVDLVLR register can only be changed if the LVCMPCR.LVD1E and LVCMPCR.LVD2E bits (voltage detection n circuit disable, n = 1, 2) are both 0. Do not set LVD detectors 1 and 2 to the same voltage detection level.

# 7.2.3 LVD1CR0 : Voltage Monitor 1 Circuit Control Register 0

Base address: SYSC = 0x4001\_E000

Offset address: 0x41A



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | RIE    | Voltage Monitor 1 Interrupt/Reset Enable            | R/W |
|     |        | 0: Disable<br>1: Enable                             |     |
| 1   | _      | This bit is read as 0. The write value should be 0. | R/W |



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 2   | CMPE   | Voltage Monitor 1 Circuit Comparison Result Output Enable   | R/W |
|     |        | <ul><li>0: Disable voltage monitor 1 circuit comparison result output</li><li>1: Enable voltage monitor 1 circuit comparison result output</li></ul>  |     |
| 3   | _      | The read value is undefined. The write value should be 1.   | R/W |
| 5:4 | _      | These bits are read as 0. The write value should be 0.  | R/W |
| 6   | RI     | Voltage Monitor 1 Circuit Mode Select  0: Generate voltage monitor 1 interrupt on V <sub>det1</sub> crossing  1: Enable voltage monitor 1 reset when the voltage falls to and below V <sub>det1</sub>                               | R/W |
| 7   | RN     | Voltage Monitor 1 Reset Negate Select  0: Negate after a stabilization time (t <sub>LVD1</sub> ) when VCC > V <sub>det1</sub> is detected  1: Negate after a stabilization time (t <sub>LVD1</sub> ) on assertion of the LVD1 reset | R/W |

#### RIE bit (Voltage Monitor 1 Interrupt/Reset Enable)

The RIE bit enables or disables voltage monitor 1 interrupt/reset. Ensure that neither a voltage monitor 1 interrupt nor a voltage monitor 1 reset is generated during programming or erasure of the flash memory.


#### CMPE bit (Voltage Monitor 1 Circuit Comparison Result Output Enable)

The CMPE bit enables or disables voltage monitor 1 circuit comparison result output. Set the CMPE bit to 1 after the voltage detection 1 circuit enables and stabilization time  $(t_{d(E-A)})$  elapses. When stopping the voltage detection 1 circuit, disable the voltage detection 1 circuit after setting the CMPE bit is 0.

#### RN bit (Voltage Monitor 1 Reset Negate Select)

If the RN bit is set to 1 (negation follows a stabilization time on assertion of the LVD1 reset signal), set the MOCOCR.MCSTP bit to 0 (the MOCO operates). In addition, for a transition to Software Standby mode, the only possible value for the RN bit is 0 (negation follows stabilization time when  $VCC > V_{det1}$  is detected). Do not set the RN bit to 1 when this is the case.

# 7.2.4 LVD2CR0 : Voltage Monitor 2 Circuit Control Register 0



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | RIE    | Voltage Monitor 2 Interrupt/Reset Enable  0: Disable 1: Enable  | R/W |
| 1   | _      | This bit is read as 0. The write value should be 0.   | R/W |
| 2   | CMPE   | Voltage Monitor 2 Circuit Comparison Result Output Enable  0: Disable voltage monitor 2 circuit comparison result output  1: Enable voltage monitor 2 circuit comparison result output                | R/W |
| 3   | _      | The read value is undefined. The write value should be 1.   | R/W |
| 5:4 | _      | These bits are read as 0. The write value should be 0.  | R/W |
| 6   | RI     | Voltage Monitor 2 Circuit Mode Select  0: Generate voltage monitor 2 interrupt on V <sub>det2</sub> crossing  1: Enable voltage monitor 2 reset when the voltage falls to and below V <sub>det2</sub> | R/W |

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 7   | RN     | Voltage Monitor 2 Reset Negate Select  | R/W |
|     |        | 0: Negate after a stabilization time (t <sub>LVD2</sub> ) when VCC > V <sub>det2</sub> is detected |     |
|     |        | 1: Negate after a stabilization time (t <sub>LVD2</sub> ) on assertion of the LVD2 reset           |     |

#### RIE bit (Voltage Monitor 2 Interrupt/Reset Enable)

The RIE bit enables or disables the voltage monitor 2 interrupt/reset. Ensure that neither a voltage monitor 2 interrupt nor a voltage monitor 2 reset is generated during programming or erasure of the flash memory.

#### CMPE bit (Voltage Monitor 2 Circuit Comparison Result Output Enable)

The CMPE bit enables or disables voltage monitor 2 circuit comparison result output. Set the CMPE bit to 1 after the voltage detection 2 circuit enables and stabilization time  $(t_{d(E-A)})$  elapses. When stopping the voltage detection 2 circuit, disable the voltage detection 2 circuit after setting the CMPE bit is 0.


#### RN bit (Voltage Monitor 2 Reset Negate Select)

If the RN bit is set to 1 (negating LVD2 reset in a specified time after its assertion), set the MOCOCR.MCSTP bit to 0 (the MOCO operates). Additionally, for a transition to Software Standby mode, the only possible value for the RN bit is 0 (negation follows a stabilization time when  $VCC > V_{det2}$  is detected). Do not set the RN bit to 1 (negation follows a stabilization time after assertion of the LVD2 reset signal) when this is the case.

## 7.2.5 LVD1CR1: Voltage Monitor 1 Circuit Control Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x0E0



| Bit | Symbol      | Function  | R/W |
|-----|-------------|---|-----|
| 1:0 | IDTSEL[1:0] | Voltage Monitor 1 Interrupt Generation Condition Select  0 0: When VCC ≥ V <sub>det1</sub> (rise) is detected  0 1: When VCC < V <sub>det1</sub> (fall) is detected  1 0: When fall and rise are detected | R/W |
|     |             | 1 1: Settings prohibited  |     |
| 2   | IRQSEL      | Voltage Monitor 1 Interrupt Type Select  0: Non-maskable interrupt  1: Maskable interrupt*1   | R/W |
| 7:3 | _           | These bits are read as 0. The write value should be 0.  | R/W |


Note: Set the PRCR.PRC3 bit to 1 (writing enabled) before rewriting this register.

Note 1. When enabling maskable interrupts, do not change the NMIER.LVD1EN bit value in the ICU from the reset state.

# 7.2.6 LVD1SR: Voltage Monitor 1 Circuit Status Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x0E1





| Bit | Symbol | Function  | R/W   |
|-----|--------|---|-------|
| 0   | DET    | Voltage Monitor 1 Voltage Variation Detection Flag  0: Not detected  1: V <sub>det1</sub> crossing is detected  | R/W*1 |
| 1   | MON    | Voltage Monitor 1 Signal Monitor Flag  0: VCC < V <sub>det1</sub> 1: VCC ≥ V <sub>det1</sub> or MON is disabled | R     |
| 7:2 | _      | These bits are read as 0. The write value should be 0.  | R/W   |

Note 1. Only 0 can be written to this bit. After writing 0 to this bit, 2 system clock cycles are required for the bit to be read as 0.

#### **DET flag (Voltage Monitor 1 Voltage Variation Detection Flag)**


The DET flag is enabled when the LVCMPCR.LVD1E bit is 1 (voltage detection 1 circuit enabled) and the LVD1CR0.CMPE bit is 1 (voltage monitor 1 circuit comparison result output enabled).

When detecting V<sub>det1</sub>, set the DET flag to 0 after setting LVD1CR0.RIE is 0 (disabled). When setting LVD1CR0.RIE bit to 1 (enabled) after setting it to 0, wait for 2 or more PCLKB cycles which have elapsed.

## MON flag (Voltage Monitor 1 Signal Monitor Flag)

The MON flag is enabled when the LVCMPCR.LVD1E bit is 1 (voltage detection 1 circuit enabled) and the LVD1CR0.CMPE bit is 1 (voltage monitor 1 circuit comparison result output enabled).

# 7.2.7 LVD2CR1 : Voltage Monitor 2 Circuit Control Register 1





| Bit | Symbol      | Function  | R/W |
|-----|-------------|---|-----|
| 1:0 | IDTSEL[1:0] | Voltage Monitor 2 Interrupt Generation Condition Select  0 0: When VCC ≥ V <sub>det2</sub> (rise) is detected  0 1: When VCC < V <sub>det2</sub> (fall) is detected  1 0: When fall and rise are detected  1 1: Settings prohibited | R/W |
| 2   | IRQSEL      | Voltage Monitor 2 Interrupt Type Select  0: Non-maskable interrupt  1: Maskable interrupt <sup>*1</sup>   | R/W |
| 7:3 | _           | These bits are read as 0. The write value should be 0.  | R/W |


Note: Set the PRCR.PRC3 bit to 1 (writing enabled) before rewriting this register.

Note 1. When enabling maskable interrupts, do not change the NMIER.LVD2EN bit value in the ICU from the reset state.

## 7.2.8 LVD2SR: Voltage Monitor 2 Circuit Status Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x0E3





| Bit | Symbol | Function  | R/W   |
|-----|--------|---|-------|
| 0   | DET    | Voltage Monitor 2 Voltage Variation Detection Flag  0: Not detected  1: V <sub>det2</sub> crossing is detected  | R/W*1 |
| 1   | MON    | Voltage Monitor 2 Signal Monitor Flag  0: VCC < V <sub>det2</sub> 1: VCC ≥ V <sub>det2</sub> or MON is disabled | R     |
| 7:2 | -      | These bits are read as 0. The write value should be 0.  | R/W   |

Note 1. Only 0 can be written to this bit. After writing 0 to this bit, 2 system clock cycles are required for the bit to be read as 0.

#### **DET flag (Voltage Monitor 2 Voltage Variation Detection Flag)**

The DET flag is enabled when the LVCMPCR.LVD2E bit is 1 (voltage detection 2 circuit enabled) and the LVD2CR0.CMPE bit is 1 (voltage monitor 2 circuit comparison result output enabled).

When detecting  $V_{det2}$ , set the DET flag to 0 after setting LVD2CR0.RIE is 0 (disabled). When setting LVD2CR0.RIE bit to 1 (enabled) after setting it to 0, wait for 2 or more PCLKB cycles which have elapsed.

#### **MON flag (Voltage Monitor 2 Signal Monitor Flag)**

The MON flag is enabled when the LVCMPCR.LVD2E bit is 1 (voltage detection 2 circuit enabled) and the LVD2CR0.CMPE bit is 1 (voltage monitor 2 circuit comparison result output enabled).

# 7.3 VCC Input Voltage Monitor

# 7.3.1 Monitoring V<sub>det0</sub>

The comparison results from voltage monitor 0 are not available for reading.

## 7.3.2 Monitoring V<sub>det1</sub>

Table 7.2 shows the procedures to set up monitoring against  $V_{det1}$ . After the settings are complete, the comparison results from voltage monitor 1 can be monitored with the LVD1SR.MON flag.

Table 7.2 Procedures to set up monitoring against V<sub>det1</sub>

| Step                   |   | Monitoring the comparison results from voltage monitor 1  |
|------------------------|---|---|
| Setting up the voltage | 1 | Set LVCMPCR.LVD1E = 0 to disable voltage detection 1 before writing to the LVDLVLR.LVD1LVL[4:0] bits.   |
| detection 1 circuit    | 2 | Select the detection voltage in the LVDLVLR.LVD1LVL[4:0] bits.  |
|                        | 3 | Set LVCMPCR.LVD1E = 1 to enable the voltage detection 1 circuit.  |
|                        | 4 | Wait for at least t <sub>d (E-A)</sub> for the LVD1 operation stabilization time after LVD1 is enabled. |
| Enabling output        | 5 | Set LVD1CR0.CMPE = 1 to enable output of the comparison results from voltage monitor 1.                 |

# 7.3.3 Monitoring V<sub>det2</sub>

Table 7.3 shows the procedures to set up monitoring against  $V_{det2}$ . After the settings are complete, the comparison results from voltage monitor 2 can be monitored in the LVD2SR.MON flag.

Table 7.3 Procedures to set up monitoring against V<sub>det2</sub>

| Step                   |   | Monitoring the results of comparison by voltage monitor 2   |
|------------------------|---|---|
| Setting up the voltage | 1 | Set LVCMPCR.LVD2E = 0 to disable voltage detection 2 before writing to the LVDLVLR.LVD2LVL[2:0] bits.   |
| detection 2 circuit    | 2 | Select the detection voltage in the LVDLVLR.LVD2LVL[2:0] bits.  |
|                        | 3 | Set LVCMPCR.LVD2E = 1 to enable the voltage detection 2 circuit.  |
|                        | 4 | Wait for at least t <sub>d (E-A)</sub> for the LVD2 operation stabilization time after LVD2 is enabled. |
| Enabling output        | 5 | Set LVD2CR0.CMPE = 1 to enable output of the comparison results from voltage monitor 2.                 |



# 7.4 Reset from Voltage Monitor 0

When using the reset from voltage monitor 0, clear the OFS1.LVDAS bit to 0 to enable the voltage monitor 0 reset after a reset. However, at boot mode, the reset from voltage monitor 0 is disabled regardless of the value of the OFS1.LVDAS bit.

Figure 7.4 shows an example of operations for a voltage monitor 0 reset.




Figure 7.4 Example of voltage monitor 0 reset operation

## 7.5 Interrupt and Reset from Voltage Monitor 1

An interrupt or reset can be generated in response to the comparison results from the voltage monitor 1 circuit.

Table 7.4 shows the procedures for setting bits related to the voltage monitor 1 interrupt/reset so that voltage monitoring occurs. Table 7.5 shows the procedures for setting bits related to the voltage monitor 1 interrupt/reset so that voltage monitoring stops. Figure 7.5 shows an example of operations for a voltage monitor 1 interrupt. For the operation of the voltage monitor 1 reset, see Figure 5.2 in section 5, Resets.

When using the voltage monitor 1 circuit in Software Standby mode, set up the circuit using the procedures in this section.

#### (1) Setting in Software Standby mode

 When VCC > V<sub>det1</sub> is detected, negate the voltage monitor 1 reset signal (LVD1CR0.RN = 0) following a stabilization time.

Table 7.4 Procedures for setting bits related to voltage monitor 1 interrupt and voltage monitor 1 reset so that voltage monitoring occurs

| Step  |   | Voltage monitor 1 interrupt (voltage monitor 1 ELC event output)   | Voltage monitor 1 reset  |
|---|---|--|--|
| Setting up the voltage                                    | 1 | Set LVCMPCR.LVD1E = 0 to disable voltage detection   | n 1 before writing to the LVDLVLR register.  |
| detection 1 circuit                                       | 2 | Select the detection voltage in the LVDLVLR.LVD1LV   | L[4:0] bits.   |
|   | 3 | Set LVCMPCR.LVD1E = 1 to enable the voltage dete   | ction 1 circuit.   |
| 4   |   | Wait for at least t <sub>d (E-A)</sub> for the LVD1 operation stabilization time after LVD1 is enabled.*1                        |  |
| Setting up the voltage<br>monitor 1 interrupt or<br>reset | 5 | Set LVD1CR0.RI = 0 to select the voltage monitor 1 interrupt.  | Set LVD1CR0.RI = 1 to select the voltage monitor 1 reset.     Select the type of reset negation in the LVD1CR0.RN bit. |
|   | 6 | Select the interrupt request condition in the LVD1CR1.IDTSEL[1:0] bits.     Select the interrupt type in the LVD1CR1.IRQSEL bit. |  |
| Enabling output   | 7 | Set LVD1SR.DET = 0.  |  |
|   | 8 | Set LVD1CR0.RIE = 1 to enable the voltage monitor 1 interrupt or reset.*2  |  |
|   |   | Set LVD1CR0.CMPE = 1 to enable output of the comparison results from voltage monitor 1.  |  |

Note 1. Steps 5 to 8 can be performed during the wait time in step 4. For details on  $t_{d (E-A)}$ , see section 36, Electrical Characteristics.

Note 2. Step 8 is not required if only the ELC event signal is to be output.

Table 7.5 Procedures for setting bits related to voltage monitor 1 interrupt and voltage monitor 1 reset so that voltage monitoring stops

| Step                                     |   | Voltage monitor 1 interrupt (voltage monitor 1 ELC event output), voltage monitor 1 reset |
|--|---|---|
| Stopping the enabling 1 output           |   | Set LVD1CR0.CMPE = 0 to disable output of the comparison results from voltage monitor 1.  |
|  | 2 | Set LVD1CR0.RIE = 0 to disable the voltage monitor 1 interrupt or reset.*1                |
| Stopping the voltage detection 1 circuit | 3 | Set LVCMPCR.LVD1E = 0 to disable the voltage detection 1 circuit.                         |

Note 1. Step 2 is not required if only the ELC event signal is to be output.

If the voltage monitor 1 interrupt or reset setting is to be made again after it is used and stopped once, you can omit the following steps in the procedures for stopping and setting, depending on the conditions:

- Setting the voltage detection 1 circuit is not required if the settings for the circuit do not change.
- Setting the voltage monitor 1 interrupt or reset is not required if the settings for the voltage monitor 1 interrupt or voltage monitor 1 reset do not change.

Figure 7.5 shows an example of the voltage monitor 1 interrupt operation.




Figure 7.5 Example of voltage monitor 1 interrupt operation

## 7.6 Interrupt and Reset from Voltage Monitor 2

An interrupt or reset can be generated in response to the comparison results from the voltage monitor 2 circuit.

Table 7.6 shows the procedures for setting bits related to the voltage monitor 2 interrupt/reset so that voltage monitoring occurs. Table 7.7 shows the procedures for setting bits related to the voltage monitor 2 interrupt/reset so that voltage monitoring stops. Figure 7.6 shows an example of operations for a voltage monitor 2 interrupt. For the operation of the voltage monitor 2 reset, see Figure 5.2 in section 5, Resets.

When using the voltage monitor 2 circuit in Software Standby mode, set up the circuit with the following procedures.

## Setting in Software Standby mode

When VCC > V<sub>det2</sub> is detected, negate the voltage monitor 2 reset signal (LVD2CR0.RN = 0) following a LVD2 stabilization time.

Table 7.6 Procedures for setting bits related to voltage monitor 2 interrupt and voltage monitor 2 reset so that voltage monitoring occurs (1 of 2)

| Step  |  | Voltage monitor 2 interrupt (voltage monitor 2 ELC event output)                             | Voltage monitor 2 reset |
|---|--|--|-------------------------|
| Setting up the voltage detection 2 circuit  1 Set LVCMPCR.LVD2E = 0 to disable voltage detection 2 before writing to the LVDLVLR detection 2 circuit.  2 Select the detection voltage in the LVDLVLR.LVD2LVL[2:0] bits.  3 Set LVCMPCR.LVD2E = 1 to enable the voltage detection 2 circuit.  4 Wait for at least t <sub>d (E-A)</sub> for the LVD2 operation stabilization time after LVD2 is enabled.* |  | Set LVCMPCR.LVD2E = 0 to disable voltage detection 2 before writing to the LVDLVLR register. |                         |
|   |  | Select the detection voltage in the LVDLVLR.LVD2LVL[2:0] bits.                               |                         |
|   |  | ction 2 circuit.   |                         |
|   |  | ation time after LVD2 is enabled.*1  |                         |

Table 7.6 Procedures for setting bits related to voltage monitor 2 interrupt and voltage monitor 2 reset so that voltage monitoring occurs (2 of 2)

| Step  |   | Voltage monitor 2 interrupt (voltage monitor 2 ELC event output)   | Voltage monitor 2 reset   |
|---|---|--|---|
| Setting up the voltage monitor 2 interrupt or reset |   | Set LVD2CR0.RI = 0 to select the voltage monitor 2 interrupt.  | <ul> <li>Set LVD2CR0.RI = 1 to select the voltage monitor 2 reset.</li> <li>Select the type of reset negation in the LVD2CR0.RN bit.</li> </ul> |
|   | 6 | Select the interrupt request condition in the LVD2CR1.IDTSEL[1:0] bits.     Select the interrupt type in the LVD2CR1.IRQSEL bit. | _   |
| Enabling output 7 Set LVD2SR.DET = 0.               |   |  |   |
|   |   | Set LVD2CR0.RIE = 1 to enable the voltage monitor 2 interrupt or reset.*2  |   |
|   |   | Set LVD2CR0.CMPE = 1 to enable output of the comparison results from voltage monitor 2.  |   |

Note 1. Steps 5 to 8 can be performed during the wait time in step 4. For details on t<sub>d(E-A)</sub>, see section 36, Electrical Characteristics.

Table 7.7 Procedures for setting bits related to voltage monitor 2 interrupt and voltage monitor 2 reset so that voltage monitoring stops

| Step                                       |   | Voltage monitor 2 interrupt (voltage monitor 2 ELC event output), voltage monitor 2 reset |
|--|---|---|
| Settings to stop enabling                  | 1 | Set LVD2CR0.CMPE = 0 to disable output of the comparison results from voltage monitor 2.  |
| output                                     | 2 | Set LVD2CR0.RIE = 0 to disable the voltage monitor 2 interrupt or reset.*1                |
| Stopping the voltage 3 detection 2 circuit |   | Set LVCMPCR.LVD2E = 0 to disable the voltage detection 2 circuit.                         |

Note 1. Step 2 is not required if only the ELC event signal is to be output.

If the voltage monitor 2 interrupt or reset setting is to be made again after it is used and stopped once, you can omit the following steps in the procedures for stopping and setting, depending on the conditions:

- Setting the voltage detection 2 is not required if the settings for the circuit do not change.
- Setting the voltage monitor 2 interrupt or reset is not required if the settings for the voltage monitor 2 interrupt or voltage monitor 2 reset do not change.

Note 2. Step 8 is not required if only the ELC event signal is to be output.




Figure 7.6 Example of voltage monitor 2 interrupt operation

## 7.7 Event Link Controller (ELC) Output

The LVD can output the event signals to the Event Link Controller (ELC).

#### (1) V<sub>det1</sub> Crossing Detection Event

The LVD outputs the event signal when it detects that the voltage has passed the  $V_{det1}$  voltage while both the voltage detection 1 circuit and the voltage monitor 1 circuit comparison result output are enabled.

## (2) V<sub>det2</sub> Crossing Detection Event

The LVD outputs the event signal when it detects that the voltage has passed the  $V_{det2}$  voltage while both the voltage detection 2 circuit and the voltage monitor 2 circuit comparison result output are enabled.

When enabling the event link output function of the LVD, you must enable the LVD before enabling the LVD event link function of the ELC. To stop the event link output function of the LVD, you must stop the LVD before disabling the LVD event link function of the ELC.

## 7.7.1 Interrupt Handling and Event Linking

The LVD provides bits to separately enable or disable the voltage monitor 1 and 2 interrupts. When an interrupt source is generated and the interrupt is enabled by the interrupt enable bit, the interrupt signal is output to the CPU.

In contrast, as soon as an interrupt source is generated, an event link signal is output as the event signal to the other module through the ELC, regardless of the state of the interrupt enable bit.

It is possible to output voltage monitor 1 and 2 interrupts in Software Standby mode.

 When a V<sub>det1</sub> or V<sub>det2</sub> passage events is detected in Software Standby mode, event signals are not generated for the ELC because the clock is not supplied in Software Standby mode. Because the V<sub>det1</sub> and V<sub>det2</sub> passage detection flags are saved, when the clock supply resumes after returning from Software Standby mode, the event signals for the ELC are output based on the state of the  $V_{\text{det}1}$  and  $V_{\text{det}2}$  detection flags.



# 8. Clock Generation Circuit

## 8.1 Overview

The MCU provides a clock generation circuit. Table 8.1 and Table 8.2 list the clock generation circuit specifications. Figure 8.1 and Figure 8.2 show a block diagram, and Table 8.3 lists the I/O pins.

Table 8.1 Clock generation circuit specifications for the clock sources

| Clock source                         | Description           | Specification   |
|--------------------------------------|-----------------------|-----------------|
| High-speed on-chip oscillator (HOCO) | Oscillation frequency | 24/32/48/64 MHz |
|                                      | User trimming         | Available       |
| Middle-speed on-chip oscillator      | Oscillation frequency | 8 MHz           |
| (MOCO)                               | User trimming         | Available       |
| Low-speed on-chip oscillator (LOCO)  | Oscillation frequency | 32.768 kHz      |
|                                      | User trimming         | Available       |
| IWDT-dedicated on-chip oscillator    | Oscillation frequency | 15 kHz          |
| (IWDTLOCO)                           | User trimming         | No              |
| External clock input for SWD (SWCLK) | Input clock frequency | Up to 12.5 MHz  |

Table 8.2 Clock generation circuit specifications for the internal clocks

| Item                              | Clock source   | Clock supply  | Specification  |
|-----------------------------------|----------------|---|--|
| System clock (ICLK)               | HOCO/MOCO/LOCO | CPU, DTC, Flash, Flash-IF, SRAM   | Up to 48 MHz<br>Division ratios: 1/2/4/8/16/32/64<br>1 MHz to 48 MHz (P/E) |
| Peripheral module clock B (PCLKB) | HOCO/MOCO/LOCO | Peripheral modules (CAC, ELC, I/O<br>Ports, KINT, POEG, GPT, AGT,<br>WDT, IWDT, SCI, SPI, I3C, CRC,<br>ADC12, DOC, AES, and TRNG) | Up to 32 MHz<br>Division ratios:1/2/4/8/16/32/64                           |
| Peripheral module clock D (PCLKD) | HOCO/MOCO/LOCO | Peripheral modules (GPT count clock, ADC12 conversion clock, IIC/I3C internal operating clock)                                    | Up to 64 MHz<br>Division ratios: 1/2/4/8/16/32/64                          |
| AGT clock (AGTLCLK)               | LOCO           | AGT   | 32.768 kHz   |
| CAC LOCO clock (CACLCLK)          | LOCO           | CAC   | 32.768 kHz   |
| CAC MOCO clock<br>(CACMOCLK)      | мосо           | CAC   | 8 MHz  |
| CAC HOCO clock<br>(CACHCLK)       | носо           | CAC   | 24/32/48/64 MHz  |
| CAC IWDTLOCO clock<br>(CACILCLK)  | IWDTLOCO       | CAC   | 15 kHz   |
| IWDT clock (IWDTCLK)              | IWDTLOCO       | IWDT  | 15 kHz   |
| SysTick timer clock (SYSTICCLK)   | LOCO           | SysTick timer   | 32.768 kHz   |
| Clock/buzzer output<br>(CLKOUT)   | LOCO/MOCO/HOCO | CLKOUT pin  | Up to 16 MHz<br>Division ratios: 1/2/4/8/16/32/64/128                      |
| Serial wire clock (SWCLK)         | SWCLK pin      | OCD   | Up to 12.5 MHz   |

Note: Restrictions on setting clock frequency: ICLK ≥ PCLKB, PCLKD ≥ PCLKB PCLKB Restrictions on clock frequency ratio: (N: integer, and up to 64)

ICLK:PCLKB = N:1, ICLK:PCLKD = N:1 or 1:N

Minimum ICLK frequency is 1 MHz in Programming/Erasure (P/E) mode.






Figure 8.1 Clock generation circuit block diagram (Internal Clock Supply Architecture Type A)




Figure 8.2 Clock generation circuit block diagram (Internal Clock Supply Architecture Type B)

Table 8.3 Clock generation circuit input/output pins

| Pin name | I/O    | Description  |
|----------|--------|--|
| CLKOUT   | Output | This pin is used to output the CLKOUT/BUZZER clock |
| SWCLK    | Input  | This pin is used to input from the SWD             |

# 8.2 Register Descriptions

Base address: SYSC = 0x4001\_E000

# 8.2.1 SCKDIVCR : System Clock Division Control Register

Offset address: 0x020 Bit position: Bit field: ICK[2:0] Value after reset: Bit position: Bit field: PCKB[2:0] PCKD[2:0] Value after reset: 

| Bit   | Symbol   | Function   | R/W |
|-------|--|--|-----|
| 2:0   | PCKD[2:0]  | Peripheral Module Clock D (PCLKD) Select*2 *3  0 0 0: × 1/1 0 0 1: × 1/2 0 1 0: × 1/4 0 1 1: × 1/8 1 0 0: × 1/16 1 0 1: × 1/32 1 1 0: × 1/64 Others: Settings prohibited | R/W |
| 7:3   | _  | These bits are read as 0. The write value should be 0.   | R/W |
| 10:8  | PCKB[2:0]  | Peripheral Module Clock B (PCLKB) Select*1 *3  0 0 0: × 1/1 0 0 1: × 1/2 0 1 0: × 1/4 0 1 1: × 1/8 1 0 0: × 1/16 1 0 1: × 1/32 1 1 0: × 1/64 Others: Settings prohibited | R/W |
| 23:11 | _  | These bits are read as 0. The write value should be 0.   | R/W |
| 26:24 | ICK[2:0]  System Clock (ICLK) Select*1 *2 *3  0 0 0: × 1/1  0 0 1: × 1/2  0 1 0: × 1/4  0 1 1: × 1/8  1 0 0: × 1/16  1 0 1: × 1/32  1 1 0: × 1/64  Others: Settings prohibited |  | R/W |
| 31:27 | _  | These bits are read as 0. The write value should be 0.   | R/W |

- Note: For Internal Clock Supply Architecture Type B, the association between the frequencies of the system clock (ICLK), the peripheral module clock (PCLKB), and the peripheral module clock (PCLKD) should be ICLK: PCLKB: PCLKD = 1:1:1.


  Write the same value to ICK[2:0], PCKB[2:0], and PCKD[2:0] when setting SCKDIVCR in Internal Clock Supply Architecture Type B.
- Note 1. The association between the frequencies of the system clock (ICLK) and the peripheral module clock (PCLKB) should be ICLK:PCLKB = N:1 (N: integer).
- Note 2. The association between the frequencies of the system clock (ICLK) and the peripheral module clock (PCLKD) should be ICLK:PCLKD = N:1 or 1:N (N: integer).
- Note 3. Selecting division by 1 to ICLK is prohibited when SCKSCR.CKSEL[2:0] bits select the system clock source that is faster than 32 MHz and MEMWAIT.MEMWAIT = 0.

The SCKDIVCR register selects the frequencies of the system clock (ICLK), and peripheral module clock (PCLKB, PCLKD).

## 8.2.2 SCKSCR: System Clock Source Control Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x026



| Bit | Symbol     | Function   | R/W |
|-----|------------|--|-----|
| 2:0 | CKSEL[2:0] | Clock Source Select*1                                  | R/W |
|     |            | 0 0 0: HOCO  |     |
|     |            | 0 0 1: MOCO  |     |
|     |            | 0 1 0: LOCO  |     |
|     |            | 0 1 1: Setting prohibited                              |     |
|     |            | 1 0 0: Setting prohibited                              |     |
|     |            | 1 0 1: Setting prohibited                              |     |
|     |            | 1 1 0: Setting prohibited                              |     |
|     |            | 1 1 1: Setting prohibited                              |     |
| 7:3 | _          | These bits are read as 0. The write value should be 0. | R/W |

Note 1. Selecting a system clock source that is faster than 32 MHz (system clock source > 32 MHz) is prohibited when the SCKDIVCR.ICK[2:0] bits select division by 1 and MEMWAIT.MEMWAIT = 0.

The SCKSCR register selects the clock source for the system clock.

#### CKSEL[2:0] bits (Clock Source Select)

The CKSEL[2:0] bits select the source for the following modules:

- System clock (ICLK)
- Peripheral module clocks (PCLKB and PCLKD)

The bits select from one of the following sources:

- Low-speed on-chip oscillator (LOCO)
- Middle-speed on-chip oscillator (MOCO)
- High-speed on-chip oscillator (HOCO)

The operating state of each clock source is controlled not only by the clock oscillation enable settings but also by the operating modes of the product. Some clock sources might be forcibly stopped depending on the product operating mode being used.

Check the operation state of clock sources in each product operating mode, and do not select the clock source to be stopped in SCKSCR. The clock sources should be switched when there are no occurring internal asynchronous interrupt. For details, see section 10, Low Power Modes.

## 8.2.3 MEMWAIT: Memory Wait Cycle Control Register for Code Flash

Base address: SYSC = 0x4001\_E000

Offset address: 0x031



| Bit | Symbol  | Function   | R/W   |
|-----|---------|--|-------|
| 0   | MEMWAIT | Memory Wait Cycle Select for Code Flash                | R/W   |
|     |         | 0: No wait<br>1: Wait                                  |       |
| 7:1 | _       | These bits are read as 0. The write value should be 0. | R/(W) |

Note: Writing 0 to the MEMWAIT bit is prohibited when SCKDIVCR.ICK bit selects division by 1 and SCKSCR.CKSEL[2:0] bits select the system clock source that is faster than 32 MHz (ICLK > 32 MHz).

Note: For Internal Clock Supply Architecture Type B selected by OFS1.ICSATS bit, the MEMWAIT settings is prohibited.

The MEMWAIT register controls the wait cycle of code flash read access.

#### **MEMWAIT** bit (Memory Wait Cycle Select for Code Flash)

This bit selects the wait cycle of code flash read access. The wait cycle of code flash access is set to no wait (MEMWAIT = 0) after a reset is released.

Before writing to the MEMWAIT bit, check the ICLK frequency and operation power control mode. The following restrictions apply when setting the ICLK and operation power control mode, and the MEMWAIT bit:

- When setting the ICLK to faster than 32 MHz (ICLK > 32 MHz), set MEMWAIT to 1 while ICLK is 32 MHz or less (ICLK ≤ 32 MHz) and the operation power control mode is High-speed mode (OPCCR.OPCM[1:0] = 00b). Setting MEMWAIT to 1 is prohibited in operation modes other than High-speed mode. Setting the ICLK faster than 32 MHz is prohibited while MEMWAIT = 0.
- When setting the ICLK from 32 MHz or faster (ICLK > 32 MHz) to 32 MHz or less (ICLK ≤ 32 MHz), the ICLK frequency must be set to 32 MHz or less while MEMWAIT = 1. Setting MEMWAIT to 0 is prohibited while ICLK is faster than 32 MHz. Setting MEMWAIT to 1 is prohibited in operation modes other than High-speed mode. MEMWAIT can be set to 0 while the ICLK frequency is 32 MHz or less and operation power control mode is High-speed mode (OPCCR.OPCM[1:0] = 00b).

Table 8.4 MEMWAIT bit setting

|    |           | MCU operation power control  |                 |               |
|----|-----------|------------------------------|-----------------|---------------|
|    |           |                              | High-speed mode |               |
| ME | MWAIT bit | Mode: except High-speed mode | ICLK ≤ 32 MHz   | ICLK > 32 MHz |
| 0  |           | ✓                            | ✓               | _             |
| 1  |           | _                            | ✓               | 1             |


Note: ✓ : Setting is possible.

— : Setting is not possible.

## 8.2.4 FLDWAITR: Memory Wait Cycle Control Register for Data Flash

Base address: FLCN = 0x407E\_C000

Offset address: 0x3FC4



| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 0   | FLDWAIT1 | Memory Wait Cycle Select for Data Flash                | R/W |
|     |          | 0: 1 wait access (Default) 1: 2 wait access            |     |
|     |          | 1. 2 Walt access                                       |     |
| 7:1 | _        | These bits are read as 0. The write value should be 0. | R/W |

Note: Writing 0 to the FLDWAIT1 bit is prohibited when SCKDIVCR.ICK bit selects division by 1 and SCKSCR.CKSEL[2:0] bits select the system clock source that is faster than 32 MHz (ICLK > 32 MHz).

Note: For Internal Clock Supply Architecture Type B selected by OFS1.ICSATS bit, setting FLDWAIT1 is prohibited.

Note: There is no need to set FLDWAIT1 if data flash is not used.

The FLDWAITR register controls the wait cycle of data flash read access.

#### FLDWAIT1 bit (Memory Wait Cycle Select for Data Flash)

This bit selects the wait cycle of data flash read access. The wait cycle of data flash access is set to 1 wait (FLDWAIT1 = 0) after a reset is released.

The FLDWAIT1 settings for the data flash read access wait cycle are as follows:

• FLDWAIT1 = 0: 1 wait cycle

• FLDWAIT1 = 1: 2 wait cycles

Before writing to the FLDWAIT1 bit, check the ICLK frequency and operation power control mode. The following restrictions apply when setting the ICLK and operation power control mode, and the FLDWAIT1 bit:

- When setting the ICLK faster than 32 MHz (ICLK > 32 MHz), set FLDWAIT1 to 1 while ICLK is 32 MHz or less (ICLK ≤ 32 MHz) and the operation power control mode is High-speed mode (OPCCR.OPCM[1:0] = 00b). Setting FLDWAIT1 to 1 is prohibited in operation modes other than High-speed mode. Setting the ICLK faster than 32 MHz is prohibited while FLDWAIT1 = 0.
- When setting the ICLK from 32 MHz or faster (ICLK > 32 MHz) to 32 MHz or less (ICLK ≤ 32 MHz), the ICLK frequency must be set to 32 MHz or less while FLDWAIT1 = 1. Setting FLDWAIT1 to 0 is prohibited while ICLK is faster than 32 MHz. Setting FLDWAIT1 to 1 is prohibited in operation modes other than High-speed mode. FLDWAIT1 can be set to 0 while the ICLK frequency is 32 MHz or less and operation power control mode is High-speed mode (OPCCR.OPCM[1:0] = 00b).

Table 8.5 FLDWAIT1 bit setting

|   |              | MCU operation power control  |                 |               |
|---|--------------|------------------------------|-----------------|---------------|
|   |              |                              | High-speed mode |               |
|   | FLDWAIT1 bit | Mode: except High-speed mode | ICLK ≤ 32 MHz   | ICLK > 32 MHz |
| 0 |              | ✓                            | 1               | _             |
| 1 |              | _                            | 1               | 1             |

Note: ✓ : Setting is possible.

— : Setting is not possible.

Figure 8.3 shows an example flow when setting ICLK faster than 32 MHz.




Figure 8.3 When setting ICLK > 32 MHz

Figure 8.4 shows an example flow when setting ICLK less than or equal to 32 MHz when ICLK is greater than 32 MHz.





Figure 8.4 When setting ICLK ≤ 32 MHz from ICLK > 32 MHz

## 8.2.5 LOCOCR: Low-Speed On-Chip Oscillator Control Register

Base address: SYSC = 0x4001\_E000
Offset address: 0x490



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | LCSTP  | LOCO Stop  | R/W |
|     |        | O: Operate the LOCO clock Stop the LOCO clock          |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0. | R/W |

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

The LOCOCR register controls the LOCO clock.

#### LCSTP bit (LOCO Stop)

The LCSTP bit starts or stops the LOCO clock.

After setting the LCSTP bit to 0 to start the LOCO clock, only use the clock after the LOCO clock-oscillation stabilization wait time ( $t_{LOCOWT}$ ) elapses. A fixed stabilization wait time is required after setting the LOCO clock to start operation. A fixed wait time is also required after setting the LOCO clock to stop.

The following restrictions apply when starting and stopping operation:

- After stopping the LOCO clock, allow a stop interval of at least 5 LOCO clock cycles before restarting it
- Confirm that LOCO oscillation is stable before stopping the LOCO clock
- Regardless of whether the LOCO is selected as the system clock, confirm that LOCO oscillation is stable before
  executing a WFI instruction to place the MCU in Software Standby mode
- When a transition to Software Standby mode is to follow the setting to stop the LOCO clock, wait for at least 3 LOCO cycles before executing the WFI instruction.

Writing 1 to LCSTP is prohibited under the following condition:


• SCKSCR.CKSEL[2:0] = 010b (system clock source = LOCO).

Because the LOCO clock measures the wait time for other oscillators, it continues to oscillate while measuring this time, regardless of the setting in LOCOCR.LCSTP. As a result, the LOCO clock might be unintentionally supplied even when the LCSTP is set to stop.

## 8.2.6 HOCOCR: High-Speed On-Chip Oscillator Control Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x036



| Bit | Symbol | Function   | R/W   |
|-----|--------|--|-------|
| 0   | HCSTP  | HOCO Stop  | R/W*2 |
|     |        | <ul> <li>0: Operate the HOCO clock *3</li> <li>1: Stop the HOCO clock</li> </ul> |       |
| 7:1 | _      | These bits are read as 0. The write value should be 0.                           | R/W   |

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

Note: Writing to OPCCR.OPCM[1:0] is prohibited while HOCOCR.HCSTP = 0 and OSCSF.HOCOSF = 0 (HOCO is in stabilization wait counting).

Note 1. The HCSTP bit value after a reset is 0 when the OFS1.HOCOEN bit is 0. It is 1 when the OFS1.HOCOEN bit is 1.

Note 2. Writing HCSTP is prohibited while OPCCR.OPCMTSF = 1 or SOPCCR.SOPCMTSF = 1 (during transition of operating power control mode)

Note 3. If you are using the HOCO (HCSTP = 0), set the OFS1.HOCOFRQ1[2:0] bit to an optimum value.

The HOCOCR register controls the HOCO clock.

#### **HCSTP bit (HOCO Stop)**

The HCSTP bit starts or stops the HOCO clock.

After setting the HCSTP bit to 0 to start the HOCO clock, confirm that the OSCSF.HOCOSF is set to 1 before using the clock. When OFS1.HOCOEN is set to 0, confirm that OSCSF.HOCOSF is also set to 1 before using the HOCO clock. A fixed stabilization wait time is required after setting the HOCO clock to start operation. A fixed wait time is also required after setting the HOCO clock to stop.

The following limitations apply when starting and stopping operation:

- After stopping the HOCO clock, confirm that the OSCSF.HOCOSF is 0 before restarting the HOCO clock.
- Confirm that the HOCO clock operates and that the OSCSF.HOCOSF is 1 before stopping the HOCO clock.



- Regardless of whether the HOCO clock is selected as the system clock, confirm that the OSCSF.HOCOSF is set to 1
  before executing a WFI instruction to place the MCU in Software Standby mode after setting HOCO operation with the
  HCSTP bit.
- When a transition to Software Standby mode is to follow the setting of the HOCO clock to stop, confirm that the OSCSF.HOCOSF is set to 0 after setting the HOCO clock and before executing the WFI instruction.

Writing 1 to HCSTP is prohibited under the following condition:

• SCKSCR.CKSEL[2:0] = 000b (system clock source = HOCO).

# 8.2.7 MOCOCR: Middle-Speed On-Chip Oscillator Control Register

Base address: SYSC = 0x4001 E000 Offset address: 0x038 Bit position 0 6 5 3 MCST Bit field 0 0 0 n O 0 Value after reset: n

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | MCSTP  | MOCO Stop  | R/W |
|     |        | MOCO clock is operating     MOCO clock is stopped      |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0. | R/W |

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

The MOCOCR register controls the MOCO clock.

### MCSTP bit (MOCO Stop)

The MCSTP bit starts or stops the MOCO clock.

After setting MCSTP to 0, use the MOCO clock only after the MOCO clock oscillation stabilization time  $(t_{MOCOWT})$  elapses. A fixed stabilization wait time is required after setting the MOCO clock to start operation. A fixed wait time is also required for oscillation to stop after setting the MOCO clock to stop operation.

The following restrictions apply when starting and stopping the oscillator:


- After stopping the MOCO clock, allow a stop interval of at least 5 MOCO clock cycles before restarting it
- Confirm that MOCO clock oscillation is stable before stopping the MOCO clock
- Regardless of whether the MOCO clock is selected as the system clock, confirm that MOCO clock oscillation is stable before executing a WFI instruction to place the MCU in Software Standby mode
- When a transition to Software Standby mode is to follow the setting to stop the MOCO clock, wait for at least 3 MOCO clock cycles before executing the WFI instruction.

Writing 1 to MCSTP is prohibited under the following condition:

• SCKSCR.CKSEL[2:0] = 001b (system clock source = MOCO).

## 8.2.8 OSCSF: Oscillation Stabilization Flag Register

Base address: SYSC = 0x4001\_E000
Offset address: 0x03C



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | HOCOSF | HOCO Clock Oscillation Stabilization Flag   | R   |
|     |        | 0: The HOCO clock is stopped or is not yet stable   |     |
|     |        | <ol> <li>The HOCO clock is stable, so is available for use as the system clock</li> </ol> |     |
| 7:1 | _      | These bits are read as 0.   | R   |

Note 1. The value after reset depends on the OFS1.HOCOEN setting.

When OFS1.HOCOEN = 1 (disable HOCO), the value after reset of HOCOSF is 0.

When OFS1.HOCOEN = 0 (enable HOCO), the HOCOSF value is set to 0 immediately after reset is released, and the HOCOSF value is set to 1 after the HOCO oscillation stabilization wait time elapses.

The OSCSF register contains flags to indicate the operating status of the counters in the oscillation stabilization wait circuits for the individual oscillators. After oscillation starts, these counters measure the wait time until each oscillator output clock is supplied to the internal circuits. An overflow of a counter indicates that the clock supply is stable and available for the associated circuit.

#### **HOCOSF flag (HOCO Clock Oscillation Stabilization Flag)**

The HOCOSF flag indicates the operating status of the counter that measures the wait time for the high-speed clock oscillator (HOCO). When OFS1.HOCOEN is set to 0, confirm that OSCSF.HOCOSF is set to 1 before using the HOCO clock.


#### [Setting condition]

• When the HOCO clock is stopped and the HOCOCR.HCSTP bit is set to 0, and then the HOCO oscillation stabilization time is counted by the MOCO clock and supply of the HOCO clock within the MCU is started. For the HOCO oscillation stabilization time, see section 36, Electrical Characteristics.

#### [Clearing condition]

• When the HOCO clock is operating and then is deactivated because the HOCOCR.HCSTP bit is set to 1.

# 8.2.9 HOCOWTCR: High-Speed On-Chip Oscillator Wait Control Register



| Bit | Symbol    | Function  | R/W |
|-----|-----------|---|-----|
| 2:0 | HSTS[2:0] | HOCO Wait Time Setting  1 0 1: Value after reset.  0 1 1: Before starting high-speed on-chip oscillator by setting HOCOCR.HCSTP bit, the HSTS[2:0] bits must be set to 011b beforehand.  Wait time = 46 cycles (5.75 μs)  Wait time is calculated at MOCO = 8 MHz (typically 0.125 μs).  Others: Setting prohibited | R/W |
| 7:3 | _         | These bits are read as 0. The write value should be 0.  | R/W |

HOCOWTCR controls the wait time until output of the signal from the high-speed on-chip oscillator to the internal circuits starts. Only write to HOCOWTCR when the HOCOCR.HCSTP bit is 1 or the OSCSF.HOCOSF flag is 1. Do not write to this register under any other conditions.

#### HSTS[2:0] bits (HOCO Wait Time Setting)

The oscillation stabilization wait circuit measures the wait time and controls the clock supply in the MCU. When the high-speed on-chip oscillator starts, the oscillation stabilization wait circuit starts counting cycles of the middle-speed clock set in the HOCOWTCR register. The MCU clock supply is disabled until counting of the set number of cycles is complete. After counting completes, supply of the clock signal in the MCU starts and the OSCSF.HOCOSF flag is set to 1.



The oscillation stabilization wait circuit continues to count the middle-speed clock cycles regardless of the MOCOCR.MCSTP bit setting. Hardware automatically controls the running and stopping of the middle-speed on-chip oscillator for wait time measurement.

### 8.2.10 CKOCR : Clock Out Control Register

| Base address:      | SYSC =    | 0x4001 | _E000    |    |   |   |          |    |
|--------------------|-----------|--------|----------|----|---|---|----------|----|
| Offset address:    | 0x03E     |        |          |    |   |   |          |    |
| Bit position:      | 7         | 6      | 5        | 4  | 3 | 2 | 1        | 0  |
| Bit field:         | CKOE<br>N | С      | KODIV[2: | 0] | _ | C | KOSEL[2: | 0] |
| Value after reset: | 0         | 0      | 0        | 0  | 0 | 0 | 0        | 0  |

| Bit | Symbol      | Function  | R/W |
|-----|-------------|---|-----|
| 2:0 | CKOSEL[2:0] | Clock Out Source Select  0 0 0: HOCO (value after reset) 0 0 1: MOCO 0 1 0: LOCO 0 1 1: Setting prohibited 1 0 0: Setting prohibited 1 0 1: Setting prohibited Others: Setting prohibited | R/W |
| 3   | _           | This bit is read as 0. The write value should be 0.   | R/W |
| 6:4 | CKODIV[2:0] | Clock Output Frequency Division Ratio  0 0 0: × 1/1  0 0 1: × 1/2  0 1 0: × 1/4  0 1 1: × 1/8  1 0 0: × 1/16  1 0 1: × 1/32  1 1 0: × 1/64  1 1 1: × 1/128                                | R/W |
| 7   | CKOEN       | Clock Out Enable  0: Disable clock out  1: Enable clock out   | R/W |

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

#### CKOSEL[2:0] bits (Clock Out Source Select)

The CKOSEL[2:0] bits select the source of the clock to be output from the CLKOUT pin. When changing the clock source, set the CKOEN bit to 0.

# CKODIV[2:0] bits (Clock Output Frequency Division Ratio)

The CKODIV[2:0] bits specify the clock division ratio. Set the CKOEN bit to 0 when changing the division ratio. The division ratio of the output clock frequency must be set to a value no higher than the characteristics of the CLKOUT pin output frequency. For details on the characteristics of the CLKOUT pin, see section 36, Electrical Characteristics.

### **CKOEN bit (Clock Out Enable)**

The CKOEN bit enables output from the CLKOUT pin.

When this bit is set to 1, the selected clock is output. When this bit is set to 0, low is output. When changing this bit, confirm that the clock out source clock selected in the CKOSEL[2:0] bits is stable. Otherwise, a glitch might be generated in the output.

Clear this bit before entering Software Standby mode if the selecting clock out source clock is stopped in that mode.

# 8.2.11 LOCOUTCR: LOCO User Trimming Control Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x492

Bit position: 7 6 5 4 3 2 1 0

Bit field: LOCOUTRM[7:0]

Value after reset: 0 0 0 0 0 0 0 0 0

| Bit | Symbol        | Function           | R/W |
|-----|---------------|--------------------|-----|
| 7:0 | LOCOUTRM[7:0] | LOCO User Trimming | R/W |
|     |               | 0xF8: -8           |     |
|     |               | 0xF9: -7           |     |
|     |               | <b>:</b>           |     |
|     |               | 0xFF: -1           |     |
|     |               | 0x00: 0            |     |
|     |               | 0x01: +1           |     |
|     |               | :                  |     |
|     |               | 0x06: +6           |     |
|     |               | 0x07: +7           |     |

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

The LOCOUTCR register is added to the original LOCO trimming data.

The LOCO frequency can be trimmed with a resolution of approximately 3.9% per bit by setting a trimming value in the LOCOUTCR register.

Increasing the trimming value makes the LOCO frequency higher.

Decreasing the trimming value makes the LOCO frequency lower.

MCU operation is not guaranteed when LOCOUTCR is set to a value that causes the LOCO frequency to be outside of the specification range. When LOCOUTCR is modified, the frequency stabilization time corresponds to the frequency stabilization time at the start of MCU operation. When the ratio of the LOCO frequency and the other oscillation frequency is an integer value, changing the LOCOUTCR value is prohibited.

Note: The frequency will vary if the temperature and the power supply voltage change after frequency trimming. In such case, it is essential to perform trimming regularly or before high frequency accuracy is required.

# 8.2.12 MOCOUTCR: MOCO User Trimming Control Register

0

 Base address: SYSC = 0x4001\_E000

 Offset address:
 0x061

 Bit position:
 7
 6
 5
 4
 3
 2

 Bit field:
 MOCOUTRM[7:0]

0

0

0

| Bit | Symbol        | Function           | R/W |
|-----|---------------|--------------------|-----|
| 7:0 | MOCOUTRM[7:0] | MOCO User Trimming | R/W |
|     |               | 0xF0: -16          |     |
|     |               | 0xF1: -15          |     |
|     |               | :                  |     |
|     |               | 0xFF: -1           |     |
|     |               | 0x00: 0            |     |
|     |               | 0x01: +1           |     |
|     |               | :                  |     |
|     |               | 0x0E: +14          |     |

0

0

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

0x0F:



Value after reset:

0

The MOCOUTCR register is added to the original MOCO trimming data.

The MOCO frequency can be trimmed with a resolution of approximately 1.2% per bit by setting a trimming value in the MOCOUTCR register.


Increasing the trimming value makes the MOCO frequency higher.

Decreasing the trimming value makes the MOCO frequency lower.

MCU operation is not guaranteed when MOCOUTCR is set to a value that causes the MOCO frequency to be outside of the specification range. When MOCOUTCR is modified, the frequency stabilization wait time corresponds to the frequency stabilization wait time at the start of the MCU operation. When the ratio of the MOCO frequency and the other oscillation frequency is an integer value, changing the MOCOUTCR value is prohibited.

Note: The frequency will vary if the temperature and the power supply voltage change after frequency trimming. In such case, it is essential to perform trimming regularly or before high frequency accuracy is required.

# 8.2.13 HOCOUTCR: HOCO User Trimming Control Register



| Bit | Symbol        | Function           | R | R/W |
|-----|---------------|--------------------|---|-----|
| 7:0 | HOCOUTRM[7:0] | HOCO User Trimming | R | R/W |
|     |               | 0xE0: -32          |   |     |
|     |               | 0xE1: -31          |   |     |
|     |               | :                  |   |     |
|     |               | 0xFF: -1           |   |     |
|     |               | 0x00: 0            |   |     |
|     |               | 0x01: +1           |   |     |
|     |               | :                  |   |     |
|     |               | 0x1E: +30          |   |     |
|     |               | 0x1F: +31          |   |     |

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

The HOCOUTCR register is added to the original HOCO trimming data.

The HOCO frequency can be trimmed with a resolution of approximately 0.028% per bit by setting a trimming value in the HOCOUTCR register.

Increasing the trimming value makes the HOCO frequency higher.

Decreasing the trimming value makes the HOCO frequency lower.

MCU operation is not guaranteed when HOCOUTCR is set to a value that causes the HOCO frequency to be outside of the specification range. When HOCOUTCR is modified, the frequency stabilization wait time corresponds to the frequency stabilization wait time at the start of the MCU operation.

Note: The frequency will vary if the temperature and the power supply voltage change after frequency trimming. In such case, it is essential to perform trimming regularly or before high frequency accuracy is required.

#### 8.3 Internal Clock

Clock sources for the internal clock signals include:

- HOCO clock
- MOCO clock
- LOCO clock
- IWDT-dedicated clock



The following internal clocks are produced from these sources.

- Operating clock of the CPU, DTC, Flash, Flash-IF, and SRAM system clock (ICLK)
- Operating clocks of peripheral modules PCLKB and PCLKD
- Operating clocks for the CAC CACCLK
- Operating clock for the IWDT IWDTCLK
- Operating clock for the AGT LOCO clock AGTLCLK
- Operating clock for the SysTick timer SYSTICCLK
- Clock for external pin output CLKOUT.

For details of the registers used to set the frequencies of the internal clocks, see section 8.3.1. System Clock (ICLK) to section 8.3.7. External Pin Output Clock (CLKOUT).

If the value of any of these bits is changed, subsequent operation is at the frequency determined by the new value.

# 8.3.1 System Clock (ICLK)

The system clock (ICLK) is the operating clock for the CPU, DTC, Flash, Flash-IF, and SRAM.

The ICLK frequency is specified by the HOCOFRQ1[2:0] bits in OFS1, the ICK[2:0] bits in SCKDIVCR, and the CKSEL[2:0] bits in SCKSCR.

When the ICLK clock source is switched, the duration of the ICLK clock cycle becomes longer during the clock source transition period. See Figure 8.5 and Figure 8.6.




Figure 8.5 Block diagram of clock source selector




Figure 8.6 Timing of clock source switching

## 8.3.2 Peripheral Module Clock (PCLKB, PCLKD)

The peripheral module clocks (PCLKB and PCLKD) are the operating clocks for the peripheral modules.

The frequency of the given clock is specified in the following bits:

- HOCOFRQ1[2:0] in OFS1.
- PCKB[2:0] and PCKD[2:0] in SCKDIVCR
- CKSEL[2:0] in SCKSCR

When the clock source of the peripheral module clock is switched, the duration of the peripheral module clock cycle becomes longer during the clock source transition period. See Figure 8.5 and Figure 8.6.

# 8.3.3 CAC Clock (CACCLK)

The CAC clock (CACCLK) is the operating clock for the CAC. CACCLK is generated by the following oscillators:

- High-speed clock oscillator (HOCO)
- Middle-speed clock oscillator (MOCO)
- Low-speed on-chip oscillator (LOCO)
- IWDT-dedicated on-chip oscillator. (IWDTLOCO)

# 8.3.4 IWDT-Dedicated Clock (IWDTCLK)

The IWDT-dedicated clock (IWDTCLK) is the operating clock for the IWDT. IWDTCLK is internally generated by the IWDT-dedicated on-chip oscillator.

### 8.3.5 AGT-Dedicated LOCO Clock (AGTLCLK)

The AGT-dedicated LOCO clock (AGTLCLK) is the operating clock for the AGT. AGTLCLK is generated by the LOCO clock.

### 8.3.6 SysTick Timer-Dedicated Clock (SYSTICCLK)

The SysTick timer-dedicated clock (SYSTICCLK) is the operating clock for the SysTick timer. SYSTICCLK is generated by the LOCO clock.

# 8.3.7 External Pin Output Clock (CLKOUT)

The CLKOUT is output externally from the CLKOUT pin for the clock or buzzer output. The CLKOUT is output to the CLKOUT pin when the CKOCR.CKOEN bit is set to 1. Only change the value in the CKODIV[2:0] bits or CKOSEL[2:0] bits in CKOCR when the CKOCR.CKOEN bit is 0.

The CLKOUT clock frequency is specified in the following bits:

- CKODIV[2:0] bits or CKOSEL[2:0] bits in CKOCR
- HOCOFRQ1[2:0] bits in OFS1

### 8.4 Usage Notes

#### 8.4.1 Notes on Clock Generation Circuit

The frequency of the following clocks supplied to each module changes according to the setting of the SCKDIVCR register:

- System clock (ICLK)
- Peripheral module clocks (PCLKB and PCLKD)

Each frequency must meet the following conditions:

- Each frequency must be selected within the operation-guaranteed range of the operating frequency (f) specified in the AC characteristics. See section 36, Electrical Characteristics.
- The system clock, peripheral module clock must be set according to Table 8.2.

To ensure correct processing after the clock frequency changes, first write to the relevant Clock Control register to change the frequency, then read the value from the register, and finally perform the subsequent processing.



# 9. Clock Frequency Accuracy Measurement Circuit (CAC)

# 9.1 Overview

The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock selected as the measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated.

Table 9.1 lists the CAC specifications, Figure 9.1 shows the CAC block diagram, and Table 9.2 lists the CAC I/O pin.

Table 9.1 CAC specifications

| Parameter                    | Specifications   |
|------------------------------|--|
| Measurement target clocks    | Frequency can be measured for:  HOCO clock  MOCO  LOCO clock  Peripheral module clock B (PCLKB)  IWDT-dedicated clock  |
| Measurement reference clocks | Frequency can be referenced to:  • External clock input to the CACREF pin  • HOCO clock  • MOCO  • LOCO clock  • Peripheral module clock B (PCLKB)  • IWDT-dedicated clock |
| Selectable function          | Digital filter   |
| Interrupt sources            | Measurement end     Frequency error     Overflow   |
| Module-stop function         | Module-stop state can be set to reduce power consumption   |




Figure 9.1 CAC block diagram

Table 9.2 CAC I/O pin


| Function | Pin name | 1/0   | Description                           |
|----------|----------|-------|---------------------------------------|
| CAC      | CACREF   | Input | Measurement reference clock input pin |

# 9.2 Register Descriptions

# 9.2.1 CACR0 : CAC Control Register 0

Base address:  $CAC = 0x4004_4600$ 

Offset address: 0x00



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | CFME   | Clock Frequency Measurement Enable                     | R/W |
|     |        | 0: Disable<br>1: Enable                                |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0. | R/W |


#### **CFME bit (Clock Frequency Measurement Enable)**

The CFME bit enables clock frequency measurement. Changes made to this bit are not immediately reflected to the internal circuit. Read the bit to confirm that the change has been reflected.

# 9.2.2 CACR1: CAC Control Register 1

Base address:  $CAC = 0x4004\_4600$ 

Offset address: 0x01



| Bit | Symbol     | Function  | R/W |
|-----|------------|---|-----|
| 0   | CACREFE    | CACREF Pin Input Enable  0: Disable  1: Enable  | R/W |
| 3:1 | FMCS[2:0]  | Measurement Target Clock Select  0 0 0: Setting prohibited 0 0 1: Setting prohibited 0 1 0: HOCO clock 0 1 1: MOCO 1 0 0: LOCO clock 1 0 1: Peripheral module clock B (PCLKB) 1 1 0: IWDT-dedicated clock 1 1 1: Setting prohibited | R/W |
| 5:4 | TCSS[1:0]  | Timer Count Clock Source Select  0 0: No division 0 1: × 1/4 clock 1 0: × 1/8 clock 1 1: × 1/32 clock   | R/W |
| 7:6 | EDGES[1:0] | Valid Edge Select  0 0: Rising edge 0 1: Falling edge 1 0: Both rising and falling edges 1 1: Setting prohibited  | R/W |

Note: Set the CACR1 register when the CACR0.CFME bit is 0.

#### **CACREFE bit (CACREF Pin Input Enable)**

The CACREFE bit enables the CACREF pin input.

### FMCS[2:0] bits (Measurement Target Clock Select)

The FMCS[2:0] bits select the measurement target clock whose frequency is to be measured.

### TCSS[1:0] bits (Timer Count Clock Source Select)

The TCSS[1:0] bits select the division ratio of the measurement target clock.


### EDGES[1:0] bits (Valid Edge Select)

The EDGES[1:0] bits select the valid edge for the reference signal.

# 9.2.3 CACR2 : CAC Control Register 2

Base address:  $CAC = 0x4004\_4600$ 

Offset address: 0x02





| Bit | Symbol    | Function   | R/W |
|-----|-----------|--|-----|
| 0   | RPS       | Reference Signal Select  0: CACREF pin input 1: Internal clock (internally generated signal)   | R/W |
| 3:1 | RSCS[2:0] | Measurement Reference Clock Select  0 0 0: Setting prohibited 0 0 1: Setting prohibited 0 1 0: HOCO clock 0 1 1: MOCO 1 0 0: LOCO clock 1 0 1: Peripheral module clock B (PCLKB) 1 1 0: IWDT-dedicated clock 1 1 1: Setting prohibited   | R/W |
| 5:4 | RCDS[1:0] | Measurement Reference Clock Frequency Division Ratio Select  0 0: × 1/32 clock  0 1: × 1/128 clock  1 0: × 1/1024 clock  1 1: × 1/8192 clock   | R/W |
| 7:6 | DFS[1:0]  | Digital Filter Select  0 0: Disable digital filtering  0 1: Use sampling clock for the digital filter as the frequency measuring clock  1 0: Use sampling clock for the digital filter as the frequency measuring clock divided by 4  1 1: Use sampling clock for the digital filter as the frequency measuring clock divided by 16. | R/W |

Note: Set the CACR2 register when the CACR0.CFME bit is 0.

#### **RPS bit (Reference Signal Select)**

The RPS bit selects whether to use the CACREF pin input or an internal clock (internally generated signal) as the reference signal.

### RSCS[2:0] bits (Measurement Reference Clock Select)

The RSCS[2:0] bits select the reference clock for measurement.

#### RCDS[1:0] bits (Measurement Reference Clock Frequency Division Ratio Select)

The RCDS[1:0] bits select the frequency-divisor of the reference clock for measurement when an internal reference clock is selected. When RPS = 0 (CACREF pin is used as the reference clock source), the reference clock is not divided.

#### DFS[1:0] bits (Digital Filter Select)

The DFS[1:0] bits enable or disable the digital filter and selects its sampling clock.

# 9.2.4 CAICR: CAC Interrupt Control Register

| Bit | Symbol | Function                                 | R/W |
|-----|--------|--|-----|
| 0   | FERRIE | equency Error Interrupt Request Enable   |     |
|     |        | 0: Disable                               |     |
|     |        | 1: Enable                                |     |
| 1   | MENDIE | Measurement End Interrupt Request Enable |     |
|     |        | 0: Disable                               |     |
|     |        | 1: Enable                                |     |



| Bit | Symbol  | Function  | R/W |
|-----|---------|---|-----|
| 2   | OVFIE   | Overflow Interrupt Request Enable  0: Disable  1: Enable      | R/W |
| 3   | _       | This bit is read as 0. The write value should be 0.           | R/W |
| 4   | FERRFCL | FERRF Clear  0: No effect  1: The CASTR.FERRF flag is cleared | W   |
| 5   | MENDFCL | IENDF Clear  0: No effect  1: The CASTR.MENDF flag is cleared |     |
| 6   | OVFFCL  | OVFF Clear  0: No effect 1: The CASTR.OVFF flag is cleared.   | W   |
| 7   | _       | This bit is read as 0. The write value should be 0.           | R/W |

### **FERRIE bit (Frequency Error Interrupt Request Enable)**

The FERRIE bit enables or disables the frequency error interrupt request.

### **MENDIE** bit (Measurement End Interrupt Request Enable)

The MENDIE bit enables or disables the measurement end interrupt request.

### **OVFIE bit (Overflow Interrupt Request Enable)**

The OVFIE bit enables or disables the overflow interrupt request.

### FERRFCL bit (FERRF Clear)

Setting the FERRFCL bit to 1 clears the CASTR.FERRF flag.

### **MENDFCL bit (MENDF Clear)**

Setting the MENDFCL bit to 1 clears the CASTR.MENDF flag.


#### **OVFFCL bit (OVFF Clear)**

Setting the OVFFCL bit to 1 clears the CASTR.OVFF flag.

# 9.2.5 CASTR : CAC Status Register

Base address:  $CAC = 0x4004\_4600$ 

Offset address: 0x04



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | FERRF  | Frequency Error Flag  0: Clock frequency is within the allowable range  1: Clock frequency has deviated beyond the allowable range (frequency error). | R   |
| 1   | MENDF  | Measurement End Flag  0: Measurement is in progress  1: Measurement ended   | R   |
| 2   | OVFF   | Overflow Flag  0: Counter has not overflowed  1: Counter overflowed   | R   |
| 7:3 | _      | These bits are read as 0.   | R   |



#### FERRF flag (Frequency Error Flag)

The FERRF flag indicates a deviation of the clock frequency from the set value (frequency error).

[Setting condition]

• The clock frequency is outside the allowable range defined in the CAULVR and CALLVR registers.

[Clearing condition]

• 1 is written to the FERRFCL bit.

### **MENDF flag (Measurement End Flag)**

The MENDF flag indicates the end of measurement.

[Setting condition]

• Measurement ends.

[Clearing condition]

• 1 is written to the MENDFCL bit.

# **OVFF flag (Overflow Flag)**

The OVFF flag indicates that the counter overflowed.


[Setting condition]

• The counter overflows.

[Clearing condition]

• 1 is written to the CAICR.OVFFCL bit.

# 9.2.6 CAULVR : CAC Upper-Limit Value Setting Register




| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 15:0 | n/a    | The Upper Value of the Allowable Range The CAULVR register is a 16-bit read/write register that specifies the upper value of the allowable range. When the counter value exceeds the value specified in this register, a frequency error is detected. Write to this register when the CACRO.CFME bit is 0. The counter value stored in CACNTBR can vary depending on the difference between the phases of the digital filter and edge-detection circuit, and the signal on the CACREF pin. Ensure that this setting allows an adequate margin. | R/W |

# 9.2.7 CALLVR: CAC Lower-Limit Value Setting Register

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 15:0 | n/a    | The Lower Value of the Allowable Range The CALLVR register is a 16-bit read/write register that specifies the lower value of the allowable range. When the counter value falls below the value specified in this register, a frequency error is detected. Write to this register when the CACRO.CFME bit is 0. The counter value stored in CACNTBR can vary depending on the difference between the phases of the digital filter and edge-detection circuit, and the signal on the CACREF pin. Ensure that this setting allows an adequate margin. | R/W |

# 9.2.8 CACNTBR : CAC Counter Buffer Register



| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 15:0 | n/a    | The Measurement Result The CACNTBR register is a 16-bit read-only register that stores the measurement result. | R   |

# 9.3 Operation

# 9.3.1 Measuring Clock Frequency

The CAC measures the clock frequency using the CACREF pin input or an internal clock as a reference. Figure 9.2 shows an operating example of the CAC.




Figure 9.2 CAC operating example

The events in Figure 9.2 are:

- 1. When the CACREF pin input is used as reference (CACR1.CACREFE = 1), frequency measurement is enabled by writing 1 to the CACR0.CFME bit while the CACR2.RPS bit is set to 0 and the CACR1.CACREFE bit is set to 1. When the internal clock is used as reference (CACR1.CACREFE = 0), frequency measurement is enabled by writing 1 to the CACR0.CFME bit while the CACR2.RPS bit is set to 1.
- 2. When the CACREF pin input is used as reference, after 1 is written to the CFME bit, the timer starts up-counting if the valid edge selected by the CACR1.EDGES[1:0] bits (rising edge (CACR1.EDGES[1:0] = 00b) in Figure 9.2) is input from the CACREF pin. When the internal clock is used as reference, after 1 is written to the CFME bit, the timer starts up-counting if the valid edge selected by the CACR1.EDGES[1:0] bits (rising edge (CACR1.EDGES[1:0] = 00b) in Figure 9.2) is input based on the clock source selected by the CACR2.RSCS[2:0] bits.
- 3. When the next valid edge is input, the counter value is transferred to CACNTBR and compared with the values in CAULVR and CALLVR. If both CACNTBR ≤ CAULVR and CACNTBR ≥ CALLVR are true, only the MENDF flag in CASTR is set to 1, because the clock frequency is correct. If the MENDIE bit in CAICR is 1, a measurement end interrupt is generated.
- 4. When the next valid edge is input, the counter value is transferred to CACNTBR and compared with the values in CAULVR and CALLVR. If CACNTBR > CAULVR, the FERRF flag in CASTR is set to 1, because the clock frequency is erroneous. If the FERRIE bit in CAICR is 1, a frequency error interrupt is generated. The MENDF flag in CASTR is set to 1 at the end of measurement. If the MENDIE bit in CAICR is 1, a measurement end interrupt is generated.
- 5. When the next valid edge is input, the counter value is transferred to CACNTBR and compared with the values in CAULVR and CALLVR. If CACNTBR < CALLVR, the FERRF flag in CASTR is set to 1, because the clock frequency is erroneous. If the FERRIE bit in CAICR is 1, a frequency error interrupt is generated. The MENDF flag in CASTR is set to 1 at the end of measurement. If the MENDIE bit in CAICR is 1, a measurement end interrupt is generated.
- 6. When the CFME bit in CACR0 is 1, the counter value is transferred to CACNTBR and compared with the values in CAULVR and CALLVR every time a valid edge is input. Writing 0 to the CFME bit in CACR0 clears the counter and stops up-counting.

### 9.3.2 Digital Filtering of Signals on CACREF Pin

The CACREF pin has a digital filter, and levels on the CACREF pin are transmitted to the internal circuitry after three consecutive matches in the selected sampling interval. The same level continues to be transmitted internally until the level on the pin has three consecutive matches again. Enabling or disabling of the digital filter and its sampling clock are selectable.

The counter value transferred to CACNTBR might be in error by up to 1 cycle of the sampling clock because of the difference between the phases of the digital filter and the signal input to the CACREF pin. When a frequency dividing clock is selected as a count source clock, the counter value error is obtained using the following formula:

Counter value error = (1 cycle of the count source clock) / (1 cycle of the sampling clock)

## 9.4 Interrupt Requests

The CAC generates three types of interrupt requests:

- Frequency error interrupt
- Measurement end interrupt
- Overflow interrupt

When an interrupt source is generated, the associated status flag is set to 1. Table 9.3 provides information on the CAC interrupt requests.

Table 9.3 CAC interrupt requests

| Interrupt request         | Interrupt enable bit | Status flag | Interrupt sources  |
|---------------------------|----------------------|-------------|--|
| Frequency error interrupt | CAICR.FERRIE         | CASTR.FERRF | The result of comparing CACNTBR with CAULVR and CALLVR is either CACNTBR > CAULVR or CACNTBR < CALLVR  |
| Measurement end interrupt | CAICR.MENDIE         | CASTR.MENDF | Valid edge is input from the CACREF pin or internal clock     Measurement end interrupt does not occur at the first valid edge after writing 1 to the CACR0.CFME bit |
| Overflow interrupt        | CAICR.OVFIE          | CASTR.OVFF  | Counter overflows  |

# 9.5 Usage Notes

# 9.5.1 Settings for the Module-Stop Function

The Module Stop Control Register C (MSTPCRC) can enable or disable CAC operation. The CAC module is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

# 10. Low Power Modes

# 10.1 Overview

The MCU provides several functions for reducing power consumption, such as setting clock dividers, stopping modules, selecting power control mode in normal mode, and transitioning to low power modes.

Table 10.1 lists the specifications of the low power mode functions. Table 10.2 lists the conditions to transition to low power modes, the states of the CPU and peripheral modules, and the method for canceling each mode. After a reset, the MCU enters the program execution state, but only the DTC and SRAM operate.

Table 10.1 Specifications of the low power mode functions

| Item  | Specification   |
|---|---|
| Reducing power consumption by switching clock signals | The frequency division ratio can be selected independently for the system clock (ICLK), peripheral module clock (PCLKB and PCLKD)*1   |
| Module stop   | Functions can be stopped independently for each peripheral module   |
| Low power modes                                       | <ul> <li>Sleep mode</li> <li>Software Standby mode</li> <li>Snooze mode</li> </ul>  |
| Power control modes                                   | Power consumption can be reduced in Normal, Sleep, and Snooze mode by selecting an appropriate operating power control mode according to the operating frequency and voltage.  Four operating power control modes are available:  High-speed mode  Middle-speed mode  Low-speed mode  Subosc-speed mode |

Note 1. For details, see section 8, Clock Generation Circuit

Table 10.2 Operating conditions of each low power mode (1 of 2)

| Item  | Sleep mode                                       | Software Standby mode  | Snooze mode*1  |
|---|--|--|--|
| Transition condition  | WFI instruction while<br>SBYCR.SSBY = 0          | WFI instruction while<br>SBYCR.SSBY = 1                          | Snooze request in Software<br>Standby mode.<br>SNZCR.SNZE = 1    |
| Canceling method  | All interrupts. Any reset available in the mode. | Interrupts shown in Table 10.3. Any reset available in the mode. | Interrupts shown in Table 10.3. Any reset available in the mode. |
| State after cancellation by an interrupt                      | Program execution state (interrupt processing)   | Program execution state (interrupt processing)                   | Program execution state (interrupt processing)                   |
| State after cancellation by a reset                           | Reset state                                      | Reset state  | Reset state  |
| High-speed on-chip oscillator                                 | Selectable                                       | Stop   | Selectable   |
| Middle-speed on-chip oscillator                               | Selectable                                       | Stop   | Selectable   |
| Low-speed on-chip oscillator                                  | Selectable                                       | Selectable   | Selectable   |
| IWDT-dedicated on-chip oscillator                             | Selectable*3                                     | Selectable*3   | Selectable*3   |
| Clock/buzzer output function                                  | Selectable                                       | Selectable*2   | Selectable   |
| CPU   | Stop (Retained)                                  | Stop (Retained)  | Stop (Retained)  |
| SRAM  | Selectable                                       | Stop (Retained)  | Selectable   |
| Flash memory  | Operating  | Stop (Retained)  | Stop (Retained)  |
| Data Transfer Controller (DTC)                                | Selectable                                       | Stop (Retained)  | Selectable   |
| Watchdog Timer (WDT)  | Selectable*3                                     | Stop (Retained)  | Stop (Retained)  |
| Independent Watchdog Timer (IWDT)                             | Selectable*3                                     | Selectable*3   | Selectable*3   |
| Low Power Asynchronous General Purpose Timer (AGTn, n = 0, 1) | Selectable                                       | Selectable*4   | Selectable*4   |
| 12-bit A/D Converter (ADC12)                                  | Selectable                                       | Stop (Retained)  | Selectable*6   |

Table 10.2 Operating conditions of each low power mode (2 of 2)

| Item  | Sleep mode | Software Standby mode | Snooze mode*1        |
|---|------------|-----------------------|----------------------|
| Data Operation Circuit (DOC)                  | Selectable | Stop (Retained)       | Selectable           |
| Serial Communications Interface (SCIn, n = 9) | Selectable | Stop (Retained)       | Operation prohibited |
| I <sup>2</sup> C/I3C Bus Interface (IIC/I3C)  | Selectable | Stop (Retained)       | Operation prohibited |
| Event Link Controller (ELC)                   | Selectable | Stop (Retained)       | Selectable*5         |
| NMI, IRQn (n = 0 to 7) pin interrupt          | Selectable | Selectable            | Selectable           |
| Key Interrupt Function (KINT)                 | Selectable | Selectable            | Selectable           |
| Low Voltage Detection (LVD)                   | Selectable | Selectable            | Selectable           |
| Power-on reset circuit                        | Operating  | Operating             | Operating            |
| AES Engine                                    | Selectable | Selectable            | Selectable           |
| True Random Number Generator (TRNG)           | Selectable | Selectable            | Selectable           |
| Other peripheral modules                      | Selectable | Stop (Retained)       | Operation prohibited |
| I/O ports                                     | Operating  | Retained              | Operating            |

- Note: Selectable means that operating or not operating can be selected by the control registers.
  - Stop (Retained) means that the contents of the internal registers are retained but the operations are suspended.
  - Operation prohibited means that the function must be stopped before entering Software Standby mode.
  - Otherwise, proper operation is not guaranteed in Snooze mode.
- Note 1. All modules whose module-stop bits are 0 start as soon as PCLKs are supplied after entering Snooze mode.

  To avoid an increasing power consumption in Snooze mode, set the module-stop bit of modules that are not required in Snooze mode to 1 before entering Software Standby mode.
- Note 2. Stopped when the Clock Output Source Select bits (CKOCR CKOSEL[2:0]) are set to a value other than 010b (LOCO).
- Note 3. In IWDT-dedicated on-chip oscillator and IWDT, operating or stopping is selected by setting the IWDT Stop Control bit (IWDTSTPCTL) in Option Function Select register 0 (OFS0) in IWDT auto start mode. In WDT, operating or stopping is selected by setting the WDT Stop Control bit (WDTSTPCTL) in Option Function Select register 0 (OFS0) in WDT auto start mode or by setting the WDTCSTPR.SLCSTP in WDT register-start mode.
- Note 4. AGT0 operation is possible when 100b (LOCO) is selected in the AGT0.AGTMR1.TCK[2:0] bits.

  AGT1 operation is possible when 100b (LOCO), or 101 (underflow event signal from AGT0) is selected in the AGT1.AGTMR1.TCK[2:0] bits.
- Note 5. Event lists the restrictions described in section 10.9.10. ELC Events in Snooze Mode.
- Note 6. When using the 12-bit A/D Converter (ADC12) in Snooze mode, the ADCMPCR.CMPAE and ADCMPCR.CMPBE bit must be 1.

Table 10.3 Available interrupt sources to transition to Normal mode from Snooze mode and Software Standby mode


| Interrupt source | Name                   | Software Standby mode | Snooze mode          |
|------------------|------------------------|-----------------------|----------------------|
| NMI              |                        | Yes                   | Yes                  |
| Port             | PORT_IRQn (n = 0 to 7) | Yes                   | Yes                  |
| LVD              | LVD_LVD1               | Yes                   | Yes                  |
|                  | LVD_LVD2               | Yes                   | Yes                  |
| IWDT             | IWDT_NMIUNDF           | Yes                   | Yes                  |
| KINT             | KEY_INTKR              | Yes                   | Yes                  |
| AGT1             | AGT1_AGTI              | Yes                   | Yes*2                |
|                  | AGT1_AGTCMAI           | Yes                   | Yes                  |
|                  | AGT1_AGTCMBI           | Yes                   | Yes                  |
| ADC120           | ADC120_WCMPM           | No                    | Yes with SELSR0*1 *2 |
|                  | ADC120_WCMPUM          | No                    | Yes with SELSR0*1 *2 |
| DTC              | DTC_COMPLETE           | No                    | Yes with SELSR0*1    |
| DOC              | DOC_DOPCI              | No                    | Yes with SELSR0*1    |

Note 1. To use the interrupt request as a trigger for exiting Snooze mode, the request must be selected in SELSR0.

See section 12, Interrupt Controller Unit (ICU). When a trigger selected in SELSR0 occurs after executing a WFI instruction, and during the transition from Normal mode to Software Standby mode, the request can be accepted depending on the timing of the occurrence.

Note 2. Event that is enabled by the SNZEDCR0 register must not be used.

Figure 10.1 shows the transition between Normal mode to low power mode.



- Note 1. When an interrupt that acts as a trigger for cancel is received during a transition to the program stopped state after the execution of a WFI instruction, the MCU executes interrupt exception handling instead of a transition to low power mode.
- Note 2. The MOCO is the source of the operating clock following a transition from the reset state to Normal mode.
- Note 3. The transition to Normal mode is made from an interrupt in Sleep mode, Software Standby mode, or Snooze mode. The clock source is the same as before entering the low power mode.
- Note 4. See Table 10.3.
- Note 5. See section 10.5.1. Setting Operating Power Control Mode.
- Note 6. See section 10.8.3. Returning from Snooze Mode to Software Standby Mode.


Figure 10.1 Low power mode transitions

# 10.2 Register Descriptions

### 10.2.1 SBYCR : Standby Control Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x00C



| Bit  | Symbol | Function   |  |
|------|--------|--|--|
| 14:0 | _      | nese bits are read as reset value. The write value should be reset value |  |
| 15   | SSBY   | Software Standby Mode Select   |  |
|      |        | O: Sleep mode Software Standby mode.                                     |  |

Note: Set the PRCR.PRC1 bit to 1 (write enabled) before rewriting this register.

#### SSBY bit (Software Standby Mode Select)

The SSBY bit specifies the transition destination after a WFI instruction is executed.

When the SSBY bit is set to 1, the MCU enters Software Standby mode after execution of a WFI instruction. When the MCU returns to Normal mode from Software Standby mode by an interrupt, the SSBY bit remains 1. The SSBY bit can be cleared by writing 0 to it.

While the FENTRYR.FENTRY0 bit is 1 setting of the SSBY bit is ignored. Even if SSBY bit is 1, the MCU enters Sleep mode on execution of a WFI instruction.

# 10.2.2 MSTPCRA: Module Stop Control Register A

Base address: SYSC = 0x4001\_E000

Offset address: 0x01C

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22          | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|----|----|----|----|----|----|----|----|----|-------------|----|----|----|----|----|----|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | MSTP<br>A22 | _  | _  | _  | _  | _  | _  |
| Value after reset: | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 0           | 1  | 1  | 1  | 1  | 1  | 1  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6           | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _           | _  | _  | _  | _  | _  | _  |
| Value after reset: | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1           | 1  | 1  | 1  | 1  | 1  | 1  |

| Bit   | Symbol  | Function  | R/W |
|-------|---------|---|-----|
| 21:0  | _       | These bits are read as 1. The write value should be 1.                            | R/W |
| 22    | MSTPA22 | DTC Module Stop*1  0: Cancel the module-stop state 1: Enter the module-stop state | R/W |
| 31:23 | _       | These bits are read as 1. The write value should be 1.                            | R/W |

Note 1. When rewriting the MSTPA22 bit from 0 to 1, disable the DTC before setting the MSTPA22 bit.

# 10.2.3 MSTPCRB: Module Stop Control Register B

Base address:  $MSTP = 0x4004_7000$ 

Offset address: 0x000

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25         | 24 | 23 | 22          | 21 | 20 | 19          | 18 | 17 | 16 |
|--------------------|----|----|----|----|----|----|------------|----|----|-------------|----|----|-------------|----|----|----|
| Bit field:         | _  | _  | _  | _  | _  | _  | _          | _  | _  | MSTP<br>B22 | _  | _  | MSTP<br>B19 | _  | _  | _  |
| Value after reset: | 1  | 1  | 1  | 1  | 1  | 1  | 1          | 1  | 1  | 1           | 1  | 1  | 1           | 1  | 1  | 1  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9          | 8  | 7  | 6           | 5  | 4  | 3           | 2  | 1  | 0  |
| Bit field:         | _  | _  | -  | _  | _  | _  | MSTP<br>B9 | _  | _  | _           | -  | _  | _           | _  | -  | _  |
| Value after reset: | 1  | 1  | 1  | 1  | 1  | 1  | 1          | 1  | 1  | 1           | 1  | 1  | 1           | 1  | 1  | 1  |

| Bit   | Symbol  | Function   | R/W |
|-------|---------|--|-----|
| 8:0   | _       | These bits are read as 1. The write value should be 1.   | R/W |
| 9     | MSTPB9  | IIC/I3C Bus Interface 0 Module Stop<br>Target module: IIC/I3C                                  | R/W |
|       |         | <ul><li>0: Cancel the module-stop state</li><li>1: Enter the module-stop state</li></ul>       |     |
| 18:10 | _       | These bits are read as 1. The write value should be 1.   | R/W |
| 19    | MSTPB19 | Serial Peripheral Interface 0 Module Stop Target module: SPI0  0: Cancel the module-stop state | R/W |
|       |         | 1: Enter the module-stop state   |     |

| Bit   | Symbol  | Function  | R/W |
|-------|---------|---|-----|
| 21:20 | _       | These bits are read as 1. The write value should be 1.              | R/W |
| 22    | MSTPB22 | Serial Communication Interface 9 Module Stop<br>Target module: SCI9 | R/W |
|       |         | Cancel the module-stop state     Enter the module-stop state        |     |
| 31:23 | _       | These bits are read as 1. The write value should be 1.              | R/W |

# 10.2.4 MSTPCRC : Module Stop Control Register C

Base address: MSTP = 0x4004\_7000

Offset address: 0x004

| Bit position:      | 31          | 30          | 29          | 28          | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17         | 16         |
|--------------------|-------------|-------------|-------------|-------------|----|----|----|----|----|----|----|----|----|----|------------|------------|
| Bit field:         | MSTP<br>C31 | _           | _           | MSTP<br>C28 | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _          | _          |
| Value after reset: | 1           | 1           | 1           | 1           | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1          | 1          |
| Bit position:      | 15          | 14          | 13          | 12          | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1          | 0          |
| Bit field:         | _           | MSTP<br>C14 | MSTP<br>C13 | _           | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | MSTP<br>C1 | MSTP<br>C0 |
| Value after reset: | 1           | 1           | 1           | 1           | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1          | 1          |

| Bit   | Symbol  | Function   | R/W |
|-------|---------|--|-----|
| 0     | MSTPC0  | Clock Frequency Accuracy Measurement Circuit Module Stop*1 Target module: CAC            | R/W |
|       |         | <ul><li>0: Cancel the module-stop state</li><li>1: Enter the module-stop state</li></ul> |     |
| 1     | MSTPC1  | Cyclic Redundancy Check Calculator Module Stop<br>Target module: CRC                     | R/W |
|       |         | Cancel the module-stop state     Enter the module-stop state                             |     |
| 12:2  | _       | These bits are read as 1. The write value should be 1.                                   | R/W |
| 13    | MSTPC13 | Data Operation Circuit Module Stop<br>Target module: DOC                                 | R/W |
|       |         | <ul><li>0: Cancel the module-stop state</li><li>1: Enter the module-stop state</li></ul> |     |
| 14    | MSTPC14 | Event Link Controller Module Stop<br>Target module: ELC                                  | R/W |
|       |         | Cancel the module-stop state     Enter the module-stop state                             |     |
| 27:15 | _       | These bits are read as 1. The write value should be 1.                                   | R/W |
| 28    | MSTPC28 | True Random Number Generator Module Stop*2 Target module: TRNG                           | R/W |
|       |         | Cancel the module-stop state     Enter the module-stop state                             |     |
| 30:29 | _       | These bits are read as 1. The write value should be 1.                                   | R/W |
| 31    | MSTPC31 | AES Module Stop<br>Target module: AES  | R/W |
|       |         | O: Cancel the module-stop state 1: Enter the module-stop state                           |     |

Note 1. The MSTPC0 bit must be written while the oscillation of the clock to be controlled by this bit is stable. To enter Software Standby mode after writing this bit, wait for 2 cycles of the slowest clock from the clocks output by the oscillators, then execute a WFI instruction.

Note 2. Set the MSTPC28 bit to 0 once at the beginning of the program, to initialize an unused circuit, even if the TRNG is not used in this MCU. See section 10.9.12. Module-Stop Function for an Unused Circuit.

# 10.2.5 MSTPCRD : Module Stop Control Register D

Base address: MSTP = 0x4004\_7000

Offset address: 0x008

| Bit position:      | 31 | 30          | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22         | 21 | 20 | 19         | 18         | 17 | 16          |
|--------------------|----|-------------|----|----|----|----|----|----|----|------------|----|----|------------|------------|----|-------------|
| Bit field:         | _  | _           | _  | _  | _  | _  | _  | _  | _  | _          | _  | _  | _          | _          | _  | MSTP<br>D16 |
| Value after reset: | 1  | 1           | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1          | 1  | 1  | 1          | 1          | 1  | 1           |
| Bit position:      | 15 | 14          | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6          | 5  | 4  | 3          | 2          | 1  | 0           |
| Bit field:         | _  | MSTP<br>D14 | _  | _  | _  | _  | _  | _  | _  | MSTP<br>D6 | _  | _  | MSTP<br>D3 | MSTP<br>D2 | _  |             |
| Value after reset: | 1  | 1           | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1          | 1  | 1  | 1          | 1          | 1  | 1           |

| Bit   | Symbol  | Function   | R/W |
|-------|---------|--|-----|
| 1:0   | _       | These bits are read as 1. The write value should be 1.   | R/W |
| 2     | MSTPD2  | Low Power Asynchronous General Purpose Timer 1 Module Stop*1 Target module: AGT1  0: Cancel the module-stop state 1: Enter the module-stop state   | R/W |
| 3     | MSTPD3  | Low Power Asynchronous General Purpose Timer 0 Module Stop*2 Target module: AGT0  0: Cancel the module-stop state 1: Enter the module-stop state   | R/W |
| 5:4   | _       | These bits are read as 1. The write value should be 1.   | R/W |
| 6     | MSTPD6  | General PWM Timer 164 to 169 and PWM Delay Generation Circuit Module Stop Target module: GPT164 to 169, and PWM delay generation circuit  0: Cancel the module-stop state 1: Enter the module-stop state | R/W |
| 13:7  | _       | These bits are read as 1. The write value should be 1.   | R/W |
| 14    | MSTPD14 | Port Output Enable for GPT Module Stop Target module: POEG  0: Cancel the module-stop state 1: Enter the module-stop state   | R/W |
| 15    | _       | This bit is read as 1. The write value should be 1.  | R/W |
| 16    | MSTPD16 | 12-bit A/D Converter Module Stop Target module: ADC120  0: Cancel the module-stop state 1: Enter the module-stop state   | R/W |
| 31:17 | _       | These bits are read as 1. The write value should be 1.   | R/W |

Note 1. When the count source is LOCO, AGT1 counting does not stop even if MSTPD2 is set to 1. If the count source is LOCO, this bit must be set to 1 except when accessing the AGT1 registers.

# 10.2.6 OPCCR : Operating Power Control Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x0A0

 Bit position:
 7
 6
 5
 4
 3
 2
 1
 0

 Bit field:
 —
 —
 —
 OPCM TSF
 —
 —
 OPCM[1:0]

 Value after reset:
 0
 0
 0
 0
 0
 0
 1

Note 2. When the count source is LOCO, AGT0 counting does not stop even if MSTPD3 is set to 1. If the count source is LOCO, this bit must be set to 1 except when accessing the AGT0 registers.

| Bit | Symbol    | Function  | R/W |
|-----|-----------|---|-----|
| 1:0 | OPCM[1:0] | Operating Power Control Mode Select  0 0: High-speed mode  0 1: Middle-speed mode  1 0: Setting prohibited  1 1: Low-speed mode | R/W |
| 3:2 | _         | These bits are read as 0. The write value should be 0.  | R/W |
| 4   | OPCMTSF   | Operating Power Control Mode Transition Status Flag  0: Transition completed  1: During transition                              | R   |
| 7:5 | _         | These bits are read as 0. The write value should be 0.  | R/W |

The OPCCR register is used to reduce power consumption in Normal mode, Sleep mode, and Snooze mode. Power consumption can be reduced according to the operating frequency and operating voltage used by the OPCCR setting. For the procedure to change the operating power control modes, see section 10.5. Function for Lower Operating Power Consumption.

### **OPCM[1:0] bits (Operating Power Control Mode Select)**

The OPCM[1:0] bits select the operating power control mode in Normal mode, Sleep mode, and Snooze mode.

Table 10.4 shows the relationship between the operating power control modes, the OPCM[1:0], and SOPCM bits settings.

Writing to OPCCR.OPCM[1:0] is prohibited while MCU is under the following conditions:

- 1. HOCOCR.HCSTP and OSCSF.HOCOSF are 0 (the oscillation of the HOCO clock is not yet stable).
- 2. The MCU is in Sleep or Snooze mode, the MCU transitions to Normal mode from Sleep or Snooze mode, the MCU transitions to Sleep, Snooze, or Software Standby mode from Normal mode, or the MCU is in transfer state when in operating power mode.
- 3. Flash is in programming mode.
- 4. The MCU is in Subosc-speed mode (SOPCCR.SOPCM bit is 1).


### **OPCMTSF flag (Operating Power Control Mode Transition Status Flag)**

The OPCMTSF flag indicates the switching control state when the operating power control mode is switched. This flag becomes 1 when the OPCM bit is written, and 0 when mode transition completes. Read this flag and confirm that it is 0 before proceeding.

## 10.2.7 SOPCCR: Sub Operating Power Control Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x0AA



| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 0   | SOPCM    | Sub Operating Power Control Mode Select  0: Other than Subosc-speed mode  1: Subosc-speed mode     | R/W |
| 3:1 | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 4   | SOPCMTSF | Operating Power Control Mode Transition Status Flag  0: Transition completed  1: During transition | R   |
| 7:5 |          | These bits are read as 0. The write value should be 0.   | R/W |



The SOPCCR register is used to reduce power consumption in Normal mode, Sleep mode, and Snooze mode. Setting this register initiates entry to and exit from Subosc-speed mode. Subosc-speed mode is available only when using LOCO without dividing the frequency.

For the procedure to change operating power control modes, see section 10.5. Function for Lower Operating Power Consumption.

#### **SOPCM bit (Sub Operating Power Control Mode Select)**

The SOPCM bit selects the operating power control mode in Normal mode, Sleep mode, and Snooze mode. Setting this bit to 1 allows transition to Subosc-speed mode. Setting this bit to 0 allows a return to the operating mode (set in OPCCR.OPCM[1:0]) before the transition to Subosc-speed mode.

Writing to SOPCCR.SOPCM is prohibited while MCU is under the following conditions:

- 1. The MCU is in Sleep or Snooze mode, the MCU transitions to Normal mode from Sleep, Snooze, or Software Standby mode, the MCU transitions to Sleep, Snooze, or Software Standby mode from Normal mode, or the MCU is in transfer state when in operating power mode.
- 2. Flash is in programming mode.
- 3. HOCO is operating (HOCOCR.HCSTP bit is 0), or MOCO is operating (MOCOCR.MCSTP bit is 0).
- 4. The value of SCKDIVCR register is not equal to 0x00000000.
- 5. The data flash is disabled (DFLCTL.DFLEN bit is 0).

Table 10.4 shows the relationship between the operating power control modes, the OPCM[1:0], and SOPCM bits settings.

### **SOPCMTSF flag (Operating Power Control Mode Transition Status Flag)**

The SOPCMTSF flag indicates the switching control state when the operating power control mode is switched to or from Subosc-speed mode. This flag becomes 1 when the SOPCM bit is written, and 0 when mode transition completes. Read this flag and confirm that it is 0 before proceeding.

Table 10.4 shows each operating power control mode.

Table 10.4 Operating power control mode

| Operating power control mode | OPCM[1:0] bits | SOPCM bit | Power consumption |
|------------------------------|----------------|-----------|-------------------|
| High-speed mode              | 00b            | 0         | High              |
| Middle-speed mode            | 01b            | 0         | ↓                 |
| Low-speed mode               | 11b            | 0         | ↓                 |
| Subosc-speed mode            | xxb            | 1         | Low               |

# 10.2.8 SNZCR : Snooze Control Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x092



| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 0   | _        | This bit is read as 0. The write value should be 0.    | R/W |
| 1   | SNZDTCEN | DTC Enable in Snooze mode  0: Disable DTC operation    | R/W |
|     |          | Brable DTC operation  1: Enable DTC operation          |     |
| 6:2 | _        | These bits are read as 0. The write value should be 0. | R/W |

| Bit | Symbol | unction                |     |
|-----|--------|------------------------|-----|
| 7   | SNZE   | Snooze mode Enable     | R/W |
|     |        | 0: Disable Snooze mode |     |
|     |        | 1: Enable Snooze mode  |     |

Note: Set the PRCR.PRC1 bit to 1 (write enabled) before rewriting this register.

#### **SNZDTCEN** bit (DTC Enable in Snooze mode)

The SNZDTCEN bit specifies whether to use the DTC and SRAM in Snooze mode. To use the DTC and SRAM in Snooze mode, set this bit to 1 before entering Software Standby mode. When this bit is set to 1, the DTC can be activated by setting IELSRn register.

#### SNZE bit (Snooze mode Enable)

The SNZE bit specifies whether to enable a transition from Software Standby mode to Snooze mode. To use Snooze mode, set this bit to 1 before entering Software Standby mode. When this bit is set to 1, a trigger as shown in Table 10.6 in Software Standby mode causes the MCU to enter Snooze mode. After the MCU transitions from Software Standby mode or Snooze mode to Normal mode, set 0 to the SNZE bit once then set it before re-entering Software Standby mode. For details, see section 10.8. Snooze Mode.

### 10.2.9 SNZEDCR0 : Snooze End Control Register 0

Base address: SYSC = 0x4001\_E000 Offset address: 0x094 Bit position: 6 AD0U AD0M DTCN DTCZ AGTU Bit field ATED ZRED RED NFED Value after reset: 0 0 0 0 0 0 0

| Bit | Symbol   | Function  | R/W |
|-----|----------|---|-----|
| 0   | AGTUNFED | AGT1 Underflow Snooze End Enable  0: Disable the snooze end request  1: Enable the snooze end request                       | R/W |
| 1   | DTCZRED  | Last DTC Transmission Completion Snooze End Enable  0: Disable the snooze end request  1: Enable the snooze end request     | R/W |
| 2   | DTCNZRED | Not Last DTC Transmission Completion Snooze End Enable  0: Disable the snooze end request  1: Enable the snooze end request | R/W |
| 3   | AD0MATED | ADC12 Compare Match Snooze End Enable  0: Disable the snooze end request  1: Enable the snooze end request                  | R/W |
| 4   | AD0UMTED | ADC12 Compare Mismatch Snooze End Enable  0: Disable the snooze end request  1: Enable the snooze end request               | R/W |
| 7:5 | _        | These bits are read as 0. The write value should be 0.  | R/W |

Note: Set the PRCR.PRC1 bit to 1 (write enabled) before rewriting this register.

The SNZEDCR0 register controls the condition of switching from Snooze mode to Software Standby mode. In order to use a trigger shown in Table 10.7 as a condition to switch from Snooze mode to Software Standby mode, the corresponding bit in the SNZEDCR0 register must be set to 1.

The event that is used to return from snooze mode to normal mode as shown in Table 10.3 must not be enabled in the SNZEDCR0 register.

#### **AGTUNFED bit (AGT1 Underflow Snooze End Enable)**

The AGTUNFED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on an AGT1 underflow. For details on the trigger conditions, see section 21, Low Power Asynchronous General Purpose Timer (AGTW).

#### DTCZRED bit (Last DTC Transmission Completion Snooze End Enable)

The DTCZRED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on completion of the last DTC transmission, that is, when CRA or CRB registers in the DTC is 0. For details on the trigger conditions, see section 15, Data Transfer Controller (DTC).

#### DTCNZRED bit (Not Last DTC Transmission Completion Snooze End Enable)

The DTCNZRED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on completion of each DTC transmission, that is, when CRA or CRB registers in the DTC is not 0. For details on the trigger conditions, see section 15, Data Transfer Controller (DTC).

#### AD0MATED bit (ADC12 Compare Match Snooze End Enable)

The AD0MATED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on an ADC120 event when a conversion result matches the expected data. For details on the trigger conditions, see section 28, 12-Bit A/D Converter (ADC12).

#### **AD0UMTED bit (ADC12 Compare Mismatch Snooze End Enable)**

The AD0UMTED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on an ADC120 event when the conversion result does not match the expected data. For details on the trigger conditions, see section 28, 12-Bit A/D Converter (ADC12).

## 10.2.10 SNZREQCR0 : Snooze Request Control Register 0

Base address: SYSC = 0x4001\_E000

Offset address: 0x098

| Bit position:      | 31 | 30                 | 29                 | 28                 | 27 | 26 | 25 | 24 | 23                | 22                | 21                | 20                | 19                | 18                | 17                 | 16                |
|--------------------|----|--------------------|--------------------|--------------------|----|----|----|----|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------------|-------------------|
| Bit field:         | _  | SNZR<br>EQEN<br>30 | SNZR<br>EQEN<br>29 | SNZR<br>EQEN<br>28 | _  | _  | _  | _  | _                 | _                 | _                 | _                 | _                 | _                 | SNZR<br>EQEN<br>17 | _                 |
| Value after reset: | 0  | 0                  | 0                  | 0                  | 0  | 0  | 0  | 0  | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                  | 0                 |
| Bit position:      | 15 | 14                 | 13                 | 12                 | 11 | 10 | 9  | 8  | 7                 | 6                 | 5                 | 4                 | 3                 | 2                 | 1                  | 0                 |
| Bit field:         | _  | _                  | _                  | _                  | _  | _  | _  | _  | SNZR<br>EQEN<br>7 | SNZR<br>EQEN<br>6 | SNZR<br>EQEN<br>5 | SNZR<br>EQEN<br>4 | SNZR<br>EQEN<br>3 | SNZR<br>EQEN<br>2 | SNZR<br>EQEN<br>1  | SNZR<br>EQEN<br>0 |
| Value after reset: | 0  | 0                  | 0                  | 0                  | 0  | 0  | 0  | 0  | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                  | 0                 |

| Bit | Symbol    | Function  | R/W |
|-----|-----------|---|-----|
| 0   | SNZREQEN0 | Enable IRQ0 pin snooze request  0: Disable the snooze request  1: Enable the snooze request | R/W |
| 1   | SNZREQEN1 | Enable IRQ1 pin snooze request  0: Disable the snooze request  1: Enable the snooze request | R/W |
| 2   | SNZREQEN2 | Enable IRQ2 pin snooze request  0: Disable the snooze request  1: Enable the snooze request | R/W |
| 3   | SNZREQEN3 | Enable IRQ3 pin snooze request  0: Disable the snooze request  1: Enable the snooze request | R/W |
| 4   | SNZREQEN4 | · ·   |     |
| 5   | SNZREQEN5 | Enable IRQ5 pin snooze request  0: Disable the snooze request  1: Enable the snooze request | R/W |

| Bit   | Symbol     | Function  | R/W |
|-------|------------|---|-----|
| 6     | SNZREQEN6  | Enable IRQ6 pin snooze request  0: Disable the snooze request  1: Enable the snooze request             | R/W |
| 7     | SNZREQEN7  | Enable IRQ7 pin snooze request  0: Disable the snooze request  1: Enable the snooze request             | R/W |
| 16:8  | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 17    | SNZREQEN17 | Enable KEY_INTKR snooze request  0: Disable the snooze request  1: Enable the snooze request            | R/W |
| 27:18 | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 28    | SNZREQEN28 | Enable AGT1 underflow snooze request  0: Disable the snooze request  1: Enable the snooze request       | R/W |
| 29    | SNZREQEN29 | Enable AGT1 compare match A snooze request  0: Disable the snooze request  1: Enable the snooze request | R/W |
| 30    | SNZREQEN30 | Enable AGT1 compare match B snooze request  0: Disable the snooze request  1: Enable the snooze request | R/W |
| 31    | _          | This bit is read as 0. The write value should be 0.   | R/W |

The SNZREQCR0 register controls which trigger causes the MCU to switch from Software Standby mode to Snooze mode. If a trigger is selected as a request to cancel Software Standby mode by setting the WUPEN register, see section 12, Interrupt Controller Unit (ICU), the MCU enters Normal mode when the trigger is generated while the associated bit of the SNZREQCR0 is 1. The setting of the WUPEN register always has higher priority than the setting of the SNZREQCR0 register. For details, see section 10.8. Snooze Mode and section 12, Interrupt Controller Unit (ICU).

# 10.2.11 PSMCR : Power Save Memory Control Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x09F

Bit position: 7 6 5 4 3 2 1 0

Bit field: \_\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ PSMC[1:0]

Value after reset: 0 0 0 0 0 0 0 0

| Bit | Symbol    | Function  | R/W |
|-----|-----------|---|-----|
| 1:0 | PSMC[1:0] | Power Save Memory Control  0 0: All SRAMs are on in Software Standby mode  0 1: 4 KB SRAM (0x2000_4000 to 0x2000_4FFF) is on in Software Standby mode  1 0: Setting prohibited  1 1: Setting prohibited | R/W |
| 7:2 | _         | These bits are read as 0. The write value should be 0.  | R/W |

#### PSMC[1:0] bits (Power Save Memory Control)

The PSMC[1:0] bits select the SRAM retention area in Software Standby mode. Setting these bits to 01b (4 KB SRAM in Software Standby mode) reduces the supply current. Set the PSMC register before executing a WFI instruction.


This register is protected by the PRCR.PRC1 bit.



# 10.2.12 SYOCDCR: System Control OCD Control Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x040E



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 6:0 | _      | These bits are read as 0. The write value should be 0.       | R/W |
| 7   | DBGEN  | Debugger Enable bit Set to 1 first in on-chip debug mode.    | R/W |
|     |        | On-chip debugger is disabled     On-chip debugger is enabled |     |

Note: Set the PRCR.PRC1 bit to 1 (write enabled) before rewriting this register.

### **DBGEN** bit (Debugger Enable bit)

The DBGEN bit enables the on-chip debug mode. This bit must be set to 1 first in the on-chip debugger mode.

[Setting condition]

• Writing 1 to the bit when the debugger is connected.

[Clearing condition]


- Power-on reset is generated
- Writing 0 to the bit.

Note: Certain restrictions apply in terms of the MCU states in which the DBGEN bit can be set to 1. For details, see section 2.7.3. Restrictions on Connecting an OCD emulator.

# 10.2.13 LSMRWDIS: Low Speed Module R/W Disable Control Register

Base address:  $MSTP = 0x4004_7000$ 

Offset address: 0x00C



| Bit | Symbol  | Function  | R/W |
|-----|---------|---|-----|
| 0   | _       | This bit is read as 0. The write value should be 0.   | R/W |
| 1   | WDTDIS  | WDT Operate Clock Control Stop the WDT counter clock and register R/W clock (valid only when LPOPT.LPOPTEN = 1)  0: WDT operates as normal 1: Stop the WDT clock and register R/W clock | R/W |
| 2   | IWDTIDS | IWDT Register Clock Control Stop the IWDT register R/W clock (valid only when LPOPT.LPOPTEN = 1)  0: IWDT operates as normal 1: Stop the IWDT register R/W clock                        |     |
| 6:3 | _       | These bits are read as 0. The write value should be 0.  | R/W |
| 7   | WREN    | Write Enable for bits [2:0]  0: Write protect for bits [2:0]  1: Write enable for bits [2:0]  | R/W |

| Bit  | Symbol     | Function   | R/W |
|------|------------|--|-----|
| 15:8 | PRKEY[7:0] | LSMRWDIS Key Code These bits control the write access to the LSMRWDIS register. To modify the LSMRWDIS register, write 0xA5 to the upper 8 bits and the target value to the lower 8 bits as a 16-bit unit. | W   |

### **WDTDIS bit (WDT Operate Clock Control)**

[Setting condition]

- This bit can only be modified when WREN is set to 1.
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the WDT operate clock.
- Do not set this bit to 1 when WDT is in auto start mode (OFS0.WDTSTRT = 0).
- Do not set this bit to 1 when WDT is operating.
- Set this bit to 1 to disable register start mode for WDT.

# **IWDTIDS** bit (IWDT Register Clock Control)

[Setting condition]

- This bit can only be modified when WREN is set to 1.
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the IWDT register R/W clock.
- Do not set this bit to 1 when IWDT is in auto start mode (OFS0.IWDTSTRT = 0).
- Do not set this bit to 1 when IWDT is operating.

# 10.2.14 LPOPT: Lower Power Operation Control Register

 Base address: SYSC = 0x4001\_E000

 Offset address: 0x04C

 Bit position:
 7
 6
 5
 4
 3
 2
 1
 0

 Bit field:
 LPOP TEN
 —
 —
 BPFC LKDIS DCLKDIS[1:0]
 MPUD IS

 Value after reset:
 0
 1
 0
 0
 0
 0
 0
 0

| Bit | Symbol                                   | Function  | R/W |
|-----|--|---|-----|
| 0   | MPUDIS                                   | MPU Clock Disable Control Stop the MPU operate clock (valid only when LPOPTEN = 1)                          | R/W |
|     |  | <ul><li>0: MPU operates as normal</li><li>1: MPU operate clock stops (MPU function disable).</li></ul>      |     |
| 2:1 | DCLKDIS[1:0] Debug Clock Disable Control |   | R/W |
|     |  | 0 0: Debug clock does not stop Others: Debug clock stops (valid only when LPOPT.LPOPTEN = 1)                |     |
| 3   | BPFCLKDIS                                | BPF Clock Disable Control Stop the Flash register R/W clock (valid only when LPOPT.LPOPTEN = 1)             | R/W |
|     |  | <ul><li>0: Flash register R/W clock operates as normal</li><li>1: Flash register R/W clock stops.</li></ul> |     |
| 5:4 | _  | These bits are read as 0. The write value should be 0.  | R/W |
| 6   | _  | This bit is read as 1. The write value should be 1.   | R/W |
| 7   | LPOPTEN                                  | Lower Power Operation Enable  | R/W |
|     |  | O: All lower power counter measure disable  1: All lower power counter measure enable                       |     |

The LPOPT register is protected by the PRCR.PRC0 bit.

### **MPUDIS bit (MPU Clock Disable Control)**

[Setting condition]



- Do not set this bit to 1 when the MPU function is used.
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the MPU operate clock.

#### DCLKDIS[1:0] bits (Debug Clock Disable Control)

[Setting condition]

- Do not set these bit to 1 when in OCD mode or in SCI boot mode.
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the debug system clock to debug function for the chip.

### **BPFCLKDIS** bit (BPF Clock Disable Control)

[Setting condition]

- Do not set this bit to 1 when in OCD mode or SCI boot mode.
- Do not set this bit to 1 when operating code flash or data flash through the Flash register.
- Do not set this bit to 1 when operating data flash.
- Do not set this bit to 1 when system transfers power control mode (for example, transfer High-speed mode to Middle-speed mode or transfer High-speed mode to Low-speed mode).
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the Flash register R/W clock.

#### **LPOPTEN bit (Lower Power Operation Enable)**

[Setting condition]

• Setting this bit to 1 decreases the MCU power consumption but creates limitations in the system.

# 10.3 Reducing Power Consumption by Switching Clock Signals

The clock frequency changes when the SCKDIVCR register is set.

For information on module and clock associations, see section 8.2.1. SCKDIVCR : System Clock Division Control Register.

### 10.4 Module-Stop Function

The module stop function can stop the clock supply set for each peripheral module.

When the MSTPmi bit (m = A to D, i = 31 to 0) in MSTPCRn (n = A to D) is set to 1, the specified module stops operating and enters the module-stop state, but the CPU continues to operate independently. Setting the MSTPmi bit to 0 cancels the module-stop state, allowing the module to resume operation at the end of the bus cycle.

After a reset is canceled, all modules other than the DTC modules are placed in the module-stop state. Do not access the module while the corresponding MSTPmi bit is 1. Additionally, do not set 1 to the MSTPmi bit while the corresponding module is accessed.

### 10.5 Function for Lower Operating Power Consumption

By selecting an appropriate operating power consumption control mode according to the operating frequency, power consumption can be reduced in Normal mode, Sleep mode, and Snooze mode.

# 10.5.1 Setting Operating Power Control Mode

Ensure the operating condition such as the frequency range is always within the specified range before and after switching the operating power control modes.

This section provides example procedures for switching operating power control modes.



Table 10.5 Available oscillators in each mode

|              | Oscillator                    |                                 |                              |                                   |  |  |
|--------------|-------------------------------|---------------------------------|------------------------------|-----------------------------------|--|--|
| Mode         | High-speed on-chip oscillator | Middle-speed on-chip oscillator | Low-speed on-chip oscillator | IWDT-dedicated on-chip oscillator |  |  |
| High-speed   | Available                     | Available                       | Available                    | Available                         |  |  |
| Middle-speed | Available                     | Available                       | Available                    | Available                         |  |  |
| Low-speed    | Available                     | Available                       | Available                    | Available                         |  |  |
| Subosc-speed | N/A                           | N/A                             | Available                    | Available                         |  |  |

#### (1) Switching from a higher power mode to a lower power mode

Example 1: From High-speed mode to Low-speed mode:

(Operation begins in High-speed mode)

- 1. Change the oscillator to what is used in Low-speed mode. Set the frequency of each clock lower than or equal to the maximum operating frequency in Low-speed mode.
- 2. Turn off the oscillator that is not required in Low-speed mode.
- 3. Confirm that the OPCCR.OPCMTSF flag is 0 (indicates transition completed).
- 4. Set the OPCCR.OPCM[1:0] bits to 11b (Low-speed mode).
- 5. Confirm that OPCCR.OPCMTSF flag is 0 (indicates transition completed).

(Operation is now in Low-speed mode)

Example 2: From High-speed mode to Subosc-speed mode

(Operation begins in High-speed mode)

- 1. Switch the clock source to LOCO. Turn off HOCO, MOCO.
- 2. Confirm that all clock sources other than LOCO are stopped.
- 3. Confirm that the SOPCCR.SOPCMTSF flag is 0 (indicates transition completed).
- 4. Set the SOPCCR.SOPCM bit to 1 (Subosc-speed mode).
- 5. Confirm that the SOPCCR.SOPCMTSF flag is 0 (indicates transition completed).

(Operation is now in Subosc-speed mode)

#### (2) Switching from a lower power mode to a higher power mode

Example 1: From Subosc-speed mode to High-speed mode

(Operation begins in Subosc-speed mode)

- 1. Confirm that the SOPCCR.SOPCMTSF flag is 0 (indicates transition completed).
- 2. Set the SOPCCR.SOPCM bit to 0 (High-speed mode).
- 3. Confirm that the SOPCCR.SOPCMTSF flag is 0 (indicates transition completed).
- 4. Turn on the required oscillator in High-speed mode.
- 5. Set the frequency of each clock lower than or equal to the maximum operating frequency for High-speed mode.

(Operation is now in High-speed mode)

Example 2: From Low-speed mode to High-speed mode

(Operation begins in Low-speed mode)

- 1. Confirm that the OPCCR.OPCMTSF flag is 0 (indicates transition completed).
- 2. Set the OPCCR.OPCM[1:0] bits to 00b (High-speed mode).

- 3. Confirm that the OPCCR.OPCMTSF flag is 0 (indicates transition completed).
- 4. Turn on any required oscillator in High-speed mode.
- 5. Set the frequency of each clock lower than or equal to the maximum operating frequency for High-speed mode.

(Operation is now in High-speed mode)

### 10.5.2 Operating Range

Figure 10.2 to Figure 10.5 show the ICLK operating voltages and frequencies. However, peripheral module clocked by PCLKB and PCLKD is not equal to ICLK.

#### **High-speed mode**

The maximum operating frequency during a flash read is 48 MHz for ICLK. The operating voltage range during a flash read is 1.8 to 5.5 V.

During flash programming/erasure, the operating frequency range is 1 to 48 MHz and the operating voltage range is 1.8 to 5.5 V.

Figure 10.2 shows the operating voltages and frequencies in High-speed mode.




Figure 10.2 Operating voltages and frequencies in High-speed mode

#### Middle-speed mode

The power consumption of this mode is lower than that of High-speed mode under the same conditions.

The maximum operating frequency during a flash read is 24 MHz for ICLK. The operating voltage range during a flash read is 1.6 to 5.5 V. However, the maximum operating frequency during a flash read is 4 MHz when the operating voltage is 1.6 to 1.8 V.

During flash programming/erasure, the operating frequency range is 1 to 24 MHz and the operating voltage range is 1.6 to 5.5 V. However, the maximum operating frequency during flash programming/erasure is 4 MHz when the operating voltage is 1.6 to 1.8 V.

Figure 10.3 shows the operating voltages and frequencies in Middle-speed mode.




Figure 10.3 Operating voltages and frequencies in Middle-speed mode

#### Low-speed mode

The maximum operating frequency during a flash read is 2 MHz for ICLK. The operating voltage range during a flash read is 1.6 to 5.5 V.

During flash programming/erasure, the operating frequency range is 1 to 2 MHz and the operating voltage range is 1.6 to 5.5 V.

Figure 10.4 shows the operating voltages and frequencies in Low-speed mode.




Figure 10.4 Operating voltages and frequencies in Low-speed mode

# Subosc-speed mode

The maximum operating frequency during a flash read is 37.6832 kHz for ICLK. The operating voltage range during a flash read is 1.6 to 5.5 V. P/E operations for flash memory are prohibited.

Using the oscillators other than low-speed on-chip oscillator is prohibited. Setting the SCKDIVCR register to a value other than 0x000000000 is also prohibited.

Figure 10.5 shows the operating voltages and frequencies in Subosc-speed mode.




Figure 10.5 Operating voltages and frequencies in Subosc-speed mode

### 10.6 Sleep Mode

# 10.6.1 Transitioning to Sleep Mode

When a WFI instruction is executed while SBYCR.SSBY bit is 0, the MCU enters Sleep mode. In this mode, the CPU stops operating but the contents of its internal registers are retained. Other peripheral functions do not stop. Available resets or interrupts in Sleep mode cause the MCU to cancel Sleep mode. All interrupt sources are available. If using an interrupt to cancel Sleep mode, you must set the associated IELSRn register before executing a WFI instruction. For details, see section 12, Interrupt Controller Unit (ICU).

Counting by IWDT stops when the MCU enters Sleep mode while the IWDT is in auto start mode and the OFS0.IWDTSTPCTL bit is 1 (IWDT stops in Sleep mode, Software Standby mode, or Snooze mode).

Counting by IWDT continues when the MCU enters Sleep mode while the IWDT is in auto start mode and the OFS0.IWDTSTPCTL bit is 0 (IWDT does not stop in Sleep mode, Software Standby mode, or Snooze mode).

Counting by WDT stops when the MCU enters Sleep mode while the WDT is in auto start mode and the OFS0.WDTSTPCTL bit is 1 (WDT stops in Sleep mode). Similarly, counting by WDT stops when the MCU enters Sleep mode while the WDT is in register start mode and the WDTCSTPR.SLCSTP bit is 1 (WDT stops in Sleep mode).

Counting by WDT continues when the MCU enters Sleep mode while the WDT is in auto start mode and the OFS0.WDTSTPCTL bit is 0 (WDT does not stop in Sleep mode). Similarly, counting by WDT continues when the MCU enters Sleep mode while the WDT is in register start mode and the WDTCSTPR.SLCSTP bit is 0 (WDT does not stop in Sleep mode).

## 10.6.2 Canceling Sleep Mode

Sleep mode is canceled by:

- An interrupt
- A RES pin reset
- A power-on reset
- A voltage monitor reset
- An SRAM parity error reset
- A bus master MPU error reset
- A bus slave MPU error reset
- A reset caused by an IWDT or a WDT underflow

The operations are as follows:

- 1. Canceling by an interrupt
  - When an interrupt request is generated, Sleep mode is canceled and the MCU starts the interrupt handling.
- 2. Canceling by RES pin reset

When the RES pin is driven low, the MCU enters the reset state. Be sure to keep the RES pin low for the time period specified in section 36, Electrical Characteristics. When the RES pin is driven high after the specified time period, the CPU starts the reset exception handling.

- 3. Canceling by IWDT reset
  - Sleep mode is canceled by an internal reset generated by an IWDT underflow and the MCU starts the reset exception handling. However, IWDT stops in Sleep mode and an internal reset for canceling Sleep mode is not generated in the following conditions:
  - OFS0.IWDTSTRT = 0 and OFS0.IWDTSTPCTL = 1.
- 4. Canceling by WDT reset

Sleep mode is canceled by an internal reset generated by a WDT underflow and the MCU starts the reset exception handling. However, WDT stops in Sleep mode even when counting in Normal mode and an internal reset for canceling Sleep mode is not generated in the following conditions:

- OFS0.WDTSTRT = 0 (auto start mode) and OFS0.WDTSTPCTL = 1
- OFS0.WDTSTRT = 1 (register start mode) and WDTCSTPR.SLCSTP = 1.
- Canceling by other resets available in Sleep mode
   Sleep mode is canceled by other resets and the MCU starts the reset exception handling.

Note: For details on proper setting of the interrupts, see section 12, Interrupt Controller Unit (ICU).

### 10.7 Software Standby Mode

# 10.7.1 Transition to Software Standby Mode

When a WFI instruction is executed while SBYCR.SSBY bit is 1, the MCU enters Software Standby mode. In this mode, the CPU, most of the on-chip peripheral functions and oscillators stop. However, the contents of the CPU internal registers and SRAM data, the states of on-chip peripheral functions and the I/O ports are retained. Software Standby mode allows a significant reduction in power consumption because most of the oscillators stop in this mode. Table 10.2 shows the status of each on-chip peripheral functions and oscillators. Available resets or interrupts in Software Standby mode cause the MCU to cancel Software Standby mode. See Table 10.3 for available interrupt sources and section 12.2.8. WUPEN: Wake Up Interrupt Enable Register for information on how to wake up the MCU from Software Standby mode. If using an interrupt to cancel Software Standby mode, you must set the associated IELSRn register before executing a WFI instruction. For details, see section 12, Interrupt Controller Unit (ICU).

Counting by IWDT stops when the MCU enters Software Standby mode while the IWDT is in auto start mode and the OFS0.IWDTSTPCTL bit is 1 (IWDT stops in Sleep mode, Software Standby mode, and Snooze mode). Counting by IWDT continues if the MCU enters Software Standby mode while the IWDT is in auto start mode and the OFS0.IWDTSTPCTL bit is 0 (IWDT does not stop in Sleep mode, Software Standby mode, and Snooze mode).

WDT stops counting when the MCU enters Software Standby mode.

In addition, do not enter Software Standby mode while the flash memory performs a programming or erasing procedure. To enter Software Standby mode, execute a WFI instruction after the programming or erasing procedure completes.

### 10.7.2 Canceling Software Standby Mode

Software Standby mode is canceled by:

- An available interrupt shown in Table 10.3
- A RES pin reset
- A power-on reset
- A voltage monitor reset
- A reset caused by an IWDT underflow.



On exiting Software Standby mode, the oscillators that operate before the transition to the mode restart. After all the oscillators are stabilized, the MCU returns to Normal mode from Software Standby mode. See section 12.2.8. WUPEN: Wake Up Interrupt Enable Register for information on how to wake up the MCU from Software Standby mode.

You can cancel Software Standby mode in any of the following ways:

- 1. Canceling by an interrupt
  - When an available interrupt request (see Table 10.3) is generated, an oscillator that operates before the transition to Software Standby mode restarts. After all the oscillators are stabilized, the MCU returns to Normal mode from Software Standby mode and starts the interrupt handling.
- 2. Canceling by a RES pin reset
  - When the RES pin is driven low, the MCU enters the reset state, and the oscillators whose default status is operating, start the oscillation. Be sure to keep the RES pin low for the time period specified in section 36, Electrical Characteristics. When the RES pin is driven high after the specified time period, the CPU starts the reset exception handling.
- 3. Canceling by a power-on reset Software Standby mode is canceled by a power-on reset and the MCU starts the reset exception handling.
- 4. Canceling by a voltage monitor reset Software Standby mode is canceled by a voltage monitor reset from the voltage detection circuit and the MCU starts the reset exception handling.
- 5. Canceling by IWDT reset
  - Software Standby mode is canceled by an internal reset generated by an IWDT underflow and the MCU starts the reset exception handling. However, IWDT stops in Software Standby mode and an internal reset for canceling Software Standby mode is not generated in the following condition:
  - OFS0.IWDTSTRT = 0 and OFS0.IWDTSTPCTL = 1.

## 10.7.3 Example of Software Standby Mode Application

Figure 10.6 shows an example of entry to Software Standby mode on detection of a falling edge of the IRQn pin, and exit from Software Standby mode by a rising edge of the IRQn pin.

In this example, an IRQn pin interrupt is accepted with the IRQCRi.IRQMD[1:0] bits of the ICU set to 00b (falling edge) in Normal mode, and the IRQCRi.IRQMD[1:0] bits are set to 01b (rising edge). After that, the SBYCR.SSBY bit is set to 1 and a WFI instruction is executed. As a result, entry to Software Standby mode completes and exit from Software Standby mode is initiated by a rising edge of the IRQn pin.

Setting the ICU is also required to exit Software Standby mode. For details, see section 12, Interrupt Controller Unit (ICU). The oscillation stabilization time in Figure 10.6 is specified in section 36, Electrical Characteristics.






Figure 10.6 Example of Software Standby mode application

## 10.8 Snooze Mode

## 10.8.1 Transition to Snooze Mode

Figure 10.7 shows snooze mode entry configuration. When the snooze control circuit receives a snooze request in Software Standby mode, the MCU transfers to Snooze mode. In this mode, some peripheral modules operate without waking up the CPU. Table 10.2 shows the peripheral modules that can operate in Snooze mode. Also, DTC operation in Snooze mode can be selected by setting the SNZCR.SNZDTCEN bit.




Figure 10.7 Snooze mode entry configuration

Table 10.6 shows the snooze requests to switch the MCU from Software Standby mode to Snooze mode. To use the listed snooze requests as a trigger to switch to Snooze mode, you must set the associated SNZREQENn bit of the SNZREQCR0 register before entering Software Standby mode.

Note: Do not enable multiple snooze requests at the same time.

Table 10.6 Available snooze requests to switch to Snooze mode

|                        | Control Register |                        |
|------------------------|------------------|------------------------|
| Snooze request         | Register         | Bit                    |
| PORT_IRQn (n = 0 to 7) | SNZREQCR0        | SNZREQENn (n = 0 to 7) |
| KEY_INTKR              | SNZREQCR0        | SNZREQEN17             |
| AGT1_AGTI              | SNZREQCR0        | SNZREQEN28             |
| AGT1_AGTCMAI           | SNZREQCR0        | SNZREQEN29             |
| AGT1_AGTCMBI           | SNZREQCR0        | SNZREQEN30             |

Clear the DTCST.DTCST bit to 0 before executing a WFI instruction except when using DTC in Snooze mode. If DTC is required in Snooze mode, set the DTCST.DTCST bit to 1 before executing a WFI instruction.

## 10.8.2 Canceling Snooze Mode

Snooze mode is canceled by an interrupt request that is available in Software Standby mode or a reset. Table 10.3 shows the requests that can be used to exit each mode. After canceling the Snooze mode, the MCU enters Normal mode and proceeds with exception processing for the given interrupt or reset. The action triggered by the interrupt requests, selected in SELSR0, cancels Snooze mode. Interrupt canceling Snooze mode must be selected in IELSRn to link to the NVIC for the corresponding interrupt handling. See section 12, Interrupt Controller Unit (ICU) for information on SELSR0 and IELSRn registers.




Figure 10.8 Canceling of Snooze mode when an interrupt request signal is generated

#### 10.8.3 Returning from Snooze Mode to Software Standby Mode

Table 10.7 shows the snooze end request that can be used as triggers to return to Software Standby mode. The snooze end requests are available only in Snooze mode. If the requests are generated when the MCU is not in Snooze mode, they are ignored. When multiple requests are selected, each of the requests invokes transition to Software Standby mode from Snooze mode.

Table 10.8 shows the snooze end conditions that consist of the snooze end requests and the conditions of the peripheral modules. The ADC12, and DTC modules can keep the MCU in Snooze mode until they complete the operation.

Figure 10.9 shows the timing diagram for the transition from Snooze mode to Software Standby mode. This mode transition occurs according to which snooze end requests are set in the SNZEDCR0 register. A snooze request is cleared automatically after returning to Software Standby mode.

Table 10.7 Available snooze end requests (triggers to return to Software Standby mode)

| Peripheral |   | Enable/Disable Control |          |
|------------|---|------------------------|----------|
| Module     | Snooze end request                                  | Register               | Symbol   |
| AGT1       | AGT1 underflow (AGT1_AGTI)                          | SNZEDCR0               | AGTUNFED |
| DTC        | Last DTC transmission completion (DTC_COMPLETE)     | SNZEDCR0               | DTCZRED  |
| DTC        | Not Last DTC Transmission Completion (DTC_TRANSFER) | SNZEDCR0               | DTCNZRED |
| ADC120     | Window A/B compare match (ADC120_WCMPM)             | SNZEDCR0               | AD0MATED |
| ADC120     | Window A/B compare mismatch (ADC120_WCMPUM)         | SNZEDCR0               | AD0UMTED |

Table 10.8 Snooze end conditions

| Operating module when a snooze end request occurs | Snooze end request  |
|---|---|
| DTC   | The MCU transfers to the Software Standby mode after all of the modules listed in this table        |
| ADC120  | complete operation.   |
| Other than specified                              | The MCU transfers to the Software Standby mode immediately after a snooze end request is generated. |

Note: If the DTC is used to activate the ADC120, the MCU transitions to Software Standby mode after a snooze end request is generated.




Figure 10.9 Canceling of Snooze mode when an interrupt request signal is not generated

## 10.8.4 Snooze Operation Example

Figure 10.10 shows an example setting for using ELC in Snooze mode.




Figure 10.10 Setting example of using ELC in Snooze mode

## 10.9 Usage Notes

## 10.9.1 Register Access

(1) Do not write to registers listed in this section in any of the following conditions:

#### [Registers]

• All registers with a peripheral name of SYSTEM.

#### [Conditions]

- OPCCR.OPCMTSF = 1 or SOPCCR.SOPCMTSF = 1 (during transition of the operating power control mode)
- During the time period from executing a WFI instruction to returning to Normal mode
- Flash P/E mode, data flash P/E mode

## (2) Valid setting for the clock-related registers

Table 10.9 and Table 10.10 show the valid settings for the clock-related registers in each operating power control mode. Do not write any value other than the valid setting, otherwise it is ignored. Additionally, each register has some prohibited settings under certain conditions other than those related to the operating power control modes. See section 8, Clock Generation Circuit for these other conditions of each register.

Table 10.9 Valid settings for the clock-related registers (1)

|   | Valid settings                            |   |                              |                              |                              |
|---|---|---|------------------------------|------------------------------|------------------------------|
| Mode                                    | SCKSCR. CKSEL[2:0] CKOCR. CKOSEL[2:0]     | SCKDIVCR.<br>ICK[2:0]   | HOCOCR.<br>HCSTP             | MOCOCR.<br>MCSTP             | LOCOCR.<br>LCSTP             |
| High-speed<br>Middle-speed<br>Low-speed | 000b (HOCO)<br>001b (MOCO)<br>010b (LOCO) | 000b (1/1)<br>001b (1/2)<br>010b (1/4)<br>011b (1/8)<br>100b (1/16)<br>101b (1/32)<br>110b (1/64) | 0 (operating)<br>1 (stopped) | 0 (operating)<br>1 (stopped) | 0 (operating)<br>1 (stopped) |
| Subosc-speed                            | 010b (LOCO)                               | 000b (1/1)  | 1 (stopped)                  | 1 (stopped)                  | 0 (operating)<br>1 (stopped) |

Table 10.10 Valid settings for the clock-related registers (2)

|                                   | Valid settings |                 |  |
|-----------------------------------|----------------|-----------------|--|
| Operating oscillator              | SOPCCR.SOPCM   | OPCCR.OPCM[1:0] |  |
| High-speed on-chip oscillator     | 0              | 00b, 01b, 11b   |  |
| Middle-speed on-chip oscillator   |                |                 |  |
| Low-speed on-chip oscillator      | 0, 1           | 00b, 01b, 11b   |  |
| IWDT-dedicated on-chip oscillator |                |                 |  |

(3) Do not write to registers listed in this section for the following condition:

#### [Registers]

• SCKSCR, OPCCR.

#### [Condition]

- SOPCCR.SOPCM = 1 (Subosc-speed mode).
- (4) Do not write to registers listed in this section by DTC:

[Registers]

- MSTPCRA, MSTPCRB, MSTPCRC, MSTPCRD.
- (5) Do not write to registers listed in this section in Snooze mode. They must be set before entering Software Standby mode:

[Registers]

- SNZCR, SNZEDCR0, SNZREQCR0.
- (6) Write access to registers listed in this section is invalid when PRCR.PRC1 bit is 0:

[Registers]

• SBYCR, SNZCR, SNZEDCR0, SNZREQCR0, PSMCR, OPCCR, SOPCCR.

### 10.9.2 I/O Port pin states

The I/O port pin states in Software Standby mode and Snooze mode, unless modifying in Snooze mode, are the same before entering the modes. Therefore, power consumption is not reduced while the output signals are held high.

## 10.9.3 Module-Stop State of DTC

Before writing 1 to MSTPCRA.MSTPA22, clear the DTCST.DTCST bit of the DTC to 0. For details, see section 15, Data Transfer Controller (DTC).

### 10.9.4 Internal Interrupt Sources

Interrupts do not operate in the module-stop state. If setting the module-stop bit while an interrupt request is generated, a CPU interrupt source or a DTC startup source cannot be cleared. Always disable the associated interrupts before setting the module-stop bits.

### 10.9.5 Transitioning to Low Power Modes

Because the MCU does not support wakeup by events, do not enter the low power modes such as Sleep mode, Software Standby mode by executing a WFE instruction. Also, do not set the SLEEPDEEP bit of the System Control Register in the Cortex-M23 core because the MCU does not support low power modes by SLEEPDEEP.

## 10.9.6 Timing of WFI Instruction

It is possible for the WFI instruction to be executed before I/O register write is completed, in which case operation might not be as intended. This can happen if the WFI is placed immediately after a write to an I/O register. To avoid this problem, read back the register that was written to confirm that the write completed.

#### 10.9.7 Writing to the WDT/IWDT Registers by DTC in Sleep Mode or Snooze Mode

Do not write to the WDT or IWDT registers by the DTC while WDT or IWDT is stopped after entering Sleep mode or Snooze mode.

## 10.9.8 Oscillators in Snooze Mode

Oscillators that stop on entering Software Standby mode automatically restart when a trigger for switching to Snooze mode is generated. The MCU does not enter Snooze mode until all the oscillators stabilize. If in Snooze mode, you must disable oscillators that are not required in Snooze mode before entering Software Standby mode. Otherwise, the transition from Software Standby mode to Snooze mode takes longer.

#### 10.9.9 Conditions of A/D Conversion Start in Snooze Mode

ADC120 can only be triggered by the ELC in Snooze mode. Do not use software trigger or ADTRGn (n = 0) pin.



#### 10.9.10 ELC Events in Snooze Mode

This section lists available ELC events in Snooze mode. Do not use any other events. If starting peripheral modules for the first time after entering Snooze mode, the Event Link Setting Register (ELSRn) must set a Snooze mode entry event (SYSTEM SNZREQ) as the trigger.

- Snooze mode entry (SYSTEM\_SNZREQ)
- DTC transfer end (DTC\_DTCEND)
- ADC120 window A/B compare match (ADC120 WCMPM)
- ADC120 window A/B compare mismatch (ADC120 WCMPUM)
- Data operation circuit interrupt (DOC\_DOPCI).

## 10.9.11 Module-Stop Function for ADC120

When entering Software Standby mode, it is recommended that you set the ADC120 module-stop state to reduce power consumption. In this case, the ADC120 can be available in Snooze mode by releasing the ADC120 module-stop using the DTC. Similarly, set the module-stop state using the DTC before returning to Software Standby mode from Snooze mode.

#### 10.9.12 Module-Stop Function for an Unused Circuit

A circuit that is not used in user mode might not be reset, and might operate in an unstable state because the clocks are not supplied during an MCU reset. In this case, when the MCU transitions to Low-speed mode or Software Standby mode, the supply current can be increased to a value greater than that stated in this User's Manual, by up to  $600 \mu A$ . So, initialize the unused circuit as shown in Figure 10.11.




Figure 10.11 Example of initial setting flow for an unused circuit

# 11. Register Write Protection

## 11.1 Overview

The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR).

Table 11.1 lists the association between the bits in the PRCR register and the registers to be protected.

Table 11.1 Association between the bits in the PRCR register and registers to be protected


| PRCR bit | Register to be protected   |  |
|----------|--|--|
| PRC0     | Registers related to the clock generation circuit:     SCKDIVCR, SCKSCR, MEMWAIT, HOCOCR, MOCOCR, CKOCR, MOCOUTCR, HOCOUTCR, LOCOCR, LOCOUTCR, HOCOWTCR, LPOPT |  |
| PRC1     | Registers related to the low power modes:     SBYCR, SNZCR, SNZEDCR0, SNZREQCR0, OPCCR, SOPCCR, SYOCDCR, PSMCR   |  |
| PRC3     | Registers related to the LVD:     LVD1CR1, LVD1SR, LVD2CR1, LVD2SR, LVCMPCR, LVDLVLR, LVD1CR0, LVD2CR0   |  |

## 11.2 Register Descriptions

## 11.2.1 PRCR: Protect Register

Base address: SYSC = 0x4001\_E000

Offset address: 0x3FE



| Bit  | Symbol     | Function  | R/W |
|------|------------|---|-----|
| 0    | PRC0       | Enable writing to the registers related to the clock generation circuit  0: Disable writes  1: Enable writes  | R/W |
| 1    | PRC1       | Enable writing to the registers related to the low power modes  0: Disable writes  1: Enable writes   | R/W |
| 2    | _          | This bit is read as 0. The write value should be 0.   | R/W |
| 3    | PRC3       | Enable writing to the registers related to the LVD  0: Disable writes  1: Enable writes   | R/W |
| 7:4  | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 15:8 | PRKEY[7:0] | PRC Key Code These bits control the write access to the PRCR register. To modify the PRCR register, write 0xA5 to the upper 8 bits and the target value to the lower 8 bits as a 16-bit unit. | W   |

## PRCn bits (Protect bit n) (n = 0, 1, 3)

The PRCn bits enable or disable writing to the protected registers listed in Table 11.1. Setting the PRCn bits to 1 or 0 enables or disables writing, respectively.



# 12. Interrupt Controller Unit (ICU)

## 12.1 Overview

The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts.

Table 12.1 lists the ICU specifications, Figure 12.1 shows a block diagram, and Table 12.2 lists the I/O pins.

Table 12.1 ICU specifications

| Item                             |                                  | Description   |
|----------------------------------|----------------------------------|---|
| Maskable interrupts              | Peripheral function interrupts   | Interrupts from peripheral modules     Number of sources: 89  |
|                                  | External pin interrupts          | <ul> <li>Interrupt detection on low level*4, falling edge, rising edge, rising and falling edges. One of these detection methods can be set for each source</li> <li>Digital filter function supported</li> <li>8 sources, with interrupts from IRQi (i = 0 to 7) pins.</li> </ul>  |
|                                  | Interrupt requests to CPU (NVIC) | <ul> <li>32 interrupt requests are output to NVIC.</li> <li>Maskable interrupt sources are classified into 8 groups, and one source can be selected individually from 31 sources that are classified into groups.</li> </ul>  |
|                                  | DTC control                      | <ul> <li>The DTC can be activated using interrupt sources*1</li> <li>The method for selecting an interrupt source is the same as that of the interrupt request to NVIC.</li> </ul>  |
| Non-<br>maskable<br>interrupts*2 | NMI pin interrupt                | Interrupt from the NMI pin     Interrupt detection on falling edge or rising edge     Digital filter function supported   |
|                                  | WDT underflow/refresh error*3    | Interrupt on an underflow of the down-counter or occurrence of a refresh error  |
|                                  | IWDT underflow/refresh error*3   | Interrupt on an underflow of the down-counter or occurrence of a refresh error  |
|                                  | Low voltage detection 1*3        | Voltage monitor 1 interrupt of the voltage monitor 1 circuit (LVD_LVD1)   |
|                                  | Low voltage detection 2*3        | Voltage monitor 2 interrupt of the voltage monitor 2 circuit (LVD_LVD2)   |
|                                  | RPEST                            | Interrupt on SRAM parity error  |
|                                  | CPU stack pointer monitor error  | Interrupt on CPU stack pointer monitor  |
|                                  | Bus slave MPU error              | Interrupt on bus slave MPU error  |
|                                  | Bus master MPU error             | Interrupt on bus master MPU error   |
| Low power n                      | nodes                            | <ul> <li>Sleep mode: return is initiated by non-maskable interrupts or any other interrupt source</li> <li>Software Standby mode: return is initiated by non-maskable interrupts. Interrupt can be selected in the WUPEN register.</li> <li>Snooze mode: return is initiated by non-maskable interrupts. Interrupt can be selected in the SELSR0 and WUPEN registers.</li> <li>See section 12.2.7. SELSR0: SYS Event Link Setting Register and section 12.2.8. WUPEN: Wake Up Interrupt Enable Register.</li> </ul> |

- Note 1. For the DTC activation sources, see Table 12.4.
- Note 2. Non-maskable interrupts can be enabled only once after a reset release.
- Note 3. These non-maskable interrupts can also be used as maskable interrupts. When used as maskable interrupts, do not change the value of the NMIER register from the reset state. To enable voltage monitor 1 and voltage monitor 2 interrupts, set the LVD1CR1.IRQSEL and LVD2CR1.IRQSEL bits to 1.
- Note 4. Low level: interrupt detection is not canceled if you do not clear it after a detection.

Figure 12.1 shows the ICU block diagram.






Figure 12.1 ICU block diagram

Table 12.2 lists the ICU input/output pins.


Table 12.2 ICU I/O pins

| Pin name          | I/O   | Description                        |
|-------------------|-------|------------------------------------|
| NMI               | Input | Non-maskable interrupt request pin |
| IRQi (i = 0 to 7) | Input | External interrupt request pins    |

## 12.2 Register Descriptions

This chapter does not describe the Arm® NVIC internal registers. For information about these registers, see ARM® Cortex®-M23 Processor Technical Reference Manual (ARM DDI 0550C).

# 12.2.1 IRQCRi : IRQ Control Register i (i = 0 to 7)



| Bit | Symbol     | Function   | R/W |
|-----|------------|--|-----|
| 1:0 | IRQMD[1:0] | IRQi Detection Sense Select  0 0: Falling edge 0 1: Rising edge 1 0: Rising and falling edges 1 1: Low level | R/W |

| Bit | Symbol       | Function   | R/W |
|-----|--------------|--|-----|
| 3:2 | _            | These bits are read as 0. The write value should be 0.                                   | R/W |
| 5:4 | FCLKSEL[1:0] | IRQi Digital Filter Sampling Clock Select  | R/W |
|     |              | 0 0: PCLKB<br>0 1: PCLKB/8<br>1 0: PCLKB/32<br>1 1: PCLKB/64                             |     |
| 6   | _            | This bit is read as 0. The write value should be 0.                                      | R/W |
| 7   | FLTEN        | IRQi Digital Filter Enable  0: Digital filter is disabled  1: Digital filter is enabled. | R/W |

IRQCRi register changes must satisfy the following conditions:

- For a CPU interrupt or DTC trigger:
   Change the IRQCRi register value before setting the target IELSRn register (n = 0 to 31).

   The register value should be changed only when the value of the target IELSRn register is 0x0000.
- For a wakeup enable signal: Change the IRQCRi register setting before setting the target WUPEN.IRQWUPEN[n] (n = 0 to 7). The register value should be changed when the target WUPEN.IRQWUPEN[n] is 0.

#### IRQMD[1:0] bits (IRQi Detection Sense Select)

The IRQMD[1:0] bits set the detection sensing method for the IRQi external pin interrupt sources. For setting method when using external pin interrupt, see section 12.5.6. External Pin Interrupts.

## FCLKSEL[1:0] bits (IRQi Digital Filter Sampling Clock Select)

The FCLKSEL[1:0] bits select the digital filter sampling clock for the IRQi external pin interrupt request pins, selectable to:

- PCLKB (every cycle)
- PCLKB/8 (once every 8 cycles)
- PCLKB/32 (once every 32 cycles)
- PCLKB/64 (once every 64 cycles)

For details of the digital filter, see section 12.5.5. Digital Filter.


#### **FLTEN bit (IRQi Digital Filter Enable)**

The FLTEN bit enables the digital filter used for the IRQi external pin interrupt sources. The digital filter is enabled when the IRQCRi.FLTEN bit is 1 and disabled when the IRQCRi.FLTEN bit is 0. The IRQi pin level is sampled at the clock cycle specified in the IRQCRi.FCLKSEL[1:0] bits. When the sampled level matches three times, the output level from the digital filter changes. For details of the digital filter, see section 12.5.5. Digital Filter.

## 12.2.2 NMISR: Non-Maskable Interrupt Status Register

Base address: ICU = 0x4000\_6000

Offset address: 0x140



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | IWDTST | IWDT Underflow/Refresh Error Interrupt Status Flag | R   |
|     |        | O: Interrupt not requested  1: Interrupt requested |     |

| Bit   | Symbol | Function   | R/W |
|-------|--------|--|-----|
| 1     | WDTST  | WDT Underflow/Refresh Error Interrupt Status Flag      | R   |
|       |        | O: Interrupt not requested     I: Interrupt requested  |     |
| 2     | LVD1ST | Voltage Monitor 1 Interrupt Status Flag                | R   |
|       |        | O: Interrupt not requested     1: Interrupt requested  |     |
| 3     | LVD2ST | Voltage Monitor 2 Interrupt Status Flag                | R   |
|       |        | O: Interrupt not requested     1: Interrupt requested  |     |
| 6:4   | -      | These bits are read as 0.                              | R   |
| 7     | NMIST  | NMI Pin Interrupt Status Flag                          | R   |
|       |        | O: Interrupt not requested     I: Interrupt requested  |     |
| 8     | RPEST  | SRAM Parity Error Interrupt Status Flag                | R   |
|       |        | O: Interrupt not requested     1: Interrupt requested  |     |
| 9     | _      | This bit is read as 0.                                 | R   |
| 10    | BUSSST | Bus Slave MPU Error Interrupt Status Flag              | R   |
|       |        | O: Interrupt not requested     I: Interrupt requested. |     |
| 11    | BUSMST | Bus Master MPU Error Interrupt Status Flag             | R   |
|       |        | O: Interrupt not requested     I: Interrupt requested  |     |
| 12    | SPEST  | CPU Stack Pointer Monitor Interrupt Status Flag        | R   |
|       |        | O: Interrupt not requested     1: Interrupt requested  |     |
| 13    | _      | This bit is read as 0.                                 | R   |
| 15:14 | _      | These bits are read as 0.                              | R   |

The NMISR register monitors the status of non-maskable interrupt sources. Writes to the NMISR register are ignored. The setting in the Non-Maskable Interrupt Enable Register (NMIER) does not affect the status flags in this register. Before the end of the non-maskable interrupt handler, check that all of the bits in this register are set to 0 to confirm that no other NMI requests are generated during handler processing.

#### IWDTST flag (IWDT Underflow/Refresh Error Interrupt Status Flag)

The IWDTST flag indicates an IWDT underflow/refresh error interrupt request. It is read-only and cleared by the NMICLR.IWDTCLR bit.

[Setting condition]

When the IWDT underflow/refresh error interrupt is generated and this interrupt source is enabled.

[Clearing condition]

When 1 is written to the NMICLR.IWDTCLR bit.

## WDTST flag (WDT Underflow/Refresh Error Interrupt Status Flag)

The WDTST flag indicates a WDT underflow/refresh error interrupt request. It is read-only and cleared by the NMICLR.WDTCLR bit.

[Setting condition]

When the WDT underflow/refresh error interrupt is generated.

[Clearing condition]

When 1 is written to the NMICLR.WDTCLR bit.



## LVD1ST flag (Voltage Monitor 1 Interrupt Status Flag)

The LVD1ST flag indicates a request for voltage monitor 1 interrupt. It is read-only and cleared by the NMICLR.LVD1CLR bit.

[Setting condition]

When the voltage monitor 1 interrupt is generated and this interrupt source is enabled.

[Clearing condition]

When 1 is written to the NMICLR.LVD1CLR bit.

## LVD2ST flag (Voltage Monitor 2 Interrupt Status Flag)

The LVD2ST flag indicates a request for voltage monitor 2 interrupt. It is read-only and cleared by the NMICLR.LVD2CLR bit.

[Setting condition]

When the voltage monitor 2 interrupt is generated and this interrupt source is enabled.

[Clearing condition]

When 1 is written to the NMICLR.LVD2CLR bit.

#### NMIST flag (NMI Pin Interrupt Status Flag)

The NMIST flag indicates an NMI pin interrupt request. It is read-only and cleared by the NMICLR.NMICLR bit.

[Setting condition]

When an edge specified by the NMICR.NMIMD bit is input to the NMI pin.

[Clearing condition]

When 1 is written to the NMICLR.NMICLR bit.

### **RPEST flag (SRAM Parity Error Interrupt Status Flag)**

The RPEST flag indicates an SRAM parity error interrupt request.

[Setting condition]

When an interrupt is generated in response to an SRAM parity error.

[Clearing condition]

When 1 is written to the NMICLR.RPECLR bit.

#### **BUSSST flag (Bus Slave MPU Error Interrupt Status Flag)**

The BUSSST flag indicates a bus slave error interrupt request.

[Setting condition]

When an interrupt is generated in response to a bus slave error.

[Clearing condition]

When 1 is written to the NMICLR.BUSSCLR bit.

## **BUSMST flag (Bus Master MPU Error Interrupt Status Flag)**

The BUSMST flag indicates a bus master error interrupt request.

[Setting condition]

When an interrupt is generated in response to a bus master error.

[Clearing condition]

When 1 is written to the NMICLR.BUSMCLR bit.

#### SPEST flag (CPU Stack Pointer Monitor Interrupt Status Flag)

The SPEST flag indicates a CPU stack pointer monitor interrupt request.

[Setting condition]



When an interrupt is generated in response to a CPU stack pointer monitor error.

[Clearing condition]

When 1 is written to the NMICLR.SPECLR bit.

## 12.2.3 NMIER: Non-Maskable Interrupt Enable Register

Base address: ICU = 0x4000\_6000

Offset address: 0x120

| Bit position:      | 15 | 14 | 13 | 12        | 11         | 10         | 9 | 8         | 7         | 6 | 5 | 4 | 3          | 2          | 1         | 0          |  |
|--------------------|----|----|----|-----------|------------|------------|---|-----------|-----------|---|---|---|------------|------------|-----------|------------|--|
| Bit field:         | _  |    |    | SPEE<br>N | BUSM<br>EN | BUSS<br>EN | _ | RPEE<br>N | NMIE<br>N | _ | _ | _ | LVD2E<br>N | LVD1E<br>N | WDTE<br>N | IWDT<br>EN |  |
| Value after reset: | 0  | 0  | 0  | 0         | 0          | 0          | 0 | 0         | 0         | 0 | 0 | 0 | 0          | 0          | 0         | 0          |  |

| Bit   | Symbol | Function  | R/W               |
|-------|--------|---|-------------------|
| 0     | IWDTEN | IWDT Underflow/Refresh Error Interrupt Enable  0: Disabled  1: Enabled. | R/W*1 *2          |
| 1     | WDTEN  | WDT Underflow/Refresh Error Interrupt Enable  0: Disabled  1: Enabled   | R/W*1 *2          |
| 2     | LVD1EN | Voltage monitor 1 Interrupt Enable  0: Disabled 1: Enabled              | R/W*1 *2          |
| 3     | LVD2EN | Voltage monitor 2 Interrupt Enable  0: Disabled 1: Enabled              | R/W*1 *2          |
| 6:4   | _      | These bits are read as 0. The write value should be 0.                  | R/W               |
| 7     | NMIEN  | NMI Pin Interrupt Enable  0: Disabled  1: Enabled                       | R/W*1             |
| 8     | RPEEN  | SRAM Parity Error Interrupt Enable  0: Disabled 1: Enabled              | R/W <sup>*1</sup> |
| 9     | _      | This bit is read as 0. The write value should be 0.                     | R/W               |
| 10    | BUSSEN | Bus Slave MPU Error Interrupt Enable  0: Disabled  1: Enabled           | R/W*1             |
| 11    | BUSMEN | Bus Master MPU Error Interrupt Enable  0: Disabled  1: Enabled          | R/W <sup>*1</sup> |
| 12    | SPEEN  | CPU Stack Pointer Monitor Interrupt Enable  0: Disabled  1: Enabled     | R/W*1             |
| 13    | _      | This bit is read as 0. The write value should be 0.                     | R/W               |
| 15:14 | _      | These bits are read as 0. The write value should be 0.                  | R/W               |

Note 1. You can write 1 to this bit only once after reset. Subsequent write accesses are invalid. Writing 0 to this bit is invalid.

## IWDTEN bit (IWDT Underflow/Refresh Error Interrupt Enable)

The IWDTEN bit enables IWDT underflow/refresh error interrupt as an NMI trigger.

## WDTEN bit (WDT Underflow/Refresh Error Interrupt Enable)

The WDTEN bit enables WDT underflow/refresh error interrupt as an NMI trigger.



Note 2. Do not write 1 to this bit when the source is used as an event signal.

## LVD1EN bit (Voltage monitor 1 Interrupt Enable)

The LVD1EN bit enables voltage monitor 1 interrupt as an NMI trigger.

#### LVD2EN bit (Voltage monitor 2 Interrupt Enable)

The LVD2EN bit enables voltage monitor 2 interrupt as an NMI trigger.

## **NMIEN bit (NMI Pin Interrupt Enable)**

The NMIEN bit enables NMI pin interrupt as an NMI trigger.

## **RPEEN bit (SRAM Parity Error Interrupt Enable)**

The RPEEN bit enables SRAM parity error interrupt as an NMI trigger.

#### **BUSSEN bit (Bus Slave MPU Error Interrupt Enable)**

The BUSSEN bit enables bus slave error interrupt as an NMI trigger.

### **BUSMEN bit (Bus Master MPU Error Interrupt Enable)**

The BUSMEN bit enables bus master error interrupt as an NMI trigger.

## **SPEEN bit (CPU Stack Pointer Monitor Interrupt Enable)**

The SPEEN bit enables CPU stack pointer monitor interrupt as an NMI trigger.

## 12.2.4 NMICLR: Non-Maskable Interrupt Status Clear Register

Base address: ICU = 0x4000\_6000

Offset address: 0x130

| Bit position:      | 15 | 14 | 13 | 12         | 11          | 10          | 9 | 8          | 7          | 6 | 5 | 4 | 3           | 2           | 1          | 0           |
|--------------------|----|----|----|------------|-------------|-------------|---|------------|------------|---|---|---|-------------|-------------|------------|-------------|
| Bit field:         | _  |    | _  | SPEC<br>LR | BUSM<br>CLR | BUSS<br>CLR | _ | RPEC<br>LR | NMICL<br>R | _ | _ | _ | LVD2C<br>LR | LVD1C<br>LR | WDTC<br>LR | IWDT<br>CLR |
| Value after reset: | 0  | 0  | 0  | 0          | 0           | 0           | 0 | 0          | 0          | 0 | 0 | 0 | 0           | 0           | 0          | 0           |

| Bit | Symbol  | Function  | R/W   |
|-----|---------|---|-------|
| 0   | IWDTCLR | IWDT Underflow/Refresh Error Interrupt Status Flag Clear      | R/W*1 |
|     |         | 0: No effect 1: Clear the NMISR.IWDTST flag                   |       |
| 1   | WDTCLR  | WDT Underflow/Refresh Error Interrupt Status Flag Clear       | R/W*1 |
|     |         | 0: No effect 1: Clear the NMISR.WDTST flag                    |       |
| 2   | LVD1CLR | Voltage Monitor 1 Interrupt Status Flag Clear                 | R/W*1 |
|     |         | 0: No effect 1: Clear the NMISR.LVD1ST flag                   |       |
| 3   | LVD2CLR | Voltage Monitor 2 Interrupt Status Flag Clear                 | R/W*1 |
|     |         | 0: No effect 1: Clear the NMISR.LVD2ST flag.                  |       |
| 6:4 | _       | These bits are read as 0. The write value should be 0.        | R/W   |
| 7   | NMICLR  | NMI Pin Interrupt Status Flag Clear                           | R/W*1 |
|     |         | 0: No effect<br>1: Clear the NMISR.NMIST flag                 |       |
| 8   | RPECLR  | SRAM Parity Error Interrupt Status Flag Clear                 | R/W*1 |
|     |         | 0: No effect 1: Clear the NMISR.RPEST flag                    |       |
| 9   | _       | This bit is read as 0. The write value should be 0.           | R/W   |
| 10  | BUSSCLR | Bus Slave MPU Error Interrupt Status Flag Clear  0: No effect | R/W*1 |
|     |         | 1: Clear the NMISR.BUSSST flag                                |       |

| Bit   | Symbol  | Function  | R/W   |
|-------|---------|---|-------|
| 11    | BUSMCLR | Bus Master MPU Error Interrupt Status Flag Clear  0: No effect  1: Clear the NMISR.BUSMST flag    | R/W*1 |
| 12    | SPECLR  | CPU Stack Pointer Monitor Interrupt Status Flag Clear  0: No effect 1: Clear the NMISR.SPEST flag | R/W*1 |
| 13    | _       | This bit is read as 0. The write value should be 0.   | R/W   |
| 15:14 | _       | These bits are read as 0. The write value should be 0.  | R/W   |

Note 1. Only write 1 to this bit.

## IWDTCLR bit (IWDT Underflow/Refresh Error Interrupt Status Flag Clear)

Writing 1 to the IWDTCLR bit clears the NMISR.IWDTST flag. This bit is read as 0.

#### WDTCLR bit (WDT Underflow/Refresh Error Interrupt Status Flag Clear)

Writing 1 to the WDTCLR bit clears the NMISR.WDTST flag. This bit is read as 0.

#### LVD1CLR bit (Voltage Monitor 1 Interrupt Status Flag Clear)

Writing 1 to the LVD1CLR bit clears the NMISR.LVD1ST flag. This bit is read as 0.

### LVD2CLR bit (Voltage Monitor 2 Interrupt Status Flag Clear)

Writing 1 to the LVD2CLR bit clears the NMISR.LVD2ST flag. This bit is read as 0.

## **NMICLR bit (NMI Pin Interrupt Status Flag Clear)**

Writing 1 to the NMICLR bit clears the NMISR.NMIST flag. This bit is read as 0.

## **RPECLR bit (SRAM Parity Error Interrupt Status Flag Clear)**

Writing 1 to the RPECLR bit clears the NMISR.RPEST flag. This bit is read as 0.

#### **BUSSCLR bit (Bus Slave MPU Error Interrupt Status Flag Clear)**

Writing 1 to the BUSSCLR bit clears the NMISR.BUSSST flag. This bit is read as 0.

#### **BUSMCLR** bit (Bus Master MPU Error Interrupt Status Flag Clear)

Writing 1 to the BUSMCLR bit clears the NMISR.BUSMST flag. This bit is read as 0.


## SPECLR bit (CPU Stack Pointer Monitor Interrupt Status Flag Clear)

Writing 1 to the SPECLR bit clears the NMISR.SPEST flag. This bit is read as 0.

## 12.2.5 NMICR : NMI Pin Interrupt Control Register

Base address: ICU = 0x4000\_6000

Offset address: 0x100



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | NMIMD  | NMI Detection Set                                      | R/W |
|     |        | 0: Falling edge 1: Rising edge                         |     |
| 3:1 | _      | These bits are read as 0. The write value should be 0. | R/W |



| Bit | Symbol        | Function   | R/W |
|-----|---------------|--|-----|
| 5:4 | NFCLKSEL[1:0] | NMI Digital Filter Sampling Clock Select  0 0: PCLKB  0 1: PCLKB/8  1 0: PCLKB/32  1 1: PCLKB/64 | R/W |
| 6   | _             | This bit is read as 0. The write value should be 0.  | R/W |
| 7   | NFLTEN        | NMI Digital Filter Enable  0: Disabled.  1: Enabled.   | R/W |

Change the NMICR register settings before enabling NMI pin interrupts, that is, before setting NMIER.NMIEN to 1.

#### **NMIMD** bit (NMI Detection Set)

The NMIMD bit selects the detection sensing method for the NMI pin interrupts.

#### NFCLKSEL[1:0] bits (NMI Digital Filter Sampling Clock Select)

The NFCLKSEL[1:0] bits select the digital filter sampling clock for the NMI pin interrupts, selectable to:

- PCLKB (every cycle)
- PCLKB/8 (once every 8 cycles)
- PCLKB/32 (once every 32 cycles)
- PCLKB/64 (once every 64 cycles)

Base address: ICU = 0x4000 6000

For details of the digital filter, see section 12.5.5. Digital Filter.

## **NFLTEN bit (NMI Digital Filter Enable)**

The NFLTEN bit enables the digital filter used for NMI pin interrupts. The filter is enabled when NFLTEN is 1, and disabled when NFLTEN is 0. The NMI pin level is sampled at the clock cycle specified in NFCLKSEL[1:0]. When the sampled level matches three times, the output level from the digital filter changes. For details of the digital filter, see section 12.5.5. Digital Filter.

## 12.2.6 IELSRn: ICU Event Link Setting Register n (n = 0 to 31)

Offset address: 0x300 + 0x4 × n Bit position: DTCE Bit field: IR Value after reset: Bit position: IELS[4:0] Bit field Value after reset: 

| Bit  | Symbol    | Function  | R/W   |
|------|-----------|---|-------|
| 4:0  | IELS[4:0] | ICU Event Link Select  0x00: Disable interrupts to the associated NVIC or DTC module Others: Event signal number to be linked. For details, see section 12.3.3. ICU and DTC Event Number. | R/W   |
| 15:5 | _         | These bits are read as 0. The write value should be 0.  | R/W   |
| 16   | IR        | Interrupt Status Flag  0: No interrupt request generated.  1: An interrupt request is generated.  | R/W*1 |



| Bit   | Symbol | Function   | R/W |
|-------|--------|--|-----|
| 23:17 | _      | These bits are read as 0. The write value should be 0.                               | R/W |
| 24    | DTCE   | DTC Activation Enable  0: DTC activation is disabled.  1: DTC activation is enabled. | R/W |
| 31:25 | _      | These bits are read as 0. The write value should be 0.                               | R/W |

Note: This register requires halfword or word access.

Note 1. Writing 1 to the IR flag is prohibited.

The IELSRn register selects the IRQi source used by the NVIC. For details, see Table 12.3. IELSRn corresponds to the NVIC IRQ input source number, where n = 0 to 31.

#### IELS[4:0] bits (ICU Event Link Select)

The IELS[4:0] bits link an event signal to the associated NVIC or DTC module. Event options are classified into 8 groups (groups 0 to 7). For details, see Table 12.3 and Table 12.4.

#### IR flag (Interrupt Status Flag)

The IR status flag indicates an individual interrupt request from the event specified in IELS[4:0].

[Setting condition]

When an interrupt request is received from the associated peripheral module or IRQi pin.

[Clearing condition]

When 0 is written to the IR flag. DTCE must be set to 0 before writing 0 to the IR flag.

To clear the IR flag:

- 1. Negate the input interrupt signal.
- 2. Read access the peripheral once and wait for 2 clock cycles of the target module clock.
- 3. Clear the IR flag by writing 0.

#### **DTCE bit (DTC Activation Enable)**

When the DTCE bit is set to 1, the associated event is selected as the source for DTC activation.

[Setting condition]

• When 1 is written to the DTCE bit.


[Clearing condition]

- When the specified number of transfers is complete. For chain transfers, when the specified number of transfers for the last chain transfer is complete.
- When 0 is written to the DTCE bit.

## 12.2.7 SELSR0 : SYS Event Link Setting Register

Base address: ICU = 0x4000\_6000

Offset address: 0x200



| Bit  | Symbol    | Function   | R/W |
|------|-----------|--|-----|
| 7:0  | SELS[7:0] | SYS Event Link Select  | R/W |
|      |           | 0x00: Disable event output to the associated low-power mode module     |     |
|      |           | Others: Event signal number to be linked. For details, see Table 12.4. |     |
| 15:8 | _         | These bits are read as 0. The write value should be 0.                 | R/W |



The SELSR0 register selects the events that wake up the CPU from Snooze mode. You can use only the events listed in Table 12.4 checked as "Canceling Snooze mode". When ICU\_SNZCANCEL is selected in the IELSRn.IELS[4:0] bits, an interrupt is generated that cancels snooze mode.

## 12.2.8 WUPEN: Wake Up Interrupt Enable Register

Base address: ICU = 0x4000\_6000

Offset address: 0x1A0

| Bit position:      | 31 | 30                  | 29                  | 28                  | 27 | 26 | 25 | 24 | 23            | 22 | 21 | 20 | 19                | 18                | 17           | 16                |
|--------------------|----|---------------------|---------------------|---------------------|----|----|----|----|---------------|----|----|----|-------------------|-------------------|--------------|-------------------|
| Bit field:         | _  | AGT1<br>CBWU<br>PEN | AGT1<br>CAWU<br>PEN | AGT1<br>UDWU<br>PEN | _  | _  | _  | _  | _             | _  | _  | _  | LVD2<br>WUPE<br>N | LVD1<br>WUPE<br>N | KEYW<br>UPEN | IWDT<br>WUPE<br>N |
| Value after reset: | 0  | 0                   | 0                   | 0                   | 0  | 0  | 0  | 0  | 0             | 0  | 0  | 0  | 0                 | 0                 | 0            | 0                 |
| Bit position:      | 15 | 14                  | 13                  | 12                  | 11 | 10 | 9  | 8  | 7             | 6  | 5  | 4  | 3                 | 2                 | 1            | 0                 |
| Bit field:         | _  | _                   | _                   | _                   | _  | _  | _  | _  | IRQWUPEN[7:0] |    |    |    |                   |                   |              |                   |
| Value after reset: | 0  | 0                   | 0                   | 0                   | 0  | 0  | 0  | 0  | 0             | 0  | 0  | 0  | 0                 | 0                 | 0            | 0                 |

| Bit   | Symbol        | Function  | R/W |
|-------|---------------|---|-----|
| 7:0   | IRQWUPEN[7:0] | IRQ Interrupt Software Standby/Snooze Mode Returns Enable  0: Software Standby/Snooze Mode returns by IRQn interrupt disabled  1: Software Standby/Snooze Mode returns by IRQn interrupt enabled  | R/W |
| 15:8  | _             | These bits are read as 0. The write value should be 0.  | R/W |
| 16    | IWDTWUPEN     | IWDT Interrupt Software Standby/Snooze Mode Returns Enable  0: Software Standby/Snooze Mode returns by IWDT interrupt disabled  1: Software Standby/Snooze Mode returns by IWDT interrupt enabled   | R/W |
| 17    | KEYWUPEN      | Key Interrupt Software Standby/Snooze Mode Returns Enable  0: Software Standby/Snooze Mode returns by KEY interrupt disabled  1: Software Standby/Snooze Mode returns by KEY interrupt enabled  | R/W |
| 18    | LVD1WUPEN     | LVD1 Interrupt Software Standby/Snooze Mode Returns Enable  0: Software Standby/Snooze Mode returns by LVD1 interrupt disabled  1: Software Standby/Snooze Mode returns by LVD1 interrupt enabled   | R/W |
| 19    | LVD2WUPEN     | LVD2 Interrupt Software Standby/Snooze Mode Returns Enable  0: Software Standby/Snooze Mode returns by LVD2 interrupt disabled  1: Software Standby/Snooze Mode returns by LVD2 interrupt enabled   | R/W |
| 27:20 | _             | These bits are read as 0. The write value should be 0.  | R/W |
| 28    | AGT1UDWUPEN   | AGT1 Underflow Interrupt Software Standby/Snooze Mode Returns Enable  0: Software Standby/Snooze Mode returns by AGT1 underflow interrupt disabled  1: Software Standby/Snooze Mode returns by AGT1 underflow                                       | R/W |
| 29    | AGT1CAWUPEN   | AGT1 Compare Match A Interrupt Software Standby/Snooze Mode Returns Enable  0: Software Standby/Snooze Mode returns by AGT1 compare match A interrupt disabled.  1: Software Standby/Snooze Mode returns by AGT1 compare match A interrupt enabled. | R/W |
| 30    | AGT1CBWUPEN   | AGT1 Compare Match B Interrupt Software Standby/Snooze Mode Returns Enable  0: Software Standby/Snooze Mode returns by AGT1 compare match B interrupt disabled.  1: Software Standby/Snooze Mode returns by AGT1 compare match B interrupt enabled. | R/W |
| 31    | _             | This bit is read as 0. The write value should be 0.   | R/W |

The bits in this register control whether the associated interrupt can wake up the CPU from Software Standby/Snooze Mode mode.

## IRQWUPEN[7:0] bits (IRQ Interrupt Software Standby/Snooze Mode Returns Enable)

The IRQWUPEN[7:0] bits enable the use of IRQn interrupts to cancel Software Standby/Snooze Mode mode.



#### IWDTWUPEN bit (IWDT Interrupt Software Standby/Snooze Mode Returns Enable)

The IWDTWUPEN bit enables the use of IWDT interrupts to cancel Software Standby/Snooze Mode mode.

#### KEYWUPEN bit (Key Interrupt Software Standby/Snooze Mode Returns Enable)

The KEYWUPEN bit enables the use of key interrupts to cancel Software Standby/Snooze Mode mode.

#### LVD1WUPEN bit (LVD1 Interrupt Software Standby/Snooze Mode Returns Enable)

The LVD1WUPEN bit enables the use of LVD1 interrupts to cancel Software Standby/Snooze Mode mode.

#### LVD2WUPEN bit (LVD2 Interrupt Software Standby/Snooze Mode Returns Enable)

The LVD2WUPEN bit enables the use of LVD2 interrupts to cancel Software Standby/Snooze Mode mode.

#### AGT1UDWUPEN bit (AGT1 Underflow Interrupt Software Standby/Snooze Mode Returns Enable)

The AGT1UDWUPEN bit enables the use of the AGT1 underflow interrupts to cancel Software Standby/Snooze Mode mode.


#### AGT1CAWUPEN bit (AGT1 Compare Match A Interrupt Software Standby/Snooze Mode Returns Enable)

The AGT1CAWUPEN bit enables the use of AGT1 compare match A interrupts to cancel Software Standby/Snooze Mode mode.

#### AGT1CBWUPEN bit (AGT1 Compare Match B Interrupt Software Standby/Snooze Mode Returns Enable)

The AGT1CBWUPEN bit enables the use of AGT1 compare match B interrupts to cancel Software Standby/Snooze Mode mode.

## 12.2.9 IELEN: ICU event Enable Register



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | _      | This bit is read as 0. The write value should be 0.                                 | R/W |
| 1   | IELEN  | Parts Asynchronous Interrupts Enable (when LPOPTEN bit = 1)  0: Disabled 1: Enabled | R/W |
| 7:2 | _      | These bits are read as 0. The write value should be 0.                              | R/W |

The bits in this register control whether the associated interrupt can be used.

#### IELEN bit (Parts Asynchronous Interrupts Enable (when LPOPTEN bit = 1))

The IELEN bit enables the use of parts asynchronous interrupts as follows:

 AGT1\_AGTCMBI, AGT1\_AGTCMAI, AGT1\_AGTI, LVD\_LVD1, LVD\_LVD2, KEY\_INTKR, IWDT\_NMIUNDF, PORT\_IRQ0 to PORT\_IRQ7

## 12.3 Vector Table

The ICU detects maskable and non-maskable interrupts. Interrupt priorities are set up in the Arm NVIC. For information about these registers, see section 12.9. Reference.

## 12.3.1 Interrupt Vector Table

Table 12.3 describes the interrupt vector table. The interrupt vector addresses conform to the NVIC specifications.



Table 12.3 Interrupt vector table (1 of 2)

| Exception number | IRQ number | Vector<br>offset | Source      | Description  |
|------------------|------------|------------------|-------------|--|
| 0                | _          | 0x000            | Arm         | Initial stack pointer                                |
| 1                | _          | 0x004            | Arm         | Initial program counter (reset vector)               |
| 2                | _          | 0x008            | Arm         | Non-Maskable Interrupt (NMI)                         |
| 3                | _          | 0x00C            | Arm         | Hard Fault   |
| 4                | _          | 0x010            | Arm         | Reserved   |
| 5                | _          | 0x014            | Arm         | Reserved   |
| 6                | _          | 0x018            | Arm         | Reserved   |
| 7                | _          | 0x01C            | Arm         | Reserved   |
| 8                | _          | 0x020            | Arm         | Reserved   |
| 9                | _          | 0x024            | Arm         | Reserved   |
| 10               | _          | 0x028            | Arm         | Reserved   |
| 11               | _          | 0x02C            | Arm         | Supervisor Call (SVCall)                             |
| 12               | _          | 0x030            | Arm         | Reserved   |
| 13               | _          | 0x034            | Arm         | Reserved   |
| 14               | _          | 0x038            | Arm         | Pendable request for system service (PendableSrvReq) |
| 15               | _          | 0x03C            | Arm         | System Tick Timer (SysTick)                          |
| 16               | 0          | 0x040            | ICU.IELSR0  | Event selected in the ICU.IELSR0 register            |
| 17               | 1          | 0x044            | ICU.IELSR1  | Event selected in the ICU.IELSR1 register            |
| 18               | 2          | 0x048            | ICU.IELSR2  | Event selected in the ICU.IELSR2 register            |
| 19               | 3          | 0x04C            | ICU.IELSR3  | Event selected in the ICU.IELSR3 register            |
| 20               | 4          | 0x050            | ICU.IELSR4  | Event selected in the ICU.IELSR4 register            |
| 21               | 5          | 0x054            | ICU.IELSR5  | Event selected in the ICU.IELSR5 register            |
| 22               | 6          | 0x058            | ICU.IELSR6  | Event selected in the ICU.IELSR6 register            |
| 23               | 7          | 0x05C            | ICU.IELSR7  | Event selected in the ICU.IELSR7 register            |
| 24               | 8          | 0x060            | ICU.IELSR8  | Event selected in the ICU.IELSR8 register            |
| 25               | 9          | 0x064            | ICU.IELSR9  | Event selected in the ICU.IELSR9 register            |
| 26               | 10         | 0x068            | ICU.IELSR10 | Event selected in the ICU.IELSR10 register           |
| 27               | 11         | 0x06C            | ICU.IELSR11 | Event selected in the ICU.IELSR11 register           |
| 28               | 12         | 0x070            | ICU.IELSR12 | Event selected in the ICU.IELSR12 register           |
| 29               | 13         | 0x074            | ICU.IELSR13 | Event selected in the ICU.IELSR13 register           |
| 30               | 14         | 0x078            | ICU.IELSR14 | Event selected in the ICU.IELSR14 register           |
| 31               | 15         | 0x07C            | ICU.IELSR15 | Event selected in the ICU.IELSR15 register           |
| 32               | 16         | 0x080            | ICU.IELSR16 | Event selected in the ICU.IELSR16 register           |
| 33               | 17         | 0x084            | ICU.IELSR17 | Event selected in the ICU.IELSR17 register           |
| 34               | 18         | 0x088            | ICU.IELSR18 | Event selected in the ICU.IELSR18 register           |
| 35               | 19         | 0x08C            | ICU.IELSR19 | Event selected in the ICU.IELSR19 register           |
| 36               | 20         | 0x090            | ICU.IELSR20 | Event selected in the ICU.IELSR20 register           |
| 37               | 21         | 0x094            | ICU.IELSR21 | Event selected in the ICU.IELSR21 register           |
| 38               | 22         | 0x098            | ICU.IELSR22 | Event selected in the ICU.IELSR22 register           |
| 39               | 23         | 0x09C            | ICU.IELSR23 | Event selected in the ICU.IELSR23 register           |
| 40               | 24         | 0x0A0            | ICU.IELSR24 | Event selected in the ICU.IELSR24 register           |

Table 12.3 Interrupt vector table (2 of 2)

| Exception number | IRQ number | Vector<br>offset | Source      | Description                                |
|------------------|------------|------------------|-------------|--|
| 41               | 25         | 0x0A4            | ICU.IELSR25 | Event selected in the ICU.IELSR25 register |
| 42               | 26         | 0x0A8            | ICU.IELSR26 | Event selected in the ICU.IELSR26 register |
| 43               | 27         | 0x0AC            | ICU.IELSR27 | Event selected in the ICU.IELSR27 register |
| 44               | 28         | 0x0B0            | ICU.IELSR28 | Event selected in the ICU.IELSR28 register |
| 45               | 29         | 0x0B4            | ICU.IELSR29 | Event selected in the ICU.IELSR29 register |
| 46               | 30         | 0x0B8            | ICU.IELSR30 | Event selected in the ICU.IELSR30 register |
| 47               | 31         | 0x0BC            | ICU.IELSR31 | Event selected in the ICU.IELSR31 register |

## 12.3.2 Event Number

The following table lists heading details for Table 12.4, which describes each event number.

| Heading                         | Description  |
|---------------------------------|--|
| Interrupt request source        | Name of the source generating the interrupt request                                      |
| Name                            | Name of the interrupt  |
| Connect to NVIC                 | " <" indicates the interrupt can be used as a CPU interrupt                              |
| Invoke DTC                      | " <" indicates the interrupt can be used to request DTC activation                       |
| Canceling Snooze mode           | " <" indicates the interrupt can be used to request a return from Snooze mode            |
| Canceling Software Standby mode | " < " indicates the interrupt can be used to request a return from Software Standby mode |

Table 12.4 Event table (1 of 4)

|                               | Interrupt      |               | IELSRn          |            | Canceling<br>Snooze | Canceling           |
|-------------------------------|----------------|---------------|-----------------|------------|---------------------|---------------------|
| Event<br>number <sup>*5</sup> | request        | Name          | Connect to NVIC | Invoke DTC |                     | Software<br>Standby |
| 0x01                          | Port           | PORT_IRQ0     | 1               | 1          | 1                   | 1                   |
| 0x02                          |                | PORT_IRQ1     | 1               | 1          | 1                   | 1                   |
| 0x03                          |                | PORT_IRQ2     | 1               | 1          | 1                   | 1                   |
| 0x04                          |                | PORT_IRQ3     | 1               | 1          | 1                   | 1                   |
| 0x05                          |                | PORT_IRQ4     | 1               | 1          | 1                   | 1                   |
| 0x06                          |                | PORT_IRQ5     | 1               | 1          | 1                   | 1                   |
| 0x07                          |                | PORT_IRQ6     | 1               | 1          | 1                   | 1                   |
| 0x08                          |                | PORT_IRQ7     | 1               | 1          | 1                   | 1                   |
| 0x09                          | DTC            | DTC_COMPLETE  | 1               | _          | <b>✓</b> *4         | _                   |
| 0x0B                          | ICU            | ICU_SNZCANCEL | 1               | _          | 1                   | _                   |
| 0x0C                          | FLASH          | FCU_FRDYI     | 1               | _          | _                   | _                   |
| 0x0D                          | LVD            | LVD_LVD1      | 1               | _          | 1                   | 1                   |
| 0x0E                          |                | LVD_LVD2      | 1               | _          | 1                   | 1                   |
| 0x10                          | Low power mode | SYSTEM_SNZREQ | _               | 1          | _                   | _                   |
| 0x11                          | AGT0           | AGT0_AGTI     | 1               | 1          | _                   | _                   |
| 0x12                          |                | AGT0_AGTCMAI  | 1               | 1          | _                   | _                   |
| 0x13                          |                | AGT0_AGTCMBI  | 1               | 1          | _                   | _                   |

Table 12.4 Event table (2 of 4)

|                               | Interrupt |               | IELSRn          |             | Canceling<br>Snooze | Canceling<br>Software<br>Standby |
|-------------------------------|-----------|---------------|-----------------|-------------|---------------------|----------------------------------|
| Event<br>number <sup>*5</sup> | request   | Name          | Connect to NVIC | Invoke DTC  |                     |                                  |
| 0x14                          | AGT1      | AGT1_AGTI     | 1               | 1           | 1                   | 1                                |
| 0x15                          |           | AGT1_AGTCMAI  | 1               | 1           | 1                   | 1                                |
| 0x16                          |           | AGT1_AGTCMBI  | 1               | 1           | 1                   | 1                                |
| 0x17                          | IWDT      | IWDT_NMIUNDF  | 1               | _           | ✓                   | 1                                |
| 0x18                          | WDT       | WDT_NMIUNDF   | 1               | _           | _                   | _                                |
| 0x1C                          | ADC12     | ADC120_ADI    | 1               | 1           | _                   | _                                |
| 0x1D                          |           | ADC120_GBADI  | 1               | 1           | _                   | _                                |
| 0x1E                          |           | ADC120_CMPAI  | 1               | _           | _                   | _                                |
| 0x1F                          |           | ADC120_CMPBI  | 1               | _           | _                   | _                                |
| 0x20                          |           | ADC120_WCMPM  | _               | 1           | <b>✓</b> *4         | _                                |
| 0x21                          |           | ADC120_WCMPUM | _               | 1           | ✓*4                 | _                                |
| 0x33                          | KINT      | KEY_INTKR     | 1               | _           | <b>√</b> *1         | <b>✓</b> *1                      |
| 0x34                          | DOC       | DOC_DOPCI     | ✓               | _           | <b>✓</b> *4         | _                                |
| 0x35                          | CAC       | CAC_FERRI     | 1               | _           | _                   | _                                |
| 0x36                          |           | CAC_MENDI     | 1               | _           | _                   | _                                |
| 0x37                          |           | CAC_OVFI      | 1               | _           | _                   | _                                |
| 0x3D                          | I/O Ports | IOPORT_GROUP1 | 1               | <b>√</b> *2 | _                   | _                                |
| 0x3E                          |           | IOPORT_GROUP2 | ✓               | <b>✓</b> *2 | _                   | _                                |
| 0x3F                          | ELC       | ELC_SWEVT0    | ✓*3             | 1           | _                   | _                                |
| 0x40                          |           | ELC_SWEVT1    | <b>✓</b> *3     | 1           | _                   | _                                |
| 0x41                          | POEG      | POEG_GROUP0   | 1               | _           | _                   | _                                |
| 0x42                          |           | POEG_GROUP1   | 1               | _           | _                   | _                                |
| 0x5E                          | GPT164    | GPT4_CCMPA    | 1               | 1           | _                   | _                                |
| 0x5F                          |           | GPT4_CCMPB    | 1               | 1           | _                   | _                                |
| 0x60                          |           | GPT4_CMPC     | 1               | 1           | _                   | _                                |
| 0x61                          |           | GPT4_CMPD     | 1               | 1           | _                   | _                                |
| 0x62                          |           | GPT4_OVF      | 1               | 1           | _                   | _                                |
| 0x63                          |           | GPT4_UDF      | 1               | 1           | _                   | _                                |
| 0x64                          | GPT165    | GPT5_CCMPA    | 1               | 1           | _                   | _                                |
| 0x65                          |           | GPT5_CCMPB    | 1               | 1           | _                   | _                                |
| 0x66                          |           | GPT5_CMPC     | 1               | 1           | _                   | _                                |
| 0x67                          |           | GPT5_CMPD     | 1               | 1           | _                   | _                                |
| 0x68                          |           | GPT5_OVF      | 1               | 1           | _                   | _                                |
| 0x69                          |           | GPT5_UDF      | 1               | 1           | _                   | _                                |

Table 12.4 Event table (3 of 4)

|                               | Interrupt |             | IELSRn          |            |                     | Canceling           |
|-------------------------------|-----------|-------------|-----------------|------------|---------------------|---------------------|
| Event<br>number <sup>*5</sup> | request   | Name        | Connect to NVIC | Invoke DTC | Canceling<br>Snooze | Software<br>Standby |
| 0x6A                          | GPT166    | GPT6_CCMPA  | 1               | 1          | _                   | _                   |
| 0x6B                          |           | GPT6_CCMPB  | 1               | 1          | _                   | _                   |
| 0x6C                          |           | GPT6_CMPC   | 1               | 1          | _                   | _                   |
| 0x6D                          |           | GPT6_CMPD   | 1               | 1          | _                   | _                   |
| 0x6E                          |           | GPT6_OVF    | 1               | 1          | _                   | _                   |
| 0x6F                          |           | GPT6_UDF    | 1               | 1          | _                   | _                   |
| 0x70                          | GPT       | GPT_UVWEDGE | 1               | _          | _                   | _                   |
| 0x7C                          | SCI9      | SCI9_RXI    | 1               | 1          | _                   | _                   |
| 0x7D                          |           | SCI9_TXI    | 1               | 1          | _                   | _                   |
| 0x7E                          |           | SCI9_TEI    | 1               | _          | _                   | _                   |
| 0x7F                          |           | SCI9_ERI    | 1               | _          | _                   | _                   |
| 0x80                          |           | SCI9_AM     | 1               | _          | _                   | _                   |
| 0x81                          | SPI0      | SPI0_SPRI   | ✓               | 1          | _                   | _                   |
| 0x82                          |           | SPI0_SPTI   | ✓               | 1          | _                   | _                   |
| 0x83                          |           | SPI0_SPII   | ✓               | _          | _                   | _                   |
| 0x84                          |           | SPI0_SPEI   | ✓               | _          | _                   | _                   |
| 0x85                          |           | SPI0_SPTEND | ✓               | _          | _                   | _                   |
| 0x8B                          | AES       | AES_WRREQ   | 1               | 1          | _                   | _                   |
| 0x8C                          |           | AES_RDREQ   | 1               | 1          | _                   | _                   |
| 0x8D                          | TRNG      | TRNG_RDREQ  | 1               | _          | _                   | _                   |
| 0x98                          | GPT167    | GPT7_CCMPA  | 1               | 1          | _                   | _                   |
| 0x99                          |           | GPT7_CCMPB  | 1               | 1          | _                   | _                   |
| 0x9A                          |           | GPT7_CMPC   | 1               | 1          | _                   | _                   |
| 0x9B                          |           | GPT7_CMPD   | 1               | 1          | _                   | _                   |
| 0x9C                          |           | GPT7_OVF    | 1               | 1          | _                   | _                   |
| 0x9D                          |           | GPT7_UDF    | ✓               | 1          | _                   | _                   |
| 0x9E                          | GPT168    | GPT8_CCMPA  | 1               | 1          | _                   | _                   |
| 0x9F                          |           | GPT8_CCMPB  | ✓               | 1          | _                   | _                   |
| 0xA0                          |           | GPT8_CMPC   | 1               | 1          | _                   | _                   |
| 0xA1                          |           | GPT8_CMPD   | ✓               | 1          | _                   | _                   |
| 0xA2                          |           | GPT8_OVF    | 1               | 1          | _                   | _                   |
| 0xA3                          |           | GPT8_UDF    | 1               | 1          | _                   | _                   |
| 0xA4                          | GPT169    | GPT9_CCMPA  | 1               | 1          | _                   | _                   |
| 0xA5                          |           | GPT9_CCMPB  | 1               | 1          | _                   | _                   |
| 0xA6                          |           | GPT9_CMPC   | 1               | 1          | _                   | _                   |
| 0xA7                          |           | GPT9_CMPD   | 1               | 1          | _                   | _                   |
| 0xA8                          |           | GPT9_OVF    | 1               | 1          | _                   | _                   |
| 0xA9                          |           | GPT9_UDF    | 1               | 1          | _                   |                     |

Table 12.4 Event table (4 of 4)

|                               | Interrupt |          | IELSRn          | ELSRn      |                     | Canceling           |
|-------------------------------|-----------|----------|-----------------|------------|---------------------|---------------------|
| Event<br>number <sup>*5</sup> | request   | Name     | Connect to NVIC | Invoke DTC | Canceling<br>Snooze | Software<br>Standby |
| 0xAA                          | IIC/I3C   | I3C_RESP | ✓               | 1          | _                   | _                   |
| 0xAB                          |           | I3C_CMD  | ✓               | 1          | _                   | _                   |
| 0xAC                          |           | I3C_IBI  | ✓               | 1          | _                   | _                   |
| 0xAD                          |           | I3C_RX   | ✓               | 1          | _                   | _                   |
| 0xAE                          |           | I3C_TX   | ✓               | 1          | _                   | _                   |
| 0xAF                          |           | I3C_RCV  | ✓               | 1          | _                   | _                   |
| 0xB4                          |           | I3C_TEND | ✓               | _          | _                   |                     |
| 0xB5                          |           | I3C_EEI  | ✓               | _          | _                   |                     |

- Note 1. Only supported when KRCTL.KRMD is 1.
- Note 2. Only the first edge detection is valid.
- Note 3. Only interrupts after DTC transfer are supported.
- Note 4. Using SELSR0.
- Note 5. Event number is active only in Canceling Snooze mode and Canceling Software Standby mode. The setting of CPU and DTC interrupts, see Table 12.7.

## 12.3.3 ICU and DTC Event Number

Table 12.5, Table 12.6 indicates the IELSRn.IELS[4:0] set values on the CPU interrupt or on DTC activation request. Table 12.7 indicates register set values of each event selection.

Table 12.5 ICU input link select (1) (1 of 2)

| IELS[4:0] | group0 (interrupt ch<br>IELSR0/8/16/24) | group1 (interrupt ch<br>IELSR1/9/17/25) | group2 (interrupt ch<br>IELSR2/10/18/26) | group3 (interrupt ch<br>IELSR3/11/19/27) |
|-----------|---|---|--|--|
| 0x00      | Interrupt disable                       | Interrupt disable                       | Interrupt disable                        | Interrupt disable                        |
| 0x01      | PORT_IRQ0                               | PORT_IRQ1                               | PORT_IRQ2                                | PORT_IRQ3                                |
| 0x02      | DTC_COMPLETE                            | LVD_LVD2                                | FCU_FRDYI                                | SYSTEM_SNZREQ                            |
| 0x03      | ICU_SNZCANCEL                           | AGT1_AGTCMAI                            | AGT1_AGTCMBI                             | IWDT_NMIUNDF                             |
| 0x04      | LVD_LVD1                                | Setting prohibited                      | Setting prohibited                       | Setting prohibited                       |
| 0x05      | AGT1_AGTI                               | ADC120_GBADI                            | ADC120_CMPAI                             | ADC120_CMPBI                             |
| 0x06      | WDT_NMIUNDF                             | ADC120_WCMPUM                           | I3C_TEND                                 | I3C_EEI                                  |
| 0x07      | ADC120_ADI                              | Setting prohibited                      | Setting prohibited                       | Setting prohibited                       |
| 0x08      | ADC120_WCMPM                            | I3C_TX                                  | CAC_MENDI                                | CAC_OVFI                                 |
| 0x09      | Setting prohibited                      | Setting prohibited                      | Setting prohibited                       | Setting prohibited                       |
| 0x0A      | I3C_RX                                  | DOC_DOPCI                               | ELC_SWEVT0                               | ELC_SWEVT1                               |
| 0x0B      | Setting prohibited                      | CAC_FERRI                               | POEG_GROUP0                              | POEG_GROUP1                              |
| 0x0C      | Setting prohibited                      | Setting prohibited                      | Setting prohibited                       | Setting prohibited                       |
| 0x0D      | Setting prohibited                      | Setting prohibited                      | Setting prohibited                       | Setting prohibited                       |
| 0x0E      | Setting prohibited                      | Setting prohibited                      | Setting prohibited                       | Setting prohibited                       |
| 0x0F      | Setting prohibited                      | Setting prohibited                      | Setting prohibited                       | Setting prohibited                       |
| 0x10      | Setting prohibited                      | Setting prohibited                      | SPI0_SPII                                | SPI0_SPEI                                |
| 0x11      | GPT_UVWEDGE                             | SPI0_SPTI                               | SPI0_SPTEND                              | AGT0_AGTI                                |
| 0x12      | Setting prohibited                      | AES_RDREQ                               | TRNG_RDREQ                               | Setting prohibited                       |
| 0x13      | Setting prohibited                      | AGT0_AGTCMBI                            | IOPORT_GROUP2                            | GPT4_CMPD                                |
| 0x14      | SPI0_SPRI                               | Setting prohibited                      | Setting prohibited                       | GPT5_UDF                                 |

Table 12.5 ICU input link select (1) (2 of 2)

| IELS[4:0] | group0 (interrupt ch<br>IELSR0/8/16/24) | group1 (interrupt ch<br>IELSR1/9/17/25) | group2 (interrupt ch<br>IELSR2/10/18/26) | group3 (interrupt ch<br>IELSR3/11/19/27) |
|-----------|---|---|--|--|
| 0x15      | AES_WRREQ                               | IOPORT_GROUP1                           | GPT4_CMPC                                | GPT6_CMPD                                |
| 0x16      | AGT0_AGTCMAI                            | Setting prohibited                      | GPT5_OVF                                 | GPT7_UDF                                 |
| 0x17      | Setting prohibited                      | Setting prohibited                      | GPT6_CMPC                                | GPT8_CMPD                                |
| 0x18      | KEY_INTKR                               | GPT4_CCMPB                              | GPT7_OVF                                 | GPT9_UDF                                 |
| 0x19      | Setting prohibited                      | GPT6_CCMPB                              | GPT8_CMPC                                | Setting prohibited                       |
| 0x1A      | Setting prohibited                      | GPT8_CCMPB                              | GPT9_OVF                                 | Setting prohibited                       |
| 0x1B      | GPT4_CCMPA                              | Setting prohibited                      | Setting prohibited                       | SCI9_AM                                  |
| 0x1C      | GPT6_CCMPA                              | Setting prohibited                      | Setting prohibited                       | I3C_CMD                                  |
| 0x1D      | GPT8_CCMPA                              | Setting prohibited                      | Setting prohibited                       | Setting prohibited                       |
| 0x1E      | Setting prohibited                      | I3C_RESP                                | I3C_IBI                                  | I3C_IBI                                  |
| 0x1F      | Setting prohibited                      | Setting prohibited                      | Setting prohibited                       | I3C_RCV                                  |

Table 12.6 ICU input link select (2) (1 of 2)

| IELS[4:0] | group4 (interrupt ch<br>IELSR4/12/20/28) | group5 (interrupt ch<br>IELSR5/13/21/29) | group6 (interrupt ch<br>IELSR6/14/22/30) | group7 (interrupt ch IELSR 7/15/23/31) |
|-----------|--|--|--|--|
| 0x00      | Interrupt disable                        | Interrupt disable                        | Interrupt disable                        | Interrupt disable                      |
| 0x01      | PORT_IRQ0                                | PORT_IRQ1                                | PORT_IRQ2                                | PORT_IRQ3                              |
| 0x02      | DTC_COMPLETE                             | LVD_LVD2                                 | FCU_FRDYI                                | SYSTEM_SNZREQ                          |
| 0x03      | ICU_SNZCANCEL                            | AGT1_AGTCMAI                             | AGT1_AGTCMBI                             | IWDT_NMIUNDF                           |
| 0x04      | LVD_LVD1                                 | Setting prohibited                       | Setting prohibited                       | Setting prohibited                     |
| 0x05      | AGT1_AGTI                                | ADC120_GBADI                             | ADC120_CMPAI                             | ADC120_CMPBI                           |
| 0x06      | WDT_NMIUNDF                              | ADC120_WCMPUM                            | I3C_TEND                                 | I3C_EEI                                |
| 0x07      | ADC120_ADI                               | Setting prohibited                       | Setting prohibited                       | Setting prohibited                     |
| 80x0      | ADC120_WCMPM                             | I3C_TX                                   | CAC_MENDI                                | CAC_OVFI                               |
| 0x09      | Setting prohibited                       | Setting prohibited                       | Setting prohibited                       | Setting prohibited                     |
| 0x0A      | I3C_RX                                   | DOC_DOPCI                                | ELC_SWEVT0                               | ELC_SWEVT1                             |
| 0x0B      | Setting prohibited                       | CAC_FERRI                                | POEG_GROUP0                              | POEG_GROUP1                            |
| 0x0C      | Setting prohibited                       | Setting prohibited                       | Setting prohibited                       | Setting prohibited                     |
| 0x0D      | Setting prohibited                       | Setting prohibited                       | Setting prohibited                       | Setting prohibited                     |
| 0x0E      | Setting prohibited                       | Setting prohibited                       | Setting prohibited                       | Setting prohibited                     |
| 0x0F      | Setting prohibited                       | Setting prohibited                       | Setting prohibited                       | Setting prohibited                     |
| 0x10      | Setting prohibited                       | Setting prohibited                       | SPI0_SPII                                | SPI0_SPEI                              |
| 0x11      | GPT_UVWEDGE                              | SPI0_SPTI                                | SPI0_SPTEND                              | PORT_IRQ7                              |
| 0x12      | Setting prohibited                       | AES_RDREQ                                | TRNG_RDREQ                               | Setting prohibited                     |
| 0x13      | Setting prohibited                       | PORT_IRQ5                                | PORT_IRQ6                                | GPT4_UDF                               |
| 0x14      | SPI0_SPRI                                | I3C_RCV                                  | Setting prohibited                       | GPT5_CMPD                              |
| 0x15      | AES_WRREQ                                | Setting prohibited                       | Setting prohibited                       | GPT6_UDF                               |
| 0x16      | PORT_IRQ4                                | Setting prohibited                       | GPT4_OVF                                 | GPT7_CMPD                              |
| 0x17      | Setting prohibited                       | GPT5_CCMPB                               | GPT5_CMPC                                | GPT8_UDF                               |
| 0x18      | Setting prohibited                       | GPT7_CCMPB                               | GPT6_OVF                                 | GPT9_CMPD                              |
| 0x19      | Setting prohibited                       | GPT9_CCMPB                               | GPT7_CMPC                                | Setting prohibited                     |
| 0x1A      | GPT5_CCMPA                               | Setting prohibited                       | GPT8_OVF                                 | SCI9_ERI                               |

Table 12.6 ICU input link select (2) (2 of 2)

| IELS[4:0] | group4 (interrupt ch<br>IELSR4/12/20/28) | group5 (interrupt ch<br>IELSR5/13/21/29) | group6 (interrupt ch<br>IELSR6/14/22/30) | group7 (interrupt ch IELSR 7/15/23/31) |
|-----------|--|--|--|--|
| 0x1B      | GPT7_CCMPA                               | Setting prohibited                       | GPT9_CMPC                                | Setting prohibited                     |
| 0x1C      | GPT9_CCMPA                               | SCI9_TXI                                 | Setting prohibited                       | I3C_CMD                                |
| 0x1D      | Setting prohibited                       | Setting prohibited                       | Setting prohibited                       | Setting prohibited                     |
| 0x1E      | SCI9_RXI                                 | I3C_RESP                                 | SCI9_TEI                                 | Setting prohibited                     |
| 0x1F      | Setting prohibited                       | Setting prohibited                       | Setting prohibited                       | Setting prohibited                     |

Table 12.7 Register setting for event (1 of 3)

|               | IELSRn.IELS[4:0]        |                         |                          |                          |                          |                          |                          |                          |  |  |
|---------------|-------------------------|-------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--|--|
| Name          | Group 0 (n = 0/8/16/24) | Group 1 (n = 1/9/17/25) | Group 2 (n = 2/10/18/26) | Group 3 (n = 3/11/19/27) | Group 4 (n = 4/12/20/28) | Group 5 (n = 5/13/21/29) | Group 6 (n = 6/14/22/30) | Group 7 (n = 7/15/23/31) |  |  |
| PORT_IRQ0     | 0x01                    | _                       | _                        | _                        | 0x01                     | _                        | _                        | _                        |  |  |
| PORT_IRQ1     | _                       | 0x01                    | _                        | _                        | _                        | 0x01                     | _                        | _                        |  |  |
| PORT_IRQ2     | _                       | _                       | 0x01                     | _                        | _                        | _                        | 0x01                     | _                        |  |  |
| PORT_IRQ3     | _                       | _                       | _                        | 0x01                     | _                        | _                        | _                        | 0x01                     |  |  |
| PORT_IRQ4     | _                       | _                       | _                        | _                        | 0x16                     | _                        | _                        | _                        |  |  |
| PORT_IRQ5     | _                       | _                       | _                        | _                        | _                        | 0x13                     | _                        | _                        |  |  |
| PORT_IRQ6     | _                       | _                       | _                        | _                        | _                        | _                        | 0x13                     | _                        |  |  |
| PORT_IRQ7     | _                       | _                       | _                        | _                        | _                        | _                        | _                        | 0x11                     |  |  |
| DTC_COMPLETE  | 0x02*1                  | _                       | _                        | _                        | 0x02*1                   | _                        | _                        | _                        |  |  |
| ICU_SNZCANCEL | 0x03*1                  | _                       | _                        | _                        | 0x03*1                   | _                        | _                        | _                        |  |  |
| FCU_FRDYI     | _                       | _                       | 0x02*1                   | _                        | _                        | _                        | 0x02*1                   | _                        |  |  |
| LVD_LVD1      | 0x04*1                  | _                       | _                        | _                        | 0x04*1                   | _                        | _                        | _                        |  |  |
| LVD_LVD2      | _                       | 0x02*1                  | _                        | <u> </u>                 | _                        | 0x02*1                   | _                        | _                        |  |  |
| SYSTEM_SNZREQ | _                       | _                       | _                        | 0x02*2                   | _                        | _                        | _                        | 0x02*2                   |  |  |
| AGT0_AGTI     | _                       | _                       | _                        | 0x11                     | _                        | _                        | _                        | _                        |  |  |
| AGT0_AGTCMAI  | 0x16                    | _                       | _                        | _                        | _                        | _                        | _                        | _                        |  |  |
| AGT0_AGTCMBI  | _                       | 0x13                    | _                        | _                        | _                        | _                        | _                        | _                        |  |  |
| AGT1_AGTI     | 0x05                    | _                       | _                        | _                        | 0x05                     | _                        | _                        | _                        |  |  |
| AGT1_AGTCMAI  | _                       | 0x03                    | _                        | _                        | _                        | 0x03                     | _                        | _                        |  |  |
| AGT1_AGTCMBI  | _                       | _                       | 0x03                     | _                        | _                        | _                        | 0x03                     | _                        |  |  |
| IWDT_NMIUNDF  | _                       | _                       | _                        | 0x03*1                   | _                        | _                        | _                        | 0x03*1                   |  |  |
| WDT_NMIUNDF   | 0x06*1                  | _                       | _                        | _                        | 0x06*1                   | _                        | _                        | _                        |  |  |
| ADC120_ADI    | 0x07                    | _                       | _                        | _                        | 0x07                     | _                        | _                        | _                        |  |  |
| ADC120_GBADI  | _                       | 0x05                    | _                        | _                        | _                        | 05                       | _                        | _                        |  |  |
| ADC120_CMPAI  | _                       | _                       | 0x05 <sup>*1</sup>       | _                        | _                        | _                        | 0x05 <sup>*1</sup>       | _                        |  |  |
| ADC120_CMPBI  | _                       | _                       | _                        | 0x05 <sup>*1</sup>       | _                        | _                        | _                        | 0x05 <sup>*1</sup>       |  |  |
| ADC120_WCMPM  | 0x08*2                  | _                       | _                        | _                        | 0x08*2                   | _                        | _                        | _                        |  |  |
| ADC120_WCMPUM | _                       | 0x06*2                  | _                        | _                        | _                        | 0x06*2                   | _                        | _                        |  |  |
| I3C_RESP      | _                       | 0x1E                    | _                        | _                        | _                        | 0x1E                     | _                        | _                        |  |  |
| I3C_CMD       | _                       | _                       | _                        | 0x1C                     | _                        | _                        | _                        | 0x1C                     |  |  |
| I3C_IBI       | _                       | _                       | 0x1E                     | 0x1E                     | _                        | _                        | _                        | _                        |  |  |

Table 12.7 Register setting for event (2 of 3)

|               | IELSRn.IELS[4:0]        |                         |                          |                          |                          |                          |                          |                          |  |  |
|---------------|-------------------------|-------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--|--|
| Name          | Group 0 (n = 0/8/16/24) | Group 1 (n = 1/9/17/25) | Group 2 (n = 2/10/18/26) | Group 3 (n = 3/11/19/27) | Group 4 (n = 4/12/20/28) | Group 5 (n = 5/13/21/29) | Group 6 (n = 6/14/22/30) | Group 7 (n = 7/15/23/31) |  |  |
| I3C_RCV       | _                       | _                       | _                        | 0x1F                     | _                        | 0x14                     | _                        | _                        |  |  |
| I3C_RX        | 0x0A                    | _                       | _                        | _                        | 0x0A                     | _                        | _                        | _                        |  |  |
| I3C_TX        | _                       | 0x08                    | _                        | _                        | _                        | 0x08                     | _                        | _                        |  |  |
| I3C_TEND      | _                       | _                       | 0x06 <sup>*1</sup>       | _                        | _                        | _                        | 0x06*1                   | _                        |  |  |
| I3C_EEI       | _                       | _                       | _                        | 0x06 <sup>*1</sup>       | _                        | _                        | _                        | 0x06*1                   |  |  |
| KEY_INTKR     | 0x18*1                  | _                       | _                        | _                        | _                        | _                        | _                        | _                        |  |  |
| DOC_DOPCI     | _                       | 0x0A*1                  | _                        | _                        | _                        | 0x0A*1                   | _                        | _                        |  |  |
| CAC_FERRI     | _                       | 0x0B*1                  | _                        | _                        | _                        | 0x0B*1                   | _                        | _                        |  |  |
| CAC_MENDI     | _                       | _                       | 0x08 <sup>*1</sup>       | _                        | _                        | _                        | 0x08 <sup>*1</sup>       | _                        |  |  |
| CAC_OVFI      | _                       | _                       | _                        | 0x08 <sup>*1</sup>       | _                        | _                        | _                        | 0x08*1                   |  |  |
| IOPORT_GROUP1 | _                       | 0x15                    | _                        | _                        | _                        | _                        | _                        | _                        |  |  |
| IOPORT_GROUP2 | _                       | _                       | 0x13                     | _                        | _                        | _                        | _                        | _                        |  |  |
| ELC_SWEVT0    | _                       | _                       | 0x0A                     | _                        | _                        | _                        | 0x0A                     | _                        |  |  |
| ELC_SWEVT1    |                         | _                       | _                        | 0x0A                     | _                        |                          | _                        | 0x0A                     |  |  |
| POEG_GROUP0   | _                       | _                       | 0x0B*1                   | _                        | _                        | _                        | 0x0B*1                   | _                        |  |  |
| POEG_GROUP1   | _                       | _                       | _                        | 0x0B*1                   | _                        | _                        | _                        | 0x0B*1                   |  |  |
| GPT4_CCMPA    | 0x1B                    | _                       | _                        | _                        | _                        | _                        | _                        | _                        |  |  |
| GPT4_CCMPB    | _                       | 0x18                    | _                        | _                        | _                        | _                        | _                        | _                        |  |  |
| GPT4_CMPC     | _                       | _                       | 0x15                     | _                        | _                        | _                        | _                        | _                        |  |  |
| GPT4_CMPD     | _                       | _                       | _                        | 0x13                     | _                        | _                        | _                        | _                        |  |  |
| GPT4_OVF      | _                       | _                       | _                        | _                        | _                        | _                        | 0x16                     | _                        |  |  |
| GPT4_UDF      | _                       | _                       | _                        | _                        | _                        | _                        | _                        | 0x13                     |  |  |
| GPT5_CCMPA    | _                       | _                       | _                        | _                        | 0x1A                     | _                        | _                        | _                        |  |  |
| GPT5_CCMPB    | _                       | _                       | _                        | _                        | _                        | 0x17                     | _                        | _                        |  |  |
| GPT5_CMPC     | _                       | _                       | _                        | _                        | _                        | _                        | 0x17                     | _                        |  |  |
| GPT5_CMPD     | _                       | _                       | _                        | _                        | _                        | _                        | _                        | 0x14                     |  |  |
| GPT5_OVF      | _                       | _                       | 0x16                     | _                        | _                        | _                        | _                        | _                        |  |  |
| GPT5_UDF      | _                       | _                       | _                        | 0x14                     | _                        | _                        | _                        | _                        |  |  |
| GPT6_CCMPA    | 0x1C                    | _                       | _                        | _                        | _                        | _                        | _                        | _                        |  |  |
| GPT6_CCMPB    | _                       | 0x19                    | _                        | _                        | _                        | _                        | _                        | _                        |  |  |
| GPT6_CMPC     | _                       | _                       | 0x17                     | _                        | _                        | _                        | _                        | _                        |  |  |
| GPT6_CMPD     | _                       | _                       | _                        | 0x15                     | _                        | _                        | _                        | _                        |  |  |
| GPT6_OVF      | _                       | _                       | _                        | _                        | _                        | _                        | 0x18                     | _                        |  |  |
| GPT6_UDF      | _                       | _                       | _                        | _                        | _                        | _                        | _                        | 0x15                     |  |  |
| GPT7_CCMPA    | _                       | _                       | _                        | _                        | 0x1B                     | _                        | _                        | _                        |  |  |
| GPT7_CCMPB    | _                       | _                       | _                        | _                        | _                        | 0x18                     | _                        | _                        |  |  |
| GPT7_CMPC     | _                       | _                       | _                        | _                        | _                        | _                        | 0x19                     | _                        |  |  |
| GPT7_CMPD     | _                       | _                       | _                        | _                        | _                        | _                        | _                        | 0x16                     |  |  |
| GPT7_OVF      | _                       | _                       | 0x18                     | _                        | _                        | _                        | _                        | _                        |  |  |

Table 12.7 Register setting for event (3 of 3)

|             | IELSRn.IELS             | IELSRn.IELS[4:0]        |                          |                          |                          |                          |                          |                          |  |  |  |
|-------------|-------------------------|-------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--|--|--|
| Name        | Group 0 (n = 0/8/16/24) | Group 1 (n = 1/9/17/25) | Group 2 (n = 2/10/18/26) | Group 3 (n = 3/11/19/27) | Group 4 (n = 4/12/20/28) | Group 5 (n = 5/13/21/29) | Group 6 (n = 6/14/22/30) | Group 7 (n = 7/15/23/31) |  |  |  |
| GPT7_UDF    | _                       | _                       | _                        | 0x16                     | _                        | _                        | _                        | _                        |  |  |  |
| GPT8_CCMPA  | 0x1D                    | _                       | _                        | _                        | _                        | _                        | _                        | _                        |  |  |  |
| GPT8_CCMPB  | _                       | 0x1A                    | _                        | _                        | _                        | _                        | _                        | _                        |  |  |  |
| GPT8_CMPC   | _                       | _                       | 0x19                     | _                        | _                        | _                        | _                        | _                        |  |  |  |
| GPT8_CMPD   | _                       | _                       | _                        | 0x17                     | _                        | _                        | _                        | _                        |  |  |  |
| GPT8_OVF    | _                       | _                       | _                        | _                        | _                        | _                        | 0x1A                     | _                        |  |  |  |
| GPT8_UDF    | _                       | _                       | _                        | _                        | _                        | _                        | _                        | 0x17                     |  |  |  |
| GPT9_CCMPA  | _                       | _                       | _                        | _                        | 0x1C                     | _                        | _                        | _                        |  |  |  |
| GPT9_CCMPB  | _                       | _                       | _                        | _                        | _                        | 0x19                     | _                        | _                        |  |  |  |
| GPT9_CMPC   | _                       | _                       | _                        | _                        | _                        | _                        | 0x1B                     | _                        |  |  |  |
| GPT9_CMPD   | _                       | _                       | _                        | _                        | _                        | _                        | _                        | 0x18                     |  |  |  |
| GPT9_OVF    | _                       | _                       | 0x1A                     | _                        | _                        | _                        | _                        | _                        |  |  |  |
| GPT9_UDF    | _                       | _                       | _                        | 0x18                     | _                        | _                        | _                        | _                        |  |  |  |
| GPT_UVWEDGE | 0x11*1                  | _                       | _                        | _                        | 0x11*1                   | _                        | _                        | _                        |  |  |  |
| SCI9_RXI    | _                       | _                       | _                        | _                        | 0x1E                     | _                        | _                        | _                        |  |  |  |
| SCI9_TXI    | _                       | _                       | _                        | _                        | _                        | 0x1C                     | _                        | _                        |  |  |  |
| SCI9_TEI    | _                       | _                       | _                        | _                        | _                        | _                        | 0x1E*1                   | _                        |  |  |  |
| SCI9_ERI    | _                       | _                       | _                        | _                        | _                        | _                        | _                        | 0x1A*1                   |  |  |  |
| SCI9_AM     | _                       | _                       | _                        | 0x1B*1                   | _                        | _                        | _                        | _                        |  |  |  |
| SPI0_SPRI   | 0x14                    | _                       | _                        | _                        | 0x14                     | _                        | _                        | _                        |  |  |  |
| SPI0_SPTI   | _                       | 0x11                    | _                        | _                        | _                        | 0x11                     | _                        | _                        |  |  |  |
| SPI0_SPII   | _                       | _                       | 0x10 <sup>*1</sup>       | _                        | _                        | _                        | 0x10*1                   | _                        |  |  |  |
| SPI0_SPEI   | _                       | _                       | _                        | 0x10 <sup>*1</sup>       | _                        | _                        | _                        | 0x10 <sup>*1</sup>       |  |  |  |
| SPI0_SPTEND | _                       | _                       | 0x11*1                   | _                        | _                        | _                        | 0x11 <sup>*1</sup>       | _                        |  |  |  |
| AES_WRREQ   | 0x15                    | _                       | _                        | _                        | 0x15                     | _                        | _                        | _                        |  |  |  |
| AES_RDREQ   | _                       | 0x12                    | _                        | _                        | _                        | 0x12                     | _                        | _                        |  |  |  |
| TRNG_RDREQ  | _                       | _                       | 0x12*1                   | _                        | _                        | _                        | 0x12*1                   | _                        |  |  |  |

Note 1. Use for CPU interrupt only. Note 2. Use for DTC interrupt only.

## 12.4 Interrupt Operation

The ICU performs the following functions:

- Detecting interrupts
- Enabling and disabling interrupts
- Selecting interrupt request destinations such as CPU interrupt, DTC activation.

## 12.4.1 Detecting Interrupts

The ICU selects an event source input from a peripheral function interrupt or an external pin interrupt with IELSRn.IELS [4:0].

The accepted interrupt source sets the IELSRn.IR to 1 and sends an interrupt request to the NVIC.

External pin interrupt requests are detected by either:



- Edges (falling edge, rising edge, or rising and falling edges)
- Level (low level) of the interrupt signal.

Set the IRQCRi.IRQMD[1:0] bits to select the detection mode for the IRQi pins. For interrupt sources associated with peripheral modules, see Table 12.3 and Table 12.4. Events must be accepted by the NVIC before an interrupt occurs and is accepted by the CPU.




Figure 12.2 Interrupt path of the ICU and CPU (NVIC)

## 12.5 Interrupt setting procedure

## 12.5.1 Enabling Interrupt Requests

The procedure for enabling an interrupt request is as follows:

- 1. Set the Interrupt Set-Enable register (NVIC\_ISER).
- 2. Set the IELSRn.IELS[4:0] bits as the interrupt source.
- 3. Specify the operation settings for the event source, such as snooze mode cancellation (SELSR0.SELS[7:0]), software standby mode cancellation (WUPEN register setting).

#### 12.5.2 Disabling Interrupt Requests

The procedure to disable the interrupt request is as follows:

- 1. Disable the operation settings for the event source, such as snooze mode cancellation (SELSR0.SELS[7:0]), software standby mode cancellation (WUPEN register setting).
- 2. Clear the interrupt source setting (IELSRn.IELS[4:0] = 0x00).
- 3. Clear the interrupt status flag (IELSRn.IR = 0).
- 4. Clear the interrupt Clear-Enable register (NVIC\_ICER) and interrupt Clear-Pending register (NVIC\_ICPR).

## 12.5.3 Polling for interrupts

The procedure for polling for interrupt requests is as follows:

- 1. Set the Interrupt Clear-Enable register (NVIC ICER).
- 2. Set the IELSRn.IELS[4:0] bits as the interrupt source.
- 3. Specify the operation settings for the event source, such as snooze mode cancellation (SELSR0.SELS[7:0]), software standby mode cancellation (WUPEN register setting).
- 4. Poll the interrupt Set-Pending register (NVIC\_ISPR).



## 12.5.4 Selecting Interrupt Request Destinations

The available destinations are fixed for each interrupt, as described in Table 12.3, Table 12.4 and Table 12.6.

The interrupt output destination, CPU, or DTC can be independently selected for each interrupt source.

Use an interrupt request destination setting that is indicated by a "✓" in the event list.

If the DTC is selected as the destination for requests from an IRQi pin, you must set the IRQCRi.IRQMD[1:0] bits for that interrupt to select edge detection.

#### 12.5.4.1 CPU interrupt request

When IELSRn.DTCE = 0, the event specified in the IELSRn register is output to the NVIC. Set the IELSRn.IELS[4:0] bits to the target event and set the IELSRn.DTCE bit to 0.

#### 12.5.4.2 DTC activation

When IELSRn.DTCE = 1, the event specified in the IELSRn register is output to the DTC. Use the following procedure:

- 1. Set the IELSRn.IELS[4:0] bits to the target event and set the IELSRn.DTCE bit to 1.
- 2. Set the DTC Module Start bit (DTCST.DTCST) to 1.

Table 12.8 shows operation when the DTC is the interrupt request destination.

Table 12.8 Operation when DTC becomes interrupt request destination

| Interrupt<br>request<br>destination | DISEL*1 | Remaining transfer operations | Operation per request        | IR*2  | Interrupt request destination after transfer   |
|-------------------------------------|---------|-------------------------------|------------------------------|---|--|
| DTC*3                               | 1       | ≠ 0                           | DTC transfer → CPU interrupt | Cleared on interrupt acceptance by the CPU                                | DTC  |
|                                     |         | = 0                           | DTC transfer → CPU interrupt | Cleared on interrupt acceptance by the CPU                                | CPU (IELSRn.DTCE bit is automatically cleared) |
|                                     | 0       | ≠ 0                           | DTC transfer                 | Cleared at the start of DTC data transfer after reading DTC transfer data | DTC  |
|                                     |         | = 0                           | DTC transfer → CPU interrupt | Cleared on interrupt acceptance by the CPU                                | CPU (IELSRn.DTCE bit is automatically cleared) |

- Note 1. DTC.MRB.DISEL bit controles the interrupt generates timing from DTC to CPU.
- Note 2. When the IELSRn.IR flag is 1, an interrupt request (DTC activation request) that occurs again is ignored.
- Note 3. For chain transfers, DTC transfer continues until the last chain transfer ends. The DISEL bit state and the remaining transfer count determine whether a CPU interrupt occurs, the IELSRn.IR flag clear timing, and the interrupt request destination after transfer. See Table 15.2 in section 15, Data Transfer Controller (DTC).

## 12.5.5 Digital Filter

A digital filter function is provided for the external interrupt request pins IRQi, (i = 0 to 7) and the NMI pin interrupt. It samples input signals on the filter PCLKB sampling clock and removes any signal with a pulse width less than 3 sampling cycles.

To use the digital filter for an IRQi pin:

- 1. Set the sampling clock cycle to PCLKB, PCLKB/8, PCLKB/32, or PCLKB/64 in the IRQCRi.FCLKSEL[1:0] bits (i = 0 to 7).
- 2. Set the IRQCRi.FLTEN bit (i = 0 to 7) to 1 (digital filter enabled).

To use the digital filter for an NMI pin:

- 1. Set the sampling clock cycle to PCLKB, PCLKB/8, PCLKB/32, or PCLKB/64 in the NMICR.NFCLKSEL[1:0] bits.
- 2. Set the NMICR.NFLTEN bit to 1 (digital filter enabled).

Figure 12.3 shows an example of digital filter operation.






Figure 12.3 Digital filter operation example

Before entering Software Standby mode, disable the digital filters by clearing the IRQCRi.FLTEN and NMICR.NFLTEN bits. The ICU clock stops in Software Standby mode.

On exiting Software Standby mode, the circuit detects the edge by comparing the state before standby to the state after standby release. If the input changes during Software Standby mode, an incorrect edge might be detected. The digital filters can be enabled again after exiting Software Standby mode.

## 12.5.6 External Pin Interrupts

To use external pin interrupts:

- 1. Configure I/O ports settings.
- 2. Clear the IRQCRi.FLTEN bit (i = 0 to 7) to 0 (digital filter disabled).
- 3. Set the IRQMD[1:0] bits of the given IRQCRi register (i = 0 to 7) to select the senses of detection.
- 4. Set the FCLKSEL[1:0] bits, and the FLTEN bit of the IRQCRi register.
- 5. Select the IRQ pin as follows:
  - If the IRQ pin is to be used for CPU interrupt requests, set the IELSRn.IELS[4:0] bits and the IELSRn.DTCE bit to 0.
  - If the IRQ pin is to be used for DTC activation, set the IELSRn.IELS[4:0] bits and the IELSRn.DTCE bit to 1.

## 12.6 Non-Maskable Interrupt Operation

The following sources can trigger a non-maskable interrupt:

- NMI pin interrupt
- WDT underflow/refresh error interrupt
- IWDT underflow/refresh error interrupt
- Voltage monitor 1 interrupt
- Voltage monitor 2 interrupt
- SRAM parity error interrupt
- Bus master MPU error interrupt
- Bus slave MPU error interrupt
- CPU stack pointer monitor interrupt



Non-maskable interrupts can only be used with the CPU, not to activate the DTC. Non-maskable interrupts take precedence over all other interrupts. The non-maskable interrupt states can be verified in the Non-Maskable Interrupt Status Register (NMISR). Confirm that all bits in the NMISR are 0 before returning from the NMI handler.

Non-maskable interrupts are disabled by default. To use non-maskable interrupts:

- 1. Clear the NMICR.NFLTEN bit to 0 (digital filter disabled).
- 2. Set the NMIMD bit, NFCLKSEL[1:0] bits, and NFLTEN bit of NMICR register.
- 3. Write 1 to the NMICLR.NMICLR bit to clear the NMISR.NMIST flag to 0.
- 4. Enable the non-maskable interrupt by writing 1 to the associated bit in the Non-Maskable Interrupt Enable Register (NMIER).

After 1 is written to the NMIER register, subsequent write access to the NMIEN bit in NMIER is ignored. An NMI cannot be disabled when enabled, except by a reset.

## 12.7 Return from Low Power Modes

Table 12.4 lists the interrupt sources that can be used to exit Sleep or Software Standby mode. For more information, see section 10, Low Power Modes.

## 12.7.1 Return from Sleep Mode

To return from Sleep mode in response to an interrupt:

## non-maskable interrupt

• Use the NMIER register to enable the target interrupt request.

#### maskable interrupt

- Select the CPU as the interrupt request destination.
- Enable the interrupt in the NVIC.

## 12.7.2 Return from Software Standby Mode

The ICU returns from Software Standby mode using a non-maskable interrupt or a maskable interrupt. For maskable interrupt of canceling source, see Table 12.4.

To return from Software Standby mode:

- 1. Select the interrupt source that enables return from Software Standby:
  - For non-maskable interrupts, use the NMIER register to enable the target interrupt request
  - For maskable interrupts, use the WUPEN register to enable the target interrupt request.
- 2. Select the CPU as the interrupt request destination
- 3. Enable the interrupt in the NVIC.

Interrupt requests through the IRQn pins that do not satisfy these conditions are not detected while the clock is stopped in Software Standby mode.

## 12.7.3 Return from Snooze Mode

The ICU can return to Normal mode from Snooze mode using the interrupts provided for this mode.

To return to Normal mode from Snooze mode:

- 1. Set the number of the required interrupt request in SELSR0.SELS[7:0]
- 2. Set the value 0x03 (ICU\_SNZCANCEL) in IELSRn.IELS[4:0] (n = one of following numbers: 0, 4, 8, 12, 16, 20, 24, and 28).
- 3. Select the CPU as the interrupt request destination.
- 4. Enable the interrupt in the NVIC.



Note: In Snooze mode, a clock is supplied to the ICU. If an event selected in IELSRn is detected, the CPU acknowledges the interrupt after returning to Normal mode from Software Standby mode.

## 12.8 Using the WFI Instruction with Non-Maskable Interrupts

Whenever a WFI instruction is executed, confirm that all status flags in the NMISR register are 0.

## 12.9 Reference

• ARM® Cortex®-M23 Processor Technical Reference Manual (ARM DDI 0550C)



RA2E2 User's Manual 13. Buses

## 13. Buses

## 13.1 Overview

Table 13.1 lists the bus specifications, Figure 13.1 shows the bus configuration, and Table 13.2 lists the addresses assigned for each bus.

Table 13.1 Bus specifications

| Bus type        |                           | Description  |  |  |
|-----------------|---------------------------|--|--|--|
| Main bus        | System bus (CPU)          | Connected to CPU     Connected to on-chip memory and internal peripheral bus   |  |  |
|                 | DMA bus                   | Connected to DTC     Connected to on-chip memory and internal peripheral bus   |  |  |
| Slave interface | Memory bus 1              | Connected to code flash memory   |  |  |
|                 | Memory bus 4              | Connected to SRAM0   |  |  |
|                 | Internal peripheral bus 1 | Connected to system control related to peripheral modules  |  |  |
|                 | Internal peripheral bus 3 | <ul> <li>Connected to peripheral modules (CAC, ELC, I/O Ports, POEG, WDT, IWDT, IIC/I3C, ADC12, DOC, GPT, SCI, SPI, and CRC)</li> <li>Connected to peripheral modules (KINT, AGT)</li> </ul> |  |  |
|                 | Internal peripheral bus 7 | Connected to peripheral modules (AES,TRNG)   |  |  |
|                 | Internal peripheral bus 9 | Connected to flash memory (in P/E (Programming/Erasure)), data flash memory and TSN  |  |  |




Figure 13.1 Bus configuration

Table 13.2 Addresses assigned for each bus (1 of 2)

|                            | , ,                       |                          |
|----------------------------|---------------------------|--------------------------|
| Address                    | Bus                       | Area                     |
| 0x0000_0000 to 0x01FF_FFFF | Memory bus 1              | Code flash memory        |
| 0x2000_4000 to 0x2000_5FFF | Memory bus 4              | SRAM0                    |
| 0x4000_0000 to 0x4001_8FFF | Internal peripheral bus 1 | Peripheral I/O registers |

RA2E2 User's Manual 13. Buses

Table 13.2 Addresses assigned for each bus (2 of 2)

| Address                    | Bus                       | Area   |
|----------------------------|---------------------------|--|
| 0x4001_9000 to 0x4001_9FFF | Memory bus 4              | MTB I/O registers                                |
| 0x4001_A000 to 0x4001_FFFF | Internal peripheral bus 1 | Peripheral I/O registers                         |
| 0x4004_0000 to 0x400B_FFFF | Internal peripheral bus 3 |  |
| 0x400C_0000 to 0x400D_FFFF | Internal peripheral bus 7 | Peripheral I/O registers(AES,TRNG)               |
| 0x4010_0000 to 0x407F_FFFF | Internal peripheral bus 9 | Flash memory (in P/E), data flash memory and TSN |

## 13.2 Description of Buses

#### 13.2.1 Main Buses

The main buses consist of the system bus and DMA bus. The system bus and DMA bus are connected to the following:

- Code flash memory
- SRAM0
- Data flash memory
- Internal peripheral bus

The system bus is used for instruction and data accesses to the CPU.

Different master and slave transfer combinations can proceed simultaneously. In addition, requests for bus access from masters other than the DTC are not accepted during reads of transfer control information for the DTC.

#### 13.2.2 Slave Interface

For connections from the main bus to the slave interfaces, see the slave interfaces in section 13.1. Overview.

Bus access from the system bus and DMA bus is arbitrated and has the following fixed priority order:

DMA bus > system bus

Different master and slave transfer combinations can proceed simultaneously.

## 13.2.3 Parallel Operations

Parallel operations are possible when different bus masters request access to different slave modules. Figure 13.2 shows an example of parallel operations. In this example, the CPU uses the instruction and operand buses for simultaneous access to the flash and SRAM, respectively. Additionally, the DTC simultaneously uses the DMA bus for access to a peripheral bus during access to the flash and SRAM by the CPU.




Figure 13.2 Example of parallel operations

## 13.2.4 Restriction on Endianness

Memory space must be little-endian to execute code on the Cortex<sup>®</sup>-M23 core.

RA2E2 User's Manual 13. Buses

#### 13.2.5 Restriction on Exclusive Access

The main bus does not support exclusive transfers and there is no global monitor in the MCU.


The main bus always deasserts the HEXOKAY signal (a signal in the AHB-Lite protocol) to the CPU. This means that a store exclusive instruction such as STREX instruction always gets a failed status. When an exclusive write operation is performed by the CPU, the main bus always writes the data successfully.

## 13.3 Register Descriptions

Value after reset:

## 13.3.1 BUSMCNTx : Master Bus Control Register x (x = SYS, DMA)

0



| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 14:0 | _      | These bits are read as 0. The write value should be 0.       | R/W |
| 15   | IERES  | re Error Responses   |     |
|      |        | O: A bus error is reported.  1: A bus error is not reported. |     |

0

Note: Changing reserved bits from the initial value of 0 is prohibited. Operation during the change is not guaranteed.

#### **IERES bit (Ignore Error Responses)**

0

0

The IERES bit specifies the enable or disable of an error response of the AHB-Lite protocol.

Table 13.3 lists the registers associated with each bus type.

Table 13.3 Associations between bus types and registers

| Bus type         | Master Bus Control Register | Bus Error Address Register | Bus Error Status Register |
|------------------|-----------------------------|----------------------------|---------------------------|
| System bus (CPU) | BUSMCNTSYS                  | BUS3ERRADD                 | BUS3ERRSTAT               |
| DMA bus          | BUSMCNTDMA                  | BUS4ERRADD                 | BUS4ERRSTAT               |

## 13.3.2 BUSnERRADD : Bus Error Address Register n (n = 3, 4)

Base address: BUS = 0x4000\_3000

Offset address: 0x1820 (n = 3) 0x1830 (n = 4)



 Bit
 Symbol
 Function
 R/W

 31:0
 BERAD[31:0]
 Bus Error Address
 R

When a bus error occurs, these bits store the error address.

Note: BUSnERRADD is only cleared by resets other than MPU-related resets. For more information, see section 5, Resets, and section 14, Memory Protection Unit (MPU).

Table 13.3 lists the registers associated with each bus type.


RA2E2 User's Manual 13. Buses

#### BERAD[31:0] bits (Bus Error Address)

The BERAD[31:0] bits store the accessed address when a bus error occurred. For more information, see the description of the ERRSTAT flag in section 13.3.3. BUSnERRSTAT: BUS Error Status Register n (n = 3, 4) and section 13.4. Bus Error Monitoring Section.

The value of the BUSnERRADD.BERAD[31:0] bits (n = 3, 4) is valid only when the BUSnERRSTAT.ERRSTAT flag (n = 3, 4) is set to 1.

## 13.3.3 BUSnERRSTAT : BUS Error Status Register n (n = 3, 4)



| Bit | Symbol  | Function   | R/W |
|-----|---------|--|-----|
| 0   | ACCSTAT | Error Access Status flag Access status when the error occurred:          | R   |
|     |         | 0: Read access 1: Write access   |     |
| 6:1 | _       | These bits are read as 0.  | R   |
| 7   | ERRSTAT | Bus Error Status flag  0: No bus error occurred.  1: Bus error occurred. | R   |

Note: BUSnERRSTAT is only cleared by resets other than MPU-related resets. For more information, see section 5, Resets, and section 14, Memory Protection Unit (MPU).

Table 13.3 lists the registers associated with each bus type.

#### **ACCSTAT flag (Error Access Status flag)**

The ACCSTAT flag indicates the access status, write or read access, when a bus error occurs. For more information, see the description of the BUSnERRSTAT.ERRSTAT flag and section 13.4. Bus Error Monitoring Section.

The value is valid only when the BUSnERRSTAT.ERRSTAT flag (n = 3, 4) is set to 1.

#### **ERRSTAT flag (Bus Error Status flag)**

The ERRSTAT flag indicates whether a bus error occurred. When a bus error occurs, the access address and status of write or read access are stored. The BUSnERRSTAT.ERRSTAT flag (n = 3, 4) is set to 1.

For more information on bus errors, see section 13.4. Bus Error Monitoring Section and section 14, Memory Protection Unit (MPU).

#### 13.4 Bus Error Monitoring Section

The monitoring system monitors each individual area, and whenever it detects an error, it returns the error to the requesting master IP using the AHB-Lite error response protocol.

#### 13.4.1 Error Type that Occurs by Bus

Three types of errors can occur on each bus:

- Illegal address access
- Bus master MPU error
- Bus slave MPU error

RA2E2 User's Manual 13. Buses

section 13.4.3. Conditions for issuing illegal Address Access Errors lists the address ranges where access leads to illegal address access errors. The reserved area in the slave does not trigger an illegal address access error.

For more information on bus master MPU and bus slave MPU, see section 14, Memory Protection Unit (MPU).

## 13.4.2 Operation when a Bus Error Occurs

When a bus error occurs, operation is not guaranteed and the error is returned to the requesting master IP. The bus error information occurred in each master is stored in the BUSnERRADD and BUSnERRSTAT registers. These registers must be cleared by reset only. For more information, see section 13.3.2. BUSnERRADD: Bus Error Address Register n (n = 3, 4) and section 13.3.3. BUSnERRSTAT: BUS Error Status Register n (n = 3, 4).

Note: DTC does not receive bus errors. If the DTC accesses the bus, the transfer continues.

## 13.4.3 Conditions for issuing illegal Address Access Errors

Table 13.4 lists the address spaces for each bus that issue illegal address access errors.

Table 13.4 Conditions leading to illegal address access errors

| Main buses                 |                           |                 |         |
|----------------------------|---------------------------|-----------------|---------|
| Address                    | Slave bus name            | System bus(CPU) | DMA bus |
| 0x0000_0000 to 0x01FF_FFFF | Memory bus 1              | _               | _       |
| 0x0200_0000 to 0x1FFF_FFF  | Reserved                  | E               | E       |
| 0x2000_0000 to 0x2000_7FFF | Memory bus 4              | _               | _       |
| 0x2000_8000 to 0x3FFF_FFF  | Reserved                  | E               | E       |
| 0x4000_0000 to 0x4001_8FFF | Internal peripheral bus 1 | _               | _       |
| 0x4001_9000 to 0x4001_9FFF | Memory bus 4              | _               | _       |
| 0x4001_A000 to 0x4001_FFFF | Internal peripheral bus 1 | _               | _       |
| 0x4002_0000 to 0x4003_FFFF | Reserved                  | E               | E       |
| 0x4004_0000 to 0x400B_FFFF | Internal peripheral bus 3 | _               | _       |
| 0x400C_0000 to 0x400D_FFFF | Internal peripheral bus 7 | _               | _       |
| 0x400E_0000 to 0x400F_FFFF | Reserved                  | E               | E       |
| 0x4010_0000 to 0x407F_FFFF | Internal peripheral bus 9 | _               | _       |
| 0x4080_0000 to 0xDFFF_FFF  | Reserved                  | E               | E       |
| 0xE000_0000 to 0xFFFF_FFF  | System for Cortex®-M23    | _               | E       |

Note: E indicates the path where an illegal address access error occurs.

— indicates the path where an illegal address access error does not occur.

Note: The bus module detects an access error resulting from access to reserved area, for example if no area is assigned for the slave. 0x0200\_0000 to 0x1FFF\_FFFF: Access error detection.

0x0000\_0000 to 0x01FF\_FFFF: Memory bus 1 no access error detection.

#### 13.5 References

- 1. ARM®v8-M Architecture Reference Manual (ARM DDI0553B.a)
- 2. ARM® Cortex®-M23 Processor User Guide (ARM DUI0963B)
- 3. ARM® AMBA® 5 AHB-Lite Protocol Specification (ARM IHI0033B.b)

## 14. Memory Protection Unit (MPU)

#### 14.1 Overview

The MCU has four Memory Protection Units (MPUs) and a CPU stack pointer monitor function are provided.

Table 14.1 lists the MPU specifications, and Table 14.2 shows the behavior on detection of each MPU error.

Table 14.1 MPU specifications

| Classification        | Module/Function           | Specifications  |
|-----------------------|---------------------------|---|
| Illegal memory access | Illegal address access    | <ul> <li>Arm CPU has a default memory map. If the CPU makes an illegal address access, a Hard Fault occurs</li> <li>The Arm MPU can change a default memory map.</li> </ul> |
|                       | CPU stack pointer monitor | 2 regions:  Main Stack Pointer (MSP) Process Stack Pointer (PSP).   |
| Memory protection     | Arm MPU                   | Memory protection function for the CPU:  • 8 MPU regions with sub regions and background region.  |
|                       | Bus master MPU            | Memory protection function for each bus master except for the CPU:  • Bus master MPU group A: 4 regions   |
|                       | Bus slave MPU             | Memory protection function for each bus slave   |
| Security              | Security MPU              | Protect accesses from non-secure programs to the following secure regions:  • 2 regions (PC)  • 4 regions (code flash, SRAM, 2 secure functions).                           |

Table 14.2 Behavior on MPU error detection

| MPU type                  | Notice method                   | Bus access at error detection   | Storing of error access information |
|---------------------------|---------------------------------|---|-------------------------------------|
| CPU stack pointer monitor | Reset or non-maskable interrupt | Don't care  | Not stored                          |
| Arm MPU                   | Hard fault                      | Does not correctly have write access     Does not correctly have read access.   | Not stored                          |
| Bus master MPU            | Reset or non-maskable interrupt | Write access to the protection region     Read access to the protection region. | Stored                              |
| Bus slave MPU             | Reset or non-maskable interrupt | Write access ignored     Read access is read as 0.                              | Stored                              |
| Security MPU              | Not notified                    | Does not correctly have write access     Does not correctly have read access.   | Not stored                          |

For information on error access for the Arm MPU, see section 14.8. References. For information on error access for other MPUs, see section 13.3. Register Descriptions and section 13.4. Bus Error Monitoring Section in section 13, Buses.

#### 14.2 CPU Stack Pointer Monitor

The CPU stack pointer monitor detects underflows and overflows of the stack pointer. Because the Arm CPU has two stack pointers, a Main Stack Pointer (MSP) and a Process Stack Pointer (PSP), it supports two CPU stack pointer monitors. If a stack pointer underflow or overflow is detected, the CPU stack pointer monitor generates a reset or a non-maskable interrupt. The CPU stack pointer monitor is enabled by setting the Stack Pointer Monitor Enable bits in the Stack Pointer Monitor Access Control Register (MSPMPUCTL, PSPMPUCTL) to 1.

Table 14.3 lists the specifications of the CPU stack pointer monitor. Figure 14.1 shows a CPU stack pointer monitor block diagram and Figure 14.2 shows the CPU stack pointer monitor register setting flow.

Table 14.3 CPU stack pointer monitor specifications (1 of 2)

| Parameter              | Description |
|------------------------|-------------|
| Region to be monitored | SRAM region |



## Table 14.3 CPU stack pointer monitor specifications (2 of 2)

| Parameter  | Description  |
|--|--|
| Number of regions  | 2 regions:  • Main Stack Pointer (MSP)  • Process Stack Pointer (PSP). |
| Address specification for individual regions                           | Specifying start and end addresses for individual regions              |
| Stack pointer monitor enable or disable setting for individual regions | Enabling or disabling stack pointer monitor for individual regions     |
| Operation on error detection   | Reset or non-maskable interrupts                                       |
| Register protection  | Prevents illegal writing to the CPU stack pointer monitor register     |




Figure 14.1 CPU stack pointer monitor block diagram




Figure 14.2 CPU stack pointer monitor register setting flow

## 14.2.1 Protecting the Registers

Registers related to the CPU stack pointer monitor can be protected with the associated PROTECT bit. For details, see section 14.2.3.7. MSPMPUPT, PSPMPUPT: Stack Pointer Monitor Protection Register.

#### 14.2.2 Overflow and Underflow Errors

The CPU stack pointer monitor generates an error if an overflow or underflow error is detected. Set the OAD bit to select whether the error is reported as a non-maskable interrupt or reset.

The non-maskable interrupt status is indicated in ICU.NMISR.SPEST. For details, see section 12, Interrupt Controller Unit (ICU). The reset status is indicated in SYSTEM.RSTSR1.SPERF. For details, see section 5, Resets.


When ICU.NMISR.SPEST indicates that a CPU stack pointer monitor interrupt occurred, check the ERROR flags in MSPMPUCTL and PSPMPUCTL registers to determine whether it is a main stack pointer monitor error or a process stack pointer monitor error.

A non-maskable interrupt is generated continuously while the stack pointer overflows or underflows. To clear the error, set the stack pointer within the specified region and then clear the non-maskable interrupt flag by setting the ICU.NMICLR.SPECLR bit to 1. Write 0 to clear the ERROR flags in the MSPMPUCTL and PSPMPUCTL registers.

## 14.2.3 Register Descriptions

Note: Bus access must be stopped before writing to MPU registers.

## 14.2.3.1 MSPMPUSA: Main Stack Pointer (MSP) Monitor Start Address Register



Value after reset:

| Bit  | Symbol         | Function   | R/W |
|------|----------------|--|-----|
| 31:0 | MSPMPUSA[31:0] | Region Start Address Address where the region starts, for use in region determination. The lower 2 bits should be 0. The value range is from 0x1FF0_0000 to 0x200F_FFFC, excluding reserved areas. | R/W |

The MSPMPUSA and MSPMPUEA registers specify the CPU stack region of SRAM (0x1FF0\_0000 to 0x200F\_FFFF, excluding reserved areas). For SRAM area to be covered, see section 4.1. Address Space.

#### 14.2.3.2 MSPMPUEA: Main Stack Pointer (MSP) Monitor End Address Register

 Base address:
 RMPU = 0x4000\_0000

 Offset address:
 0xD0C

 Bit position:
 31

 Bit field:
 MSPMPUEA[31:0]

| Bit  | Symbol         | Function  | R/W |
|------|----------------|---|-----|
| 31:0 | MSPMPUEA[31:0] | Region End Address Address where the region ends, for use in region determination. The lower 2 bits should be 1. The value range is from 0x1FF0_0003 to 0x200F_FFFF, excluding reserved areas. For SRAM area to be covered, see section 4.1. Address Space. | R/W |

## 14.2.3.3 PSPMPUSA: Process Stack Pointer (PSP) Monitor Start Address Register

| Bit  | Symbol         | Function   | R/W |
|------|----------------|--|-----|
| 31:0 | PSPMPUSA[31:0] | Region Start Address Address where the region starts, for use in region determination. The lower 2 bits should be 0. The value range is from 0x1FF0_0000 to 0x200F_FFFC, excluding reserved areas. | R/W |

The PSPMPUSA and PSPMPUEA registers specify the CPU stack region of SRAM (0x1FF0\_0000 to 0x200F\_FFFF, excluding reserved areas). For SRAM area to be covered, see section 4.1. Address Space.

#### 14.2.3.4 PSPMPUEA: Process Stack Pointer (PSP) Monitor End Address Register

Base address: RMPU = 0x4000\_0000

Offset address: 0xD1C

 Bit position:
 31
 0

 Bit field:
 PSPMPUEA[31:0]

| Bit  | Symbol         | Function  | R/W |
|------|----------------|---|-----|
| 31:0 | PSPMPUEA[31:0] | Region End Address Address where the region ends, for use in region determination. The lower 2 bits should be 1. The value range is from 0x1FF0_0003 to 0x200F_FFFF, excluding reserved areas. For SRAM area to be covered, see section 4.1. Address Space. | R/W |

#### 14.2.3.5 MSPMPUOAD, PSPMPUOAD: Stack Pointer Monitor Operation After Detection Register

Base address: RMPU = 0x4000 0000 Offset address: 0xD00 (MSPMPUOAD) 0xD10 (PSPMPUOAD)

| Bit position:      | 15 | 14 | 13 | 12  | 11    | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0   |  |
|--------------------|----|----|----|-----|-------|----|---|---|---|---|---|---|---|---|---|-----|--|
| Bit field:         |    |    |    | KEY | [7:0] |    |   |   | _ | _ | _ | _ | _ | _ | _ | OAD |  |
| Value after reset: | 0  | 0  | 0  | 0   | 0     | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |     |  |

| Bit  | Symbol   | Function  | R/W   |
|------|----------|---|-------|
| 0    | OAD      | Operation after Detection                                   | R/W   |
|      |          | 0: Non-maskable interrupt 1: Reset                          |       |
| 7:1  | _        | These bits are read as 0. The write value should be 0.      | R/W   |
| 15:8 | KEY[7:0] | Key Code These bits enable or disable writes to the OAD bit | R/W*1 |

Note 1. Write data is not retained.

## **OAD** bit (Operation after Detection)

The OAD bit selects either a reset or a non-maskable interrupt when a stack pointer underflow or overflow is detected by the CPU stack pointer monitor.

The main and the process stack pointer monitors each uses an OAD bit to determine which signal is generated when a stack pointer underflow or overflow is detected. Write 0xA5 in KEY[7:0] bits in halfword access simultaneously when setting the OAD bit.

## KEY[7:0] bits (Key Code)

The KEY[7:0] bits enable or disable writes to the OAD bit. When writing to the OAD bit, simultaneously write 0xA5 to KEY[7:0] bits. When values other than 0xA5 are written to the KEY[7:0] bits, the OAD bit is not updated. The KEY[7:0] bits are always read as 0x00.

#### MSPMPUCTL, PSPMPUCTL: Stack Pointer Monitor Access Control Register 14.2.3.6

Base address: RMPU = 0x4000\_0000 Offset address: 0xD04 (MSPMPUCTL)

0xD14 (PSPMPUCTL)

| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8         | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0          |
|--------------------|----|----|----|----|----|----|---|-----------|---|---|---|---|---|---|---|------------|
| Bit field:         | _  | _  | _  | _  | _  | _  | _ | ERRO<br>R | _ | _ | _ | _ | _ | _ | _ | ENAB<br>LE |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0/1*1     | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0          |

| Bit | Symbol | unction                              |  |  |  |
|-----|--------|--------------------------------------|--|--|--|
| 0   | ENABLE | ack Pointer Monitor Enable           |  |  |  |
|     |        | 0: Stack pointer monitor is disabled |  |  |  |
|     |        | 1: Stack pointer monitor is enabled  |  |  |  |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 7:1  | _      | These bits are read as 0. The write value should be 0.   | R/W |
| 8    | ERROR  | Stack Pointer Monitor Error Flag  0: Stack pointer has not overflowed or underflowed  1: Stack pointer has overflowed or underflowed | R/W |
| 15:9 | _      | These bits are read as 0. The write value should be 0.   | R/W |

Note 1. The initial value depends on the reset generation sources.

#### **ENABLE bit (Stack Pointer Monitor Enable)**

The ENABLE bit enables or disables the stack pointer monitor function, independently set for the main stack pointer monitor and the process stack pointer monitor.

When the MSPMPUCTL.ENABLE bit is set to 1, the following registers are available:

- MSPMPUSA
- MSPMPUEA
- MSPMPUOAD.

When the PSPMPUCTL.ENABLE bit is set to 1, the following registers are available:

- PSPMPUSA
- PSPMPUEA
- PSPMPUOAD.

#### **ERROR flag (Stack Pointer Monitor Error Flag)**

The ERROR flag indicates the status of the stack pointer monitor. Each stack pointer monitor has an independent ERROR flag.

[Setting condition]

• Overflow or underflow of the stack pointer.

[Clearing condition]


- 0 is written to this flag
- A reset other than the bus master MPU error reset, bus slave MPU error reset, and stack pointer error reset. (For the details of reset factors, see section 5, Resets.)

Note: Only 0 can be written to the ERROR flag.

## 14.2.3.7 MSPMPUPT, PSPMPUPT: Stack Pointer Monitor Protection Register

Base address: RMPU = 0x4000\_0000

Offset address: 0xD06 (MSPMPUPT)
0xD16 (PSPMPUPT)



| Bit  | Symbol   | Function   | R/W   |
|------|----------|--|-------|
| 0    | PROTECT  | Protection of Register   | R/W   |
|      |          | O: Stack pointer monitor register writes are permitted. 1: Stack pointer monitor register writes are protected. Reads are permitted. |       |
| 7:1  | _        | These bits are read as 0. The write value should be 0.   | R/W   |
| 15:8 | KEY[7:0] | Key Code These bits enable or disable writes to the PROTECT bit  | R/W*1 |

Note 1. Write data is not retained.

#### **PROTECT bit (Protection of Register)**

The PROTECT bit enables or disables writes to the associated registers to be protected, independently set for the main stack pointer monitor and the process stack pointer monitor.

MSPMPUPT.PROTECT controls the following main stack pointer protection registers:

- MSPMPUCTL
- MSPMPUSA
- MSPMPUEA.

PSPMPUPT.PROTECT controls the following process stack pointer protection registers:

- PSPMPUCTL
- PSPMPUSA
- PSPMPUEA.

When writing to the PROTECT bit, simultaneously write 0xA5 to the KEY[7:0] bits, using halfword access.

#### KEY[7:0] bits (Key Code)

The KEY[7:0] bits enable or disable writes to the PROTECT bit simultaneously. When writing to the PROTECT bit, write 0xA5 to KEY[7:0] bits. When values other than 0xA5 are written to the KEY[7:0] bits, the PROTECT bit is not updated. The KEY[7:0] bits are always read as 0.

#### 14.3 Arm MPU

The Arm MPU monitors the addresses accessed by the CPU across the entire address space (0x0000\_0000 to 0xFFFF FFFF) and provides support for:

- 8 protected regions
- Setting access permissions to protected region (Read, Write, Execution)
- Export of memory attributes to the system.

Arm MPU mismatches and permission violations invoke the programmable-priority MemManage fault (Hard Fault) handler. For details, see section 14.8. References.

#### 14.4 Bus Master MPU

The bus master MPU monitors the addresses accessed by the bus masters in the entire address space (0x0000\_0000 to 0xFFFF\_FFFF). The access control information, consisting of read and write permissions, can be independently set for up to 4 regions. The bus master MPU monitors access to each region based on these settings.

If access to a protected region is detected, the bus master MPU generates an internal reset or a non-maskable interrupt. For information on error access, see section 13.3. Register Descriptions and section 13.4. Bus Error Monitoring Section in section 13, Buses.

The access control information for each area consists of protected/not-protected to read or write.

Table 14.4 lists the specifications of the bus master MPU, and Figure 14.3 shows a block diagram.

Table 14.4 Bus master MPU specifications (1 of 2)

| Parameter   | Description   |
|---|---|
| Protected master groups   | Bus master MPU group A: DMA bus                         |
| Protected regions   | 0x0000_0000 to 0xFFFF_FFF                               |
| Number of regions   | Bus master MPU group A: 4 regions                       |
| Address specification for individual regions                          | Specifying start and end address for individual regions |
| Enable or disable setting for memory protection in individual regions | Enabling or disabling setting for the associated region |



Table 14.4 Bus master MPU specifications (2 of 2)

| Parameter                                      | Description                              |  |  |  |
|--|--|--|--|--|
| Access-control settings for individual regions | Permission for read and write            |  |  |  |
| Operation on error detection                   | Reset or non-maskable interrupts         |  |  |  |
| Register protection                            | Protecting registers from illegal writes |  |  |  |




Figure 14.3 MPU bus master block diagram

Figure 14.4 shows the MPU bus master MPU group A.




Figure 14.4 MPU bus master MPU group A

## 14.4.1 Register Descriptions

Note: Bus access must be stopped before writing to MPU registers.

## 14.4.1.1 MMPUSAn: Group A Region n Start Address Register (n = 0 to 3)

Base address: RMPU =  $0x4000\_0000$ Offset address:  $0x204 + (0x010 \times n)$ 




| Bit  | Symbol       | Function   | R/W |
|------|--------------|--|-----|
| 31:0 | MMPUSA[31:0] | Region Start Address Address where the region starts, for use in region determination. The lower 2 bits should be 0. | R/W |

## 14.4.1.2 MMPUEAn: Group A Region n End Address Register (n = 0 to 3)

Base address: RMPU = 0x4000\_0000


Offset address: 0x208 + 0x010 × n



| Bit  | Symbol       | Function   | R/W |
|------|--------------|--|-----|
| 31:0 | MMPUEA[31:0] | Region End Address Address where the region ends, for use in region determination. The lower 2 bits should be 1. | R/W |

## 14.4.1.3 MMPUACAn: Group A Region n access control register (n = 0 to 3)

Base address: RMPU =  $0x4000\_0000$ Offset address:  $0x200 + 0x010 \times n$ 



| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 0    | ENABLE | Region Enable  0: Group A region n disabled  1: Group A region n enabled | R/W |
| 1    | RP     | Read Protection  0: Read permission  1: Read protection                  | R/W |
| 2    | WP     | Write Protection  0: Write permission  1: Write protection               | R/W |
| 15:3 | _      | These bits are read as 0. The write value should be 0.                   | R/W |

The ENABLE, RP, and WP bits are individually configurable for each group A region n.

## **ENABLE bit (Region Enable)**

The ENABLE bit enables or disables group A region n.

When the ENABLE bit is set to 1, the RP bit and the WP bit can be set to permit or protect access to the region that is set in MMPUSAn and MMPUEAn. When the ENABLE bit is set to 0, no region is specified for group A region n access.

#### RP bit (Read Protection)

The RP bit enables or disables read protection for group A region n. The RP bit is available when the ENABLE bit is set to 1.

## WP bit (Write Protection)

The WP bit enables or disables write protection for group A region n. The WP bit is available when the ENABLE bit is set to 1.

Table 14.5 Function of region control circuit

| MMPUACAn.ENABLE | MMPUACAn.RP | MMPUACAn.WP | Access | Region  | Output of group A region n |
|-----------------|-------------|-------------|--------|---------|----------------------------|
| 0               | _           | _           | Read   | _       | Outside of region          |
|                 |             |             | Write  |         | Outside of region          |
| 1               | 0           | 0           | Read   | Inside  | Permitted region           |
|                 |             |             |        | Outside | Outside of region          |
|                 |             |             | Write  | Inside  | Permitted region           |
|                 |             |             |        | Outside | Outside of region          |
|                 | 0           | 1           | Read   | Inside  | Permitted region           |
|                 |             |             |        | Outside | Outside of region          |
|                 |             |             | Write  | Inside  | Protected region           |
|                 |             |             |        | Outside | Outside of region          |
|                 | 1           | 0           | Read   | Inside  | Protected region           |
|                 |             |             |        | Outside | Outside of region          |
|                 |             |             | Write  | Inside  | Permitted region           |
|                 |             |             |        | Outside | Outside of region          |
|                 | 1           | 1           | Read   | Inside  | Protected region           |
|                 |             |             |        | Outside | Outside of region          |
|                 |             |             | Write  | Inside  | Protected region           |
|                 |             |             |        | Outside | Outside of region          |

Note: n = 0 to 3

Table 14.6 Function of master control circuit

| MMPUCTLA.ENABLE | Output of group A region 0 unit | Output of group A region 1 unit | Output of group A region 2 to 3 unit | Function of group A |
|-----------------|---------------------------------|---------------------------------|--------------------------------------|---------------------|
| 1               | Protected region                | Don't care                      | Don't care                           | Generate error      |
| 1               | Don't care                      | Protected region                | Don't care                           | Generate error      |
| 1               | Don't care                      | Don't care                      | Protected region                     | Generate error      |
| 1               | Outside of region               | Outside of region               | Outside of region                    | Generate error      |
| Other case      |                                 |                                 |                                      | No error            |

A master MPU error occurs on the following conditions:

- MMPUCTLA.ENABLE = 1, and output of one or more region n units is to a protected region
- MMPUCTLA.ENABLE = 1, and output of all region n units is outside of region.


Other cases are handled as permitted regions.



## 14.4.1.4 MMPUCTLA: Bus Master MPU Control Register

Base address:  $RMPU = 0x4000\_0000$ 

Offset address: 0x000



| Bit  | Symbol   | Function  | R/W   |
|------|----------|---|-------|
| 0    | ENABLE   | Master Group Enable   | R/W   |
|      |          | Master group A disabled     Master group A enabled                      |       |
| 1    | OAD      | Operation After Detection   | R/W   |
|      |          | 0: Non-maskable interrupt 1: Reset                                      |       |
| 7:2  | _        | These bits are read as 0. The write value should be 0.                  | R/W   |
| 15:8 | KEY[7:0] | Key Code These bits enable or disable writes to the OAD and ENABLE bits | R/W*1 |

Note 1. Write data is not retained.

#### **ENABLE bit (Master Group Enable)**

The ENABLE bit enables or disables the bus master MPU function of master group A.

When this bit is set to 1, MMPUACAn is available. When this bit is set to 0, MMPUACAn is unavailable, including permission for all regions. When writing to the ENABLE bit simultaneously, write 0xA5 to the KEY[7:0] bits using halfword access.

#### OAD bit (Operation After Detection)

The OAD bit generates either a reset or non-maskable interrupt when access to the protected region is detected by the bus master MPU. When writing to the OAD bit simultaneously, write 0xA5 to the KEY[7:0] bits using halfword access.

#### KEY[7:0] bits (Key Code)

The KEY[7:0] bits enable or disable writes to the ENABLE and OAD bits. When writing to the ENABLE and OAD bits simultaneously, write 0xA5 to the KEY[7:0] bits. When other values are written to the KEY[7:0] bits, the ENABLE and the OAD bits are not updated. The KEY[7:0] bits are always read as 0x00.

#### 14.4.1.5 MMPUPTA: Group A Protection of Register

Base address:  $RMPU = 0x4000\_0000$ 

Offset address: 0x102



| Bit  | Symbol   | Function   | R/W   |
|------|----------|--|-------|
| 0    | PROTECT  | Protection of Register   | R/W   |
|      |          | <ul><li>0: All bus master MPU group A register writes are permitted.</li><li>1: All bus master MPU group A register writes are protected. Reads are permitted.</li></ul> |       |
| 7:1  | _        | These bits are read as 0. The write value should be 0.   | R/W   |
| 15:8 | KEY[7:0] | Key Code These bits enable or disable writes to the PROTECT bit  | R/W*1 |

Note 1. Write data is not retained.



#### PROTECT bit (Protection of Register)

The PROTECT bit enables or disables writes to the associated registers to be protected.

MMPUPTA.PROTECT controls the bus master MPU group A protection registers. The following registers are protected by MMPUPTA.PROTECT:

- MMPUSAn
- MMPUEAn
- MMPUACAn
- MMPUCTLA.

When the PROTECT bit is set simultaneously, write 0xA5 to the KEY[7:0] bits using halfword access.

#### KEY[7:0] bits (Key Code)

The KEY[7:0] bits enable or disable writes to the PROTECT bit. When writing to the PROTECT bit simultaneously, write 0xA5 to the KEY[7:0] bits. When other values are written to the KEY[7:0] bits, the PROTECT bit is not updated. The KEY[7:0] bits are always read as 0x00.

## 14.4.2 Operation

## 14.4.2.1 Memory protection

The bus master MPU monitors memory access using control settings made individually for the access control regions. If access to a protected region is detected, the bus master MPU generates a memory protection error.

The bus master MPU can be set for up to 4 protected regions. Protected regions include those with overlapping permitted and protected regions, and those with two overlapping permitted regions.

The bus master MPU has group A. The memory protection function checks the address of the bus for the master group and all master group accesses are protected. The bus master MPU sets the permission for all of the regions after reset. Setting MMPUCTLA.ENABLE to 1 protects all of the regions. Each region sets up a permitted region within the protected region. If access to the protected region is detected, the bus master MPU generates an error.

Figure 14.5 shows the use case of a bus master MPU.




Figure 14.5 Use case of bus master MPU

Figure 14.6 shows the access permission or protection by the overlapping bus master MPU regions.

Access control for the overlapping regions is as follows:

- The region is handled as a protected region when output of one or more region units is a protected region
- The region is handled as a protected region when output of all region units is outside of the regions

• Other cases are handled as permitted regions.




Figure 14.6 Access permission or protection by overlap of the bus master MPU regions

Figure 14.7 shows the register setting flow after reset. During this register setting, stop all bus masters except the CPU.




Figure 14.7 Register setting flow of bus master MPU after reset

Figure 14.8 shows the register setting flow for adding regions. During this register setting, stop all masters except the CPU.




Figure 14.8 Register setting flow for region addition

## 14.4.2.2 Protecting the registers

To protect the registers related to the bus master MPU, set the PROTECT bit in the MMPUPTA register.

## 14.4.2.3 Memory protection error

If access to a protected region is detected, the bus master MPU generates an error. Set the OAD bit to select whether the error is reported as a non-maskable interrupt or a reset.

The non-maskable interrupt status is indicated in ICU.NMISR.BUSMST. For details, see section 12, Interrupt Controller Unit (ICU). The reset status is indicated in SYSTEM.RSTSR1.BUSMRF. For details, see section 5, Resets.

#### 14.5 Bus Slave MPU

The bus slave MPU monitors access to the bus slave functions, such as flash memory or SRAM. The bus slave function can be accessed from two bus masters, the CPU, and the bus master MPU group A. The bus slave MPU has a separate protection register for each of the two bus masters, with individual access protection control. If access to a protected region is detected, the bus slave MPU generates a reset or a non-maskable interrupt, and store the bus error status, error access status, and bus error address in the I/O Registers. For details, see section 13.3. Register Descriptions and section 13.4. Bus Error Monitoring Section in section 13, Buses. The supported access control information for the individual regions consists of permission to read and write.

Table 14.7 lists the specifications of the bus slave MPU and Figure 14.9 shows a Bus slave MPU block diagram.

Table 14.7 Specifications of bus slave MPU

| Specifications   | Description                        |   |
|--|------------------------------------|---|
| Protected bus master                                       | Bus master MPU group A:            | DMA bus and System bus (CPU)  |
| Protected bus slave function                               | Memory bus 1:                      | Code flash memory   |
|  | Memory bus 4:                      | SRAM0   |
|  | Internal peripheral bus 1:         | Connected to peripheral modules related system control  |
|  | Internal peripheral bus 3:         | Connected to peripheral modules (CAC, ELC, I/O Ports, POEG, WDT, IWDT, IIC/I3C, ADC12, DOC, GPT, SCI, SPI, CRC,KINT, AGT, and MSTP) |
|  | Internal peripheral bus 7:         | Connected to peripheral modules (AES and TRNG)  |
|  | Internal peripheral bus 9:         | Connected to flash memory(in P/E), data flash and TSN.  |
| Access-control information settings for individual regions | Permission to read and write       |   |
| Operation on error detection                               | Reset or non-maskable interrupt    |   |
| Protection of register                                     | Register can be protected from ill | legal writes  |

The bus slave MPU is located on each bus slave side and controls the permission or protection of access from each bus master to each bus slave.




Figure 14.9 Bus slave MPU block diagram

## 14.5.1 Register Descriptions

Note: Bus access must be stopped before writing to MPU registers.

## 14.5.1.1 SMPUMBIU: Access Control Register for Memory Bus 1

Base address: RMPU = 0x4000\_0000 Offset address: 0xC10 Bit position: 15 14 13 12 11 10 8 3 WPGR **RPGR** Bit field: PA PA Value after reset: 0 0

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 1:0  | _      | These bits are read as 0. The write value should be 0.   | R/W |
| 2    | RPGRPA | Master MPU Group A Read Protection  0: Memory protection read for master MPU group A disabled  1: Memory protection read for master MPU group A enabled    | R/W |
| 3    | WPGRPA | Master MPU Group A Write Protection  0: Memory protection write for master MPU group A disabled  1: Memory protection write for master MPU group A enabled | R/W |
| 15:4 | _      | These bits are read as 0. The write value should be 0.   | R/W |

#### RPGRPA bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A reads on memory bus 1.


#### WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A writes on memory bus 1.

## 14.5.1.2 SMPUSRAM0 : Access Control Register for Memory Bus 4

Base address: RMPU = 0x4000\_0000

Offset address: 0xC18



| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 0    | RPCPU  | CPU Read Protection  | R/W |
|      |        | <ul><li>0: Memory protection for CPU read disabled</li><li>1: Memory protection for CPU read enabled</li></ul>                                 |     |
| 1    | WPCPU  | CPU Write Protection   | R/W |
|      |        | <ul><li>0: Memory protection for CPU write disabled</li><li>1: Memory protection for CPU write enabled</li></ul>                               |     |
| 2    | RPGRPA | Master MPU Group A Read Protection   | R/W |
|      |        | <ul><li>0: Memory protection for master MPU group A read disabled</li><li>1: Memory protection for master MPU group A read enabled</li></ul>   |     |
| 3    | WPGRPA | Master MPU Group A Write Protection  | R/W |
|      |        | <ul><li>0: Memory protection for master MPU group A write disabled</li><li>1: Memory protection for master MPU group A write enabled</li></ul> |     |
| 15:4 | _      | These bits are read as 0. The write value should be 0.   | R/W |

#### **RPCPU bit (CPU Read Protection)**

The RPCPU bit enables or disables memory protection for CPU reads on memory bus 4.

#### **WPCPU** bit (CPU Write Protection)

The WPCPU bit enables or disables memory protection for CPU writes on memory bus 4.

## RPGRPA bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A reads on memory bus 4.


#### WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A writes on memory bus 4.

## 14.5.1.3 SMPUP0BIU: Access Control Register for Internal Peripheral Bus 1

Base address: RMPU = 0x4000\_0000

Offset address: 0xC20



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | RPCPU  | CPU Read Protection  | R/W |
|     |        | Memory protection for CPU read disabled     Memory protection for CPU read enabled   |     |
| 1   | WPCPU  | CPU Write Protection   | R/W |
|     |        | Memory protection for CPU write disabled     Memory protection for CPU write enabled |     |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 2    | RPGRPA | Master MPU Group A Read Protection                         | R/W |
|      |        | Memory protection for master MPU group A read disabled     |     |
|      |        | Memory protection for master MPU group A read enabled      |     |
| 3    | WPGRPA | Master MPU Group A Write Protection                        | R/W |
|      |        | 0: Memory protection for master MPU group A write disabled |     |
|      |        | Memory protection for master MPU group A write enabled     |     |
| 15:4 | _      | These bits are read as 0. The write value should be 0.     | R/W |

#### **RPCPU bit (CPU Read Protection)**

The RPCPU bit enables or disables memory protection for CPU reads on internal peripheral bus 1.

#### **WPCPU bit (CPU Write Protection)**

The WPCPU bit enables or disables memory protection for CPU writes on internal peripheral bus 1.

#### **RPGRPA** bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A reads on internal peripheral bus 1.

#### WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A writes on internal peripheral bus 1.

## 14.5.1.4 SMPUP2BIU: Access Control Register for Internal Peripheral Bus 3

Base address: RMPU = 0x4000\_0000 Offset address: 0xC24 Bit position: 15 14 13 12 11 10 WPGR **RPGR** WPCP **RPCP** Bit field: U U Value after reset:

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 0    | RPCPU  | CPU Read Protection  | R/W |
|      |        | 0: Memory protection for CPU read disabled                 |     |
|      |        | 1: Memory protection for CPU read enabled                  |     |
| 1    | WPCPU  | CPU Write Protection                                       | R/W |
|      |        | 0: Memory protection for CPU write disabled                |     |
|      |        | 1: Memory protection for CPU write enabled                 |     |
| 2    | RPGRPA | Master MPU Group A Read Protection                         | R/W |
|      |        | 0: Memory protection for master MPU group A read disabled  |     |
|      |        | Memory protection for master MPU group A read enabled      |     |
| 3    | WPGRPA | Master MPU Group A Write Protection                        | R/W |
|      |        | 0: Memory protection for master MPU group A write disabled |     |
|      |        | 1: Memory protection for master MPU group A write enabled  |     |
| 15:4 | _      | These bits are read as 0. The write value should be 0.     | R/W |

#### **RPCPU bit (CPU Read Protection)**

The RPCPU bit enables or disables memory protection for CPU reads on internal peripheral bus 3.

## WPCPU bit (CPU Write Protection)

The WPCPU bit enables or disables memory protection for CPU writes on internal peripheral bus 3.

#### RPGRPA bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A reads on internal peripheral bus 3.




#### WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A writes on internal peripheral bus 3.

## 14.5.1.5 SMPUP6BIU: Access Control Register for Internal Peripheral Bus 7

Base address: RMPU = 0x4000\_0000

Offset address: 0xC28



| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 0    | RPCPU  | CPU Read Protection  | R/W |
|      |        | CPU read of memory protection disabled     CPU read of memory protection enabled   |     |
| 1    | WPCPU  | CPU Write Protection   | R/W |
|      |        | CPU write of memory protection disabled     CPU write of memory protection enabled   |     |
| 2    | RPGRPA | Master MPU Group A Read Protection   | R/W |
|      |        | <ul><li>0: Master MPU group A read of memory protection disabled</li><li>1: Master MPU group A read of memory protection enabled</li></ul>   |     |
| 3    | WPGRPA | Master MPU Group A Write Protection  | R/W |
|      |        | <ul><li>0: Master MPU group A write of memory protection disabled</li><li>1: Master MPU group A write of memory protection enabled</li></ul> |     |
| 15:4 | -      | These bits are read as 0. The write value should be 0.   | R/W |

#### **RPCPU bit (CPU Read Protection)**

The RPCPU bit enables or disables memory protection for CPU read on internal peripheral bus 7.

#### **WPCPU** bit (CPU Write Protection)

The WPCPU bit enables or disables memory protection for CPU write on internal peripheral bus 7.

## **RPGRPA** bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A read on internal peripheral bus 7.

## WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A write on internal peripheral bus 7.

## 14.5.1.6 SMPUFBIU: Access Control Register for Internal Peripheral Bus 9

Base address:  $RMPU = 0x4000\_0000$ 

Offset address: 0xC14



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | RPCPU  | CPU Read Protection  | R/W |
|     |        | Memory protection for CPU read disabled     Memory protection for CPU read enabled |     |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 1    | WPCPU  | CPU Write Protection   | R/W |
|      |        | Memory protection for CPU write disabled     Memory protection for CPU write enabled   |     |
| 2    | RPGRPA | Master MPU Group A Read Protection   | R/W |
|      |        | <ul><li>0: Memory protection for master MPU group A read disabled</li><li>1: Memory protection for master MPU group A read enabled</li></ul>   |     |
| 3    | WPGRPA | Master MPU Group A Write Protection  | R/W |
|      |        | <ul><li>0: Memory protection for master MPU group A write disabled</li><li>1: Memory protection for master MPU group A write enabled</li></ul> |     |
| 15:4 | _      | These bits are read as 0. The write value should be 0.   | R/W |

#### **RPCPU bit (CPU Read Protection)**

The RPCPU bit enables or disables memory protection for CPU reads on internal peripheral bus 9.

#### WPCPU bit (CPU Write Protection)

The WPCPU bit enables or disables memory protection for CPU writes on internal peripheral bus 9.

#### **RPGRPA** bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A reads on internal peripheral bus 9.

#### WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A writes on internal peripheral bus 9.

## 14.5.1.7 SMPUCTL: Slave MPU Control Register

Base address: RMPU = 0x4000\_0000 Offset address: 0xC00 Bit position: 15 14 12 11 1 0 **PROT** Bit field: KEY[7:0] OAD ECT Value after reset: 0 0 0 0 0 0 0 0

| Bit  | Symbol   | Function   | R/W   |
|------|----------|--|-------|
| 0    | OAD      | Operation After Detection  | R/W   |
|      |          | 0: Non-maskable interrupt 1: Reset   |       |
| 1    | PROTECT  | Protection of Register   | R/W   |
|      |          | <ul><li>0: All bus slave register writes are permitted</li><li>1: All bus slave register writes are protected. Reads are permitted</li></ul> |       |
| 7:2  | _        | These bits are read as 0. The write value should be 0.   | R/W   |
| 15:8 | KEY[7:0] | Key Code These bits enable or disable writes to the OAD and PROTECT bits   | R/W*1 |

Note 1. Write data is not retained.

#### OAD bit (Operation After Detection)

The OAD bit generates either a reset or non-maskable interrupt when access to the protected region is detected by the bus slave MPU. When the OAD bit is set simultaneously, write 0xA5 to the KEY[7:0] bits using halfword access.

#### PROTECT bit (Protection of Register)

The PROTECT bit enables or disables writes to the associated registers to be protected. SMPUCTL.PROTECT controls the following registers:

- SMPUMBIU
- SMPUFBIU



- SMPUSRAM0
- SMPUP0BIU
- SMPUP2BIU
- SMPUP6BIU.

When the PROTECT bit is set, write 0xA5 to the KEY[7:0] bits simultaneously using halfword access.

#### KEY[7:0] bits (Key Code)

The KEY[7:0] bits enable or disable writes to the OAD and PROTECT bits. When writing to the OAD and PROTECT bits simultaneously, write 0xA5 to the KEY[7:0] bits. When other values are written, the OAD and the PROTECT bits are not updated. The KEY[7:0] bits are always read as 0x00.

#### 14.5.2 Functions

## 14.5.2.1 Memory protection

The bus slave MPU monitoring uses access control information that is set for the individual access control registers, whether or not access by the bus slaves violates the access control settings. If access to the protected region is detected, the bus slave MPU generates a memory protection error.

The bus slave MPU is enabled by writing 1 to the Write Protect (WPCPU or WPGRPA) bit or the Read Protect (RPCPU or RPGRPA) bit in the access control registers (SMPUMBIU, SMPUFBIU, SMPUSRAMO, SMPUP0BIU, SMPUP2BIU, and SMPUP6BIU).

## 14.5.2.2 Protecting the registers

Registers related to the bus slave MPU can be protected with the PROTECT bit in the SMPUCTL register.

## 14.5.2.3 Memory protection error

If access to a protected region is detected, the bus slave MPU generates a memory protection error. Set the OAD bit to select whether the error is reported as a non-maskable interrupt or reset.

The non-maskable interrupt status is indicated in ICU.NMISR.BUSSST. For details, see section 12, Interrupt Controller Unit (ICU). The reset status is indicated in SYSTEM.RSTSR1.BUSSRF. For details, see section 5, Resets.

#### 14.6 Security MPU

The MCU incorporates a security MPU with four secure regions that include the code flash, SRAM, and two security functions. The secure regions can be protected from non-secure program accesses. A non-secure program cannot access a protected region.

Table 14.8 lists the specifications of the security MPU and Figure 14.10 shows a block diagram.

Table 14.8 Security MPU specifications

| Specifications  | Description  |
|---|--|
| Secure regions  | Code flash, SRAM, two security functions               |
| Protected regions   | 0x0000_0000 to 0xFFFF_FFFF                             |
| Number of regions   | Program Counter = 2 regions Data Access = 4 regions    |
| Address specification for individual regions                          | Setting the address where regions start and end        |
| Enable or disable setting for memory protection in individual regions | Settings enabled or disabled for the associated region |





Figure 14.10 Security MPU block diagram

## 14.6.1 Register Descriptions (Option-Setting Memory)

All security MPU registers are option-setting memory. Option-setting memory refers to a set of registers that are available for selecting the state of the microcontroller after a reset. The option-setting memory is allocated in the code flash.

# 14.6.1.1 SECMPUPCSn : Security MPU Program Counter Start Address Register n (n = 0, 1)



Note 1. The address of these registers will be changed when the boot swap is set.

| Bit  | Symbol          | Function   | R/W |
|------|-----------------|--|-----|
| 31:0 | SECMPUPCS[31:0] | Region Start Address Address where the region starts, for use in region determination. The value range is from 0x0000_0000 to 0x000F_FFFC or 0x1FF0_0000 to 0x200F_FFFC, excluding reserved areas. The lower 2 bits are read as 0. When programming to the code flash, the lower 2 bits write value should be 0. | R/W |

The SECMPUPCSn and SECMPUPCEn registers specify the security fetch region of the code flash memory (0x0000\_0000 to 0x000F\_FFFF, not including the reserved areas) or SRAM (0x1FF0\_0000 to 0x200F\_FFFF, not including the reserved areas).

The secure program is executed in the memory space defined by the SECMPUPCSn and SECMPUPCEn registers and can access the secure data specified in the SECMPUSm and SECMPUEm registers (m = 0 to 3).

## 14.6.1.2 SECMPUPCEn : Security MPU Program Counter End Address Register n (n = 0, 1)

Note 1. The address of these registers will be changed when the boot swap is set.

| Bit  | Symbol          | Function   | R/W |
|------|-----------------|--|-----|
| 31:0 | SECMPUPCE[31:0] | Region End Address Address where the region ends, for use in region determination. The value range is from 0x0000_0003 to 0x000F_FFFF or 0x1FF0_0003 to 0x200F_FFFF, excluding reserved areas. The lower 2 bits are read as 1. When programming to the code flash, the lower 2 bits write value should be 1. | R/W |

## 14.6.1.3 SECMPUS0 : Security MPU Region 0 Start Address Register

 Address:
 0x0000\_0418/0x0000\_2418\*1

 Bit position:
 31
 23
 0

 Bit field:
 0
 0
 0
 0
 0

 Value after reset:
 0
 0
 0
 0
 0
 0
 0
 The value set by user

Note 1. The address of these registers will be changed when the boot swap is set.

| Bit   | Symbol        | Function   | R/W |
|-------|---------------|--|-----|
| 23:0  | SECMPUS[23:0] | Region Start Address Address where the region starts, for use in region determination. The value range is from 0x0000_0000 to 0x000F_FFFC, excluding reserved areas. The lower 2 bits are read as 0. When programming to the code flash, the lower 2 bits write value should be 0. | R/W |
| 31:24 | _             | These bits are read as 0. When programming to the code flash, the write value should be 0.   | R/W |


The SECMPUS0 and SECMPUE0 registers specify the security program and data of the code flash memory  $(0x0000\_0000 \text{ to } 0x000F\_FFFF$ , not including the reserved areas). The memory space defined in the SECMPUS0 and SECMPUE0 registers can only be accessed from the secure program set up in the SECMPUPCSn and SECMPUPCEn registers (n = 0, 1). Setting of the vector table area is prohibited.

## 14.6.1.4 SECMPUE0 : Security MPU Region 0 End Address Register

Note 1. The address of these registers will be changed when the boot swap is set.

| Bit   | Symbol        | Function   | R/W |
|-------|---------------|--|-----|
| 23:0  | SECMPUE[23:0] | Region End Address Address where the region ends, for use in region determination. The value range is from 0x0000_0003 to 0x000F_FFFF, excluding reserved areas. The lower 2 bits are read as 1. When programming to the code flash, the lower 2 bits write value should be 1. | R/W |
| 31:24 | _             | These bits are read as 0. When programming to the code flash, the write value should be 0.   | R/W |

## 14.6.1.5 SECMPUS1 : Security MPU Region 1 Start Address Register



Note 1. The address of these registers will be changed when the boot swap is set.


| Bit  | Symbol        | Function   | R/W |
|------|---------------|--|-----|
| 31:0 | SECMPUS[31:0] | Region Start Address Address where the region starts, for use in region determination. The value range is from 0x1FF0_0000 to 0x200F_FFFC, excluding reserved areas. The lower 2 bits are read as 0. When programming to the code flash, the lower 2 bits write value should be 0. | R/W |

The SECMPUS1 and SECMPUE1 registers specify the security program and data of the SRAM (0x1FF0\_0000 to 0x200F\_FFFF, excluding reserved areas).

The memory space defined in the SECMPUS1 and SECMPUE1 registers can only be accessed from the secure program set up in the SECMPUPCSn and SECMPUPCEn registers (n = 0, 1).

Setting of the stack area and the vector table are prohibited.


#### 14.6.1.6 SECMPUE1: Security MPU Region 1 End Address Register



Note 1. The address of these registers will be changed when the boot swap is set.

| Bit  | Symbol        | Function   | R/W |
|------|---------------|--|-----|
| 31:0 | SECMPUE[31:0] | Region End Address Address where the region ends, for use in region determination. The value range is from 0x1FF0_0003 to 0x200F_FFFF, excluding reserved areas. The lower 2 bits are read as 1. When programming to the code flash, the lower 2 bits write value should be 1. | R/W |

## 14.6.1.7 SECMPUS2 : Security MPU Region 2 Start Address Register



Note 1. The address of these registers will be changed when the boot swap is set.



| Bit  | Symbol        | Function  | R/W |
|------|---------------|---|-----|
| 31:0 | SECMPUS[31:0] | Region Start Address Address where the region starts, for use in region determination. The value range is from 0x400C_0000 to 0x400D_FFFC and 0x4010_0000 to 0x407F_FFFC. The lower 2 bits are read as 0. When programming to the code flash, the lower 2 bits write value should be 0. | R/W |

The SECMPUS2 and SECMPUE2 registers specify the secure region of the security function (0x400C\_0000 to 0x400D\_FFFF and 0x4010\_0000 to 0x407F\_FFFF). The memory space defined in the SECMPUS2 and SECMPUE2 registers can only be accessed from the secure program set up in the SECMPUPCSn and SECMPUPCEn registers (n = 0, 1).

## 14.6.1.8 SECMPUE2: Security MPU Region 2 End Address Register

 Address:
 0x0000\_042C/0x0000\_242C\*1

 Bit position:
 31
 0

 Bit field:
 SECMPUE[31:0]

 Value after reset:
 The value set by user

Note 1. The address of these registers will be changed when the boot swap is set.

| Bit  | Symbol        | Function   | R/W |
|------|---------------|--|-----|
| 31:0 | SECMPUE[31:0] | Region End Address Address that determines where the region ends. The value range is from 0x400C_0003 to 0x400D_FFFF and 0x4010_0003 to 0x407F_FFFF. The lower 2 bits are read as 1. When programming to the code flash, the lower 2 bits write value should be 1. | R/W |

## 14.6.1.9 SECMPUS3: Security MPU Region 3 Start Address Register

 Address:
 0x0000\_0430/0x0000\_2430\*1

 Bit position:
 31
 0

 Bit field:
 SECMPUS[31:0]

 Value after reset:
 The value set by user

Note 1. The address of these registers will be changed when the boot swap is set.

| Bit  | Symbol        | Function  | R/W |
|------|---------------|---|-----|
| 31:0 | SECMPUS[31:0] | Region Start Address Address where the region starts, for use in region determination. The value range is from 0x400C_0000 to 0x400D_FFFC and 0x4010_0000 to 0x407F_FFFC. The lower 2 bits are read as 0. When programming to the code flash, the lower 2 bits write value should be 0. | R/W |

The SECMPUS3 and SECMPUE3 registers specify the secure region of the security function  $(0x400C\_0000 \text{ to } 0x400D\_FFFF)$  and  $0x4010\_0000 \text{ to } 0x407F\_FFF)$ . The memory space defined in the SECMPUS3 and SECMPUE3 registers can only be accessed from the secure program set up in the SECMPUPCSn and SECMPUPCEn registers (n = 0, 1).

### 14.6.1.10 SECMPUE3 : Security MPU Region 3 End Address Register

 Address:
 0x0000\_0434/0x0000\_2434\*1

 Bit position:
 31
 0

 Bit field:
 SECMPUE[31:0]


 Value after reset:
 The value set by user

Note 1. The address of these registers will be changed when the boot swap is set.



| Bit  | Symbol        | Function  | R/W |
|------|---------------|---|-----|
| 31:0 | SECMPUE[31:0] | Region End Address Address where the region ends, for use in region determination. The value range is from 0x400C_0003 to 0x400D_FFFF and 0x4010_0003 to 0x407F_FFFF. The lower 2 bits are read as 1. When programming to the code flash, the lower 2 bits write value should be 1. | R/W |

## 14.6.1.11 SECMPUAC : Security MPU Access Control Register



Note 1. The address of these registers will be changed when the boot swap is set.

| Bit   | Symbol | Function   | R/W |
|-------|--------|--|-----|
| 0     | DIS0   | Region 0 Disable   | R/W |
|       |        | Security MPU region 0 enabled     Security MPU region 0 disabled                             |     |
| 1     | DIS1   | Region 1 Disable   | R/W |
|       |        | Security MPU region 1 enabled     Security MPU region 1 disabled                             |     |
| 2     | DIS2   | Region 2 Disable   | R/W |
|       |        | <ul><li>0: Security MPU region 2 enabled</li><li>1: Security MPU region 2 disabled</li></ul> |     |
| 3     | DIS3   | Region 3 Disable   | R/W |
|       |        | <ul><li>0: Security MPU region 3 enabled</li><li>1: Security MPU region 3 disabled</li></ul> |     |
| 7:4   | _      | These bits are read as 1. When programming to the code flash, the write value should be 1.   | R/W |
| 8     | DISPC0 | PC Region 0 Disable  | R/W |
|       |        | Security MPU PC region 0 enabled     Security MPU PC region 0 disabled                       |     |
| 9     | DISPC1 | PC Region 1 Disable  | R/W |
|       |        | Security MPU PC region 1 enabled     Security MPU PC region 1 disabled                       |     |
| 15:10 | _      | These bits are read as 1. When programming to the code flash, the write value should be 1.   | R/W |
| 31:16 |        | These bits are read as 1. When programming to the code flash, the write value should be 1.   | R/W |

Note: When flash memory is erased, the settings of the security MPU is disabled.

Note: To enable or disable the security MPU, see section 14.6.2. Memory Protection.

#### DIS0 bit (Region 0 Disable)

The DISO bit enables or disables the security MPU region 0. If security MPU region 0 is enabled, the code flash memory region within the limits set up by SECMPUSO and SECMPUEO is secure data.

## DIS1 bit (Region 1 Disable)

The DIS1 bit enables or disables the security MPU region 1. If security MPU region 1 is enabled, the SRAM region within the limits set up by SECMPUS1 and SECMPUE1 is secure data.

#### DIS2 bit (Region 2 Disable)

The DIS2 bit enables or disables the security MPU region 2. If security MPU region 2 is enabled, the data of the security function region within the limits set up by SECMPUS2 and SECMPUE2 is secure data.

#### DIS3 bit (Region 3 Disable)

The DIS3 bit enables or disables the security MPU region 3. If security MPU region 3 is enabled, the data of the security function region within the limits set up by SECMPUS3 and SECMPUE3 is secure data.

#### **DISPC0** bit (PC Region 0 Disable)

The DISPC0 bit enables or disables the security MPU PC region 0. If security MPU PC region 0 is enabled, the code flash memory or the SRAM region within the limits set up by SECMPUPCS0 and SECMPUPCE0 contains a secure program.

#### **DISPC1** bit (PC Region 1 Disable)

The DISPC1 bit enables or disables the security MPU PC region 1. If security MPU PC region 1 is enabled, the code flash memory or the SRAM region within the limits set up by SECMPUPCS1 and SECMPUPCE1 contains a secure program.

## 14.6.2 Memory Protection

The security MPU protects the secured regions (the code flash memory, the SRAM, and the security functions) from being accessed by non-secure programs. If access to a protected region is detected, the access becomes invalid.

When the security MPU is enabled, DISPC0 or DISPC1 in the Security MPU Access Control Register (SECMPUAC) and DIS0, DIS1, DIS2, or DIS3 in the Security MPU Access Control Register (SECMPUAC) must be set to 0.

When the security MPU is disabled, all bits in DISPC0, DISPC1, DIS0, DIS1, DIS2, and DIS3 in the Security MPU Access Control Register (SECMPUAC) must be set to 1.

Other settings in the Security MPU Access Control Register (SECMPUAC) are prohibited.

The security MPU provides access protection in the following conditions:

- Secure data is accessed from a non-secure program
- Secure data is accessed from other than the CPU (DTC)
- Secure data is accessed from the debugger.

Secure data is accessible only from a secure program.

#### Note: Secure program:

Code flash or SRAM region within the limits set up by SECMPUPCS0 and SECMPUPCE0. Code flash or SRAM region within the limits set up by SECMPUPCS1 and SECMPUPCE1.

#### Non-secure program:

All regions without the secure program.

#### Secure data:

Code flash region within the limits set up by SECMPUS0 and SECMPUE0.

SRAM region within the limits set up by SECMPUS1 and SECMPUE1.

Security Function region within the limits set up by SECMPUS2 and SECMPUE2.

Security Function region within the limits set up by SECMPUS3 and SECMPUE3.




Figure 14.11 Use case of security MPU

## 14.7 Usage Notes

## 14.7.1 Notes on the Use of a Debugger

The memory cannot be debugged if the security MPU is enabled. Disable the security MPU when debug a program, OCD debug only valid when SECMPUAC register is 0xFFFF FFFF.

#### 14.8 References

- 1. ARM®v8-M Architecture Reference Manual (ARM DDI 0553B.a)
- 2. ARM® Cortex®-M23 Processor Technical Reference Manual (ARM DDI 0550C)
- 3. ARM® Cortex®-M23 Processor User Guide (ARM DUI 0963B)

## 15. Data Transfer Controller (DTC)

## 15.1 Overview

A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request.

Table 15.1 lists the DTC specifications and Figure 15.1 shows DTC block diagram.

Table 15.1 DTC specifications

| Parameter            | Description   |
|----------------------|---|
| Transfer modes       | <ul> <li>Normal transfer mode         A single activation leads to a single data transfer.</li> <li>Repeat transfer mode         A single activation leads to a single data transfer.         The transfer address returns to the start address after the number of data transfers reaches the specified repeat size.         The maximum number of repeat transfers is 256 and the maximum data transfer size is 256 × 32 bits (1024 bytes)</li> <li>Block transfer mode         A single activation leads to a transfer of a single block.         The maximum block size is 256 × 32 bits = 1024 bytes.</li> </ul> |
| Transfer channel     | <ul> <li>Channel transfer can be associated with the interrupt source (transferred by a DTC activation request from the ICU)</li> <li>Multiple data units can be transferred on a single activation source (chain transfer)</li> <li>Chain transfers are selectable to either execute when the counter is 0, or always execute.</li> </ul>  |
| Transfer space       | 4 GB area from 0x0000_0000 to 0xFFFF_FFFF, excluding reserved areas   |
| Data transfer units  | <ul> <li>Single data unit: 1 byte (8 bits), 1 halfword (16 bits), 1 word (32 bits)</li> <li>Single block size: 1 to 256 data units.</li> </ul>  |
| CPU interrupt source | <ul> <li>An interrupt request can be generated to the CPU on a DTC activation interrupt</li> <li>An interrupt request can be generated to the CPU after a single data transfer</li> <li>An interrupt request can be generated to the CPU after a data transfer of a specified volume.</li> </ul>  |
| Event link function  | An event link request is generated after one data transfer (for block, after one block transfer)  |
| Read skip            | Read of transfer information can be skipped   |
| Write-back skip      | When the transfer source or destination address is specified as fixed, a write-back of transfer information can be skipped  |
| Module-stop function | Module-stop state can be set to reduce power consumption  |





Figure 15.1 DTC block diagram

See section 12.1. Overview in section 12, Interrupt Controller Unit (ICU) for the connections between the DTC and NVIC in the CPU.

#### 15.2 Register Descriptions

MRA, MRB, SAR, DAR, CRA, and CRB are all DTC internal registers that cannot be directly accessed from the CPU. Values to be set in these DTC internal registers are placed in the SRAM area as transfer information. When an activation request is generated, the DTC reads the transfer information from the SRAM area and sets it in its internal registers. After the data transfer ends, the internal register contents are written back to the SRAM area as transfer information.

#### 15.2.1 MRA: DTC Mode Register A



| Bit | Symbol  | Function   | R/W |
|-----|---------|--|-----|
| 1:0 | _       | The read values are undefined. The write value should be 0.  | _   |
| 3:2 | SM[1:0] | Transfer Source Address Addressing Mode  0 0: Address in the SAR register is fixed (write-back to SAR is skipped.)  0 1: Address in the SAR register is fixed (write-back to SAR is skipped.)  1 0: SAR value is incremented after data transfer:  +1 when SZ[1:0] = 00b  +2 when SZ[1:0] = 10b  1 1: SAR value is decremented after data transfer:  -1 when SZ[1:0] = 00b  -2 when SZ[1:0] = 01b  -4 when SZ[1:0] = 10b | _   |
| 5:4 | SZ[1:0] | DTC Data Transfer Size  0 0: Byte (8-bit) transfer 0 1: Halfword (16-bit) transfer 1 0: Word (32-bit) transfer 1 1: Setting prohibited   | _   |
| 7:6 | MD[1:0] | DTC Transfer Mode Select  0 0: Normal transfer mode 0 1: Repeat transfer mode 1 0: Block transfer mode 1 1: Setting prohibited   | _   |

The MRA register cannot be accessed directly from the CPU, however the CPU can access the SRAM area (transfer information (n) start address + 0x03) and DTC transfers it automatically to and from the MRA register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

## 15.2.2 MRB : DTC Mode Register B

Base address: DTCVBR

Offset address: 0x02 + 0x4 × Vector number

(Inaccessible directly from the CPU. See section 15.3.1. Allocating Transfer Information and DTC Vector Table)

| Bit position:      | 7    | 6    | 5     | 4   | 3   | 2    | 1 | 0 |
|--------------------|------|------|-------|-----|-----|------|---|---|
| Bit field:         | CHNE | CHNS | DISEL | DTS | DM[ | 1:0] | _ | _ |
| Value after reset: | х    | х    | х     | х   | х   | Х    | х | х |

| Bit | Symbol  | Function   | R/W |
|-----|---------|--|-----|
| 1:0 | _       | The read values are undefined. The write value should be 0.  | _   |
| 3:2 | DM[1:0] | Transfer Destination Address Addressing Mode  0 0: Address in the DAR register is fixed (write-back to DAR is skipped) 0 1: Address in the DAR register is fixed (write-back to DAR is skipped) 1 0: DAR value is incremented after data transfer: +1 when MRA.SZ[1:0] = 00b +2 when SZ[1:0] = 01b +4 when SZ[1:0] = 10b  1 1: DAR value is decremented after data transfer: -1 when MRA.SZ[1:0] = 00b -2 when SZ[1:0] = 01b -4 when SZ[1:0] = 10b | _   |
| 4   | DTS     | DTC Transfer Mode Select  0: Select transfer destination as repeat or block area.  1: Select transfer source as repeat or block area.  | _   |
| 5   | DISEL   | DTC Interrupt Select  0: Generate an interrupt request to the CPU when specified data transfer is complete.  1: Generate an interrupt request to the CPU each time DTC data transfer is performed.   | _   |

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 6   | CHNS   | DTC Chain Transfer Select  0: Chain transfer is continuous.  1: Chain transfer occurs only when the transfer counter changes from 1 to 0 or 1 to CRAH. | _   |
| 7   | CHNE   | DTC Chain Transfer Enable  0: Chain transfer is disabled.  1: Chain transfer is enabled.   | _   |

The MRB register cannot be accessed directly from the CPU, however the CPU can access the SRAM area (transfer information (n) start address + 0x02) and DTC transfers it automatically to and from the MRB register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

#### DM[1:0] bits (Transfer Destination Address Addressing Mode)

The DM[1:0] bits are to fix the address of the DAR register or specify increment / decrement of the DAR register after transfer.

#### **DTS bit (DTC Transfer Mode Select)**

The DTS bit specifies whether the transfer source or destination is the repeat or block area in repeat or block transfer mode.

#### **DISEL bit (DTC Interrupt Select)**

The DISEL bit specifies the condition for generating an interrupt request to the CPU.

#### **CHNS bit (DTC Chain Transfer Select)**

The CHNS bit selects the chain transfer condition. When CHNE is 0, the CHNS setting is ignored. For details on the conditions for chain transfer, see Table 15.3.

When the next transfer is chain transfer, completion of the specified number of transfers is not determined, the activation source flag is not cleared, and an interrupt request to the CPU is not generated.

#### CHNE bit (DTC Chain Transfer Enable)

The CHNE bit enables chain transfer. The chain transfer condition is selected by the CHNS bit. For details on chain transfer, see section 15.4.6. Chain Transfer.

#### 15.2.3 SAR : DTC Transfer Source Register



The SAR sets the transfer source start address and cannot be accessed directly from the CPU. However, the CPU can access the SRAM area (transfer information (n) start address + 0x04) and DTC transfers it automatically to and from the SAR register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

Misalignment is prohibited for DTC transfers. Bit[0] must be 0 when MRA.SZ[1:0] = 01b, and bit[1] and bit[0] must be 0 when MRA.SZ[1:0] = 10b.

# 15.2.4 DAR: DTC Transfer Destination Register

The DAR sets the transfer destination start address and cannot be accessed directly from the CPU. However, the CPU can access the SRAM area (transfer information (n) start address + 0x08) and DTC transfers it automatically to and from the DAR register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

Misalignment is prohibited for DTC transfers. Bit[0] must be 0 when MRA.SZ[1:0] = 01b, and bit[1] and bit[0] must be 0 when MRA.SZ[1:0] = 10b.

# 15.2.5 CRA: DTC Transfer Count Register A

| Base address:      | DTCVBI | ₹  |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------------------|--------|--|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Offset address:    |        | x0E + 0x4 × Vector number naccessible directly from the CPU. See section 15.3.1. Allocating Transfer Information and DTC Vector Table) |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Bit position:      | 15     | 14   | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Bit field:         |        |  |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Value after reset: | х      | х  | х  | х  | х  | х  | х | х | х | х | х | х | х | х | Х |   |

| Bit  | Symbol | nction  |   |  |  |
|------|--------|---|---|--|--|
| 7:0  | CRAL   | ansfer Counter A Lower Register ecify the transfer count.     |   |  |  |
| 15:8 | CRAH   | Transfer Counter A Upper Register Specify the transfer count. | _ |  |  |

Note: The function depends on the transfer mode.

Note: Set CRAH and CRAL to the same value in repeat transfer mode and block transfer mode.

The CRA register consists of 16 bits. CRAL is the lower 8 bits and CRAH is the upper 8 bits. CRA is used in normal mode.

CRAL and CRAH are used in repeat transfer mode and block transfer mode.

The CRA register cannot be accessed directly from the CPU. However, the CPU can access the SRAM area (transfer information (n) start address + 0x0E) and DTC transfers it automatically to and from the CRA register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

#### (1) Normal transfer mode (MRA.MD[1:0] = 00b)

In normal transfer mode, CRA functions as a 16-bit transfer counter. The transfer count is 1, 65535, and 65536 when the set value is 0x0001, 0xFFFF, and 0x0000, respectively. The CRA value is decremented (-1) on each data transfer.

### (2) Repeat transfer mode (MRA.MD[1:0] = 01b)


In repeat transfer mode, the CRAH register holds the transfer count and the CRAL register functions as an 8-bit transfer counter. The transfer count is 1, 255, and 256 when the set value is 0x01, 0xFF, and 0x00, respectively. The CRAL value is decremented (-1) on each data transfer. When it reaches 0x00, the CRAH value is transferred to CRAL.

# (3) Block transfer mode (MRA.MD[1:0] = 10b)

In block transfer mode, the CRAH register holds the block size and the CRAL register functions as an 8-bit block size counter. The transfer count is 1, 255, and 256 when the set value is 0x01, 0xFF, and 0x00, respectively. The CRAL value is decremented (-1) on each data transfer. When it reaches 0x00, the CRAH value is transferred to CRAL.




# 15.2.6 CRB: DTC Transfer Count Register B



The CRB sets the block transfer count for block transfer mode. The transfer count is 1, 65535, and 65536 when the set value is 0x0001, 0xFFFF, and 0x0000, respectively. The CRB value is decremented (-1) when the final data of a single block size is transferred. When normal transfer mode or repeat transfer mode is selected, this register is not used, and the set value is ignored.

The CRB cannot be accessed directly from the CPU. However, the CPU can access the SRAM area (transfer information (n) start address + 0x0C) and DTC transfers it automatically to and from the CRB register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

# 15.2.7 DTCCR : DTC Control Register




| Bit | Symbol | Function  |     |  |  |
|-----|--------|---|-----|--|--|
| 2:0 | _      | hese bits are read as 0. The write value should be 0.   |     |  |  |
| 3   | _      | his bit is read as 1. The write value should be 1.  |     |  |  |
| 4   | RRS    | DTC Transfer Information Read Skip Enable   | R/W |  |  |
|     |        | Transfer information read is not skipped     Transfer information read is skipped when vector numbers match |     |  |  |
| 7:5 | _      | These bits are read as 0. The write value should be 0.  |     |  |  |

# RRS bit (DTC Transfer Information Read Skip Enable)

The RRS bit enables skipping of transfer information reads when vector numbers match. The DTC vector number is compared with the vector number in the previous activation process. When these vector numbers match and the RRS bit is set to 1, DTC data transfer is performed without reading the transfer information. However, when the previous transfer is a chain transfer, the transfer information is read regardless of the RRS bit.

When the transfer counter (CRA register) becomes 0 during the previous normal transfer and when the transfer counter (CRB register) becomes 0 during the previous block transfer, the transfer information is read regardless of the RRS bit value.

# 15.2.8 DTCVBR : DTC Vector Base Register



| Bit  | Symbol | Function  |     |
|------|--------|---|-----|
| 31:0 | n/a    | DTC Vector Base Address Set the DTC vector base address. The lower 10 bits should be 0. | R/W |

The DTCVBR sets the base address for calculating the DTC vector table address, which can be set in the range of 0x0000 0000 to 0xFFFF FFFF (4 GB) in 1-KB units.

# 15.2.9 DTCST: DTC Module Start Register

| Bit | Symbol | unction  |     |
|-----|--------|--|-----|
| 0   | DTCST  | TC Module Start  |     |
|     |        | O: DTC module stopped.  1: DTC module started.         |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0. | R/W |

# **DTCST bit (DTC Module Start)**

Set the DTCST bit to 1 to enable the DTC to accept transfer requests. When this bit is set to 0, transfer requests are no longer accepted. If this bit is set to 0 during a data transfer, the accepted transfer request is active until processing completes.

DTCST must be set to 0 before transitioning to one of the following state or mode:


- Module-stop state
- Software Standby mode without Snooze mode transition

For details on these transitions, see section 15.9. Low Power Consumption Function and section 10, Low Power Modes.

# 15.2.10 DTCSTS : DTC Status Register

Base address: DTC =  $0x4000\_5400$ 

Offset address: 0x0E



| Bit  | Symbol    | Function  |   |
|------|-----------|---|---|
| 7:0  | VECN[7:0] | DTC-Activating Vector Number Monitoring These bits indicate the vector number for the activation source when a DTC transfer is in progress. The value is only valid if a DTC transfer is in progress (ACT flag is 1). |   |
| 14:8 | _         | These bits are read as 0.   |   |
| 15   | ACT       | DTC Active Flag  0: DTC transfer operation is not in progress.  1: DTC transfer operation is in progress.   | R |

### VECN[7:0] bits (DTC-Activating Vector Number Monitoring)

While transfer by the DTC is in progress, the VECN[7:0] bits indicate the vector number associated with the activation source for the transfer. The value read from the VECN[7:0] bits is valid if the ACT flag is 1, indicating a DTC transfer in progress, and invalid if the ACT flag is 0, indicating no DTC transfer is in progress.

## **ACT flag (DTC Active Flag)**

The ACT flag indicates the state of the DTC transfer operation.

[Setting condition]

• When the DTC is activated by a transfer request.

[Clearing condition]

• When transfer by the DTC, in response to a transfer request, is complete.

#### 15.3 Activation Sources

The DTC is activated by an interrupt request. Setting the ICU.IELSRn.DTCE bit to 1 enables activation of the DTC by the associated interrupt. The selector output n number set in ICU.IELSRn is defined as the interrupt vector number, where n = 0 to 31. For an enabled interrupt, the specific DTC interrupt source associated with each interrupt vector number n is selected in ICU.IELSRn.IELS[4:0] where n = 0 to 31, as listed in section 12.3.2. Event Number in section 12, Interrupt Controller Unit (ICU). For activation by software, see section 16.2.2. ELSEGRn: Event Link Software Event Generation Register n (n = 0, 1).

The interrupt vector number is equivalent to the DTC vector table number. After the DTC accepted an activation request, it does not accept another activation request until the transfer for that single request is complete, regardless of the priority of the requests. When multiple activation requests are generated during a DTC transfer, the highest priority request is accepted on completion of the transfer. When multiple activation requests are generated while the DTC Module Start bit (DTCST.DTCST) is 0, the DTC accepts the highest priority request when DTCST.DTCST is subsequently set to 1. The smaller interrupt vector number has higher priority.

The DTC performs the following operations at the start of a single data transfer or for a chain transfer, after the last of the consecutive transfers:

- On completion of a specified round of data transfer, the ICU.IELSRn.DTCE bit is set to 0, and an interrupt request is sent to the CPU.
- If the MRB.DISEL bit is 1, an interrupt request is sent to the CPU on completion of a data transfer.
- For other transfers, the ICU.IELSRn.IR flag of the activation source is set to 0 at the start of the data transfer.

# 15.3.1 Allocating Transfer Information and DTC Vector Table

The DTC reads the start address of the transfer information associated with each activation source from the vector table and reads the transfer information starting at that address.

The vector table must be located so that the lower 10 bits of the base address (start address) are 0. Use the DTC Vector Base Register (DTCVBR) to set the base address of the DTC vector table. Transfer information is allocated in the SRAM area. In the SRAM area, the start address of the transfer information n with vector number n must be 4n added to the base address in the vector table.

Figure 15.2 shows the relationship between the DTC vector table and transfer information. Figure 15.3 shows the allocation of transfer information in the SRAM area.




Figure 15.2 DTC vector table and transfer information




Figure 15.3 Allocation of transfer information in the SRAM area

# 15.4 Operation

The DTC transfers data according to the transfer information. Storage of the transfer information in the SRAM area is required before a DTC operation. When the DTC is activated, it reads the DTC vector associated with the vector number. The DTC reads the transfer information from the transfer information store address referenced by the DTC vector and transfers the data. After the data transfer, the DTC writes back the transfer information. Storing the transfer information in the SRAM area allows data transfer of any number of channels.

The transfer modes include:

- Normal transfer mode
- Repeat transfer mode
- Block transfer mode.

The DTC specifies a transfer source address in the SAR register and a transfer destination address in the DAR register. The values of these registers are incremented, decremented, or address-fixed independently after the data transfer.

Table 15.2 describes the DTC transfer modes.

Table 15.2 DTC transfer modes

| Transfer mode          | Data size transferred on single transfer request  | Increment or decrement of memory address                  | Settable transfer count |
|------------------------|---|---|-------------------------|
| Normal transfer mode   | 1 byte (8 bit), 1 halfword (16 bit), 1 word (32 bit)  | Incremented or decremented by 1, 2, or 4 or address-fixed | 1 to 65536              |
| Repeat transfer mode*1 | 1 byte (8 bit), 1 halfword (16 bit), 1 word (32 bit)  | Incremented or decremented by 1, 2, or 4 or address-fixed | 1 to 256*3              |
| Block transfer mode*2  | Block size specified in CRAH (1 to 256 bytes, 1 to 256 halfwords (2 to 512 bytes), or 1 to 256 words (4 to 1024 bytes)) | Incremented or decremented by 1, 2, or 4 or address-fixed | 1 to 65536              |

- Note 1. Set the transfer source or transfer destination as the repeat area.
- Note 2. Set the transfer source or transfer destination as the block area.
- Note 3. After a data transfer of the specified count, the initial state is restored and operation restarts.

Setting the MRB.CHNE bit to 1 allows multiple transfers or chain transfer on a single activation source. It also enables a chain transfer when the specified data transfer is complete.

Figure 15.4 shows the operation flow of the DTC. Table 15.3 lists the chain transfer conditions. The combination of control information for the second and subsequent transfers are omitted in this table.




Figure 15.4 DTC operation flow

**Table 15.3** Chain transfer conditions

| First transfer |             |              |                       | Second      | transfer*3  |              |                       |  |  |
|----------------|-------------|--------------|-----------------------|-------------|-------------|--------------|-----------------------|--|--|
| CHNE<br>bit    | CHNS<br>bit | DISEL<br>bit | Transfer counter*1 *2 | CHNE<br>bit | CHNS<br>bit | DISEL<br>bit | Transfer counter*1 *2 | DTC transfer   |  |
| 0              |             | 0            | Other than (1 → 0)    | _           | _           |              | _                     | Ends after the first transfer  |  |
| 0              | _           | 0            | (1 → 0)               | _           | _           | _            | _                     | Ends after the first   |  |
| 0              | _           | 1            | _                     | _           | _           | _            | _                     | transfer with an interrupt request to the CPU                            |  |
| 1              | 0           |              | _                     | 0           | _           | 0            | Other than (1 → 0)    | Ends after the second transfer   |  |
|                |             |              |                       | 0           | _           | 0            | (1 → 0)               | Ends after the second  |  |
|                |             |              |                       | 0           | _           | 1            | _                     | transfer with an interrupt request to the CPU                            |  |
| 1              | 1           | 0            | Other than (1 → *)    | _           |             | _            | _                     | Ends after the first transfer  |  |
| 1              | 1           | _            | (1 → *)               | 0           | _           | 0            | Other than (1 → 0)    | Ends after the second transfer   |  |
|                |             |              |                       | 0           | _           | 0            | (1 → 0)               | Ends after the second  |  |
|                |             |              |                       | 0           | _           | 1            | _                     | transfer with an interrupt request to the CPU                            |  |
| 1              | 1           | 1            | Other than (1 → *)    | _           | _           | _            | _                     | Ends after the first<br>transfer with an interrupt<br>request to the CPU |  |

Note 1. The transfer counter used depends on the transfer modes as follows:

Normal transfer mode — CRA register Repeat transfer mode — CRAL register

Block transfer mode — CRB register

Note 2. On completion of a data transfer, the counters operate as follows:

 $1 \rightarrow 0$  in normal and block transfer modes

1 → CRAH in repeat transfer mode

 $(1 \rightarrow *)$  in the table indicates both of these two operations, depending on the mode.

Note 3. Chain transfer can be selected for the second or subsequent transfers. The conditions for the combination of the second transfer and CHNE = 1 is omitted.

#### 15.4.1 Transfer Information Read Skip Function

Reading of vector addresses and transfer information can be skipped by setting the DTCCR.RRS bit. When a DTC activation request is generated, the current DTC vector number is compared with the DTC vector number in the previous activation process. When these vector numbers match and the RRS bit is set to 1, the DTC data transfer is performed without reading the vector address and transfer information. However, when the previous transfer is a chain transfer, the vector address and transfer information are read. Additionally, when the transfer counter (CRA register) becomes 0 during the previous normal transfer, and when the transfer counter (CRB register) becomes 0 during the previous block transfer, transfer information is read regardless of the RRS bit. Figure 15.12 shows an example when reading the transfer information is skipped.

To update the vector table and transfer information, set the RRS bit to 0, update the vector table and transfer information, then set the RRS bit to 1. The stored vector number is discarded by setting the RRS bit to 0. The updated DTC vector table and transfer information are read in the next activation process.

#### 15.4.2 Transfer Information Write-Back Skip Function

When the MRA.SM[1:0] bits or the MRB.DM[1:0] bits are set to address fixed, a part of the transfer information is not written back. Table 15.4 lists the transfer information write-back skip conditions and the associated registers. The CRA and CRB registers are written back, and the write-back of the MRA and MRB registers is skipped.

Table 15.4 Transfer information write-back skip conditions and applicable registers

| MRA.SM[1:0] bits |    | MRB.DM[1:0] bi | ts |              |              |  |
|------------------|----|----------------|----|--------------|--------------|--|
| b3               | b2 | b3             | b2 | SAR register | DAR register |  |
| 0                | 0  | 0              | 0  | Skip         | Skip         |  |
| 0                | 0  | 0              | 1  |              |              |  |
| 0                | 1  | 0              | 0  |              |              |  |
| 0                | 1  | 0              | 1  |              |              |  |
| 0                | 0  | 1              | 0  | Skip         | Write-back   |  |
| 0                | 0  | 1              | 1  |              |              |  |
| 0                | 1  | 1              | 0  |              |              |  |
| 0                | 1  | 1              | 1  |              |              |  |
| 1                | 0  | 0              | 0  | Write-back   | Skip         |  |
| 1                | 0  | 0              | 1  |              |              |  |
| 1                | 1  | 0              | 0  |              |              |  |
| 1                | 1  | 0              | 1  |              |              |  |
| 1                | 0  | 1              | 0  | Write-back   | Write-back   |  |
| 1                | 0  | 1              | 1  |              |              |  |
| 1                | 1  | 1              | 0  |              |              |  |
| 1                | 1  | 1              | 1  |              |              |  |

# 15.4.3 Normal Transfer Mode

The normal transfer mode allows a 1-byte (8 bit), 1-halfword (16 bit), 1-word (32 bit) data transfer on a single activation source. The transfer count can be set from 1 to 65536. Transfer source and destination addresses can be independently set to increment, decrement, or fixed. This mode enables an interrupt request to the CPU to be generated at the end of a specified-count transfer.

Table 15.5 lists register functions in normal transfer mode, and Figure 15.5 shows the memory map of normal transfer mode.

Table 15.5 Register functions in normal transfer mode

| Register | Description                  | Value written back by writing transfer information |  |  |
|----------|------------------------------|--|--|--|
| SAR      | Transfer source address      | Increment, decrement, or fixed*1                   |  |  |
| DAR      | Transfer destination address | Increment, decrement, fixed*1                      |  |  |
| CRA      | Transfer counter A           | CRA - 1  |  |  |
| CRB      | Transfer counter B           | Not updated  |  |  |

Note 1. Write-back operation is skipped in address-fixed mode.




Figure 15.5 Memory map of normal transfer mode (MRA.SM[1:0] = 10b, MRB.DM[1:0] = 10b, CRA = 0x0006)

# 15.4.4 Repeat Transfer Mode

The repeat transfer mode allows a 1-byte (8-bit), 1-halfword (16-bit), or 1-word (32-bit) data transfer on a single activation source. Transfer source or transfer destination for the repeat area must be specified in the MRB.DTS bit. The transfer count can be set from 1 to 256. When the specified transfer count is complete, the initial value of the address register specified in the repeat area is restored, the initial value of the transfer counter is restored, and transfer is repeated. The other address register is incremented or decremented continuously or remains unchanged.

When the transfer counter CRAL decrements to 0x00 in repeat transfer mode, the CRAL value is updated to the value set in the CRAH register. As a result, the transfer counter does not clear to 0x00, which disables interrupt requests to the CPU when the MRB.DISEL bit is set to 0. An interrupt request to the CPU is generated when the specified data transfer completes.

Table 15.6 lists the register functions in repeat transfer mode, and Figure 15.6 shows the memory map of repeat transfer mode.

Table 15.6 Register functions in repeat transfer mode

|                      |                              | Value written back by writing transfer information |  |  |  |  |  |  |
|----------------------|------------------------------|--|--|--|--|--|--|--|
| Register Description |                              | When CRAL is not 1                                 | When CRAL is 1   |  |  |  |  |  |
| SAR                  | Transfer source address      | Increment, decrement, fixed*1                      | <ul> <li>When the MRB.DTS bit is 0         Increment, decrement, or fixed*1     </li> <li>When the MRB.DTS bit is 1         SAR register initial value     </li> </ul> |  |  |  |  |  |
| DAR                  | Transfer destination address | Increment, decrement, or fixed*1                   | <ul> <li>When the MRB.DTS bit is 0         DAR register initial value</li> <li>When the MRB.DTS bit is 1         Increment, decrement, or fixed*1</li> </ul>           |  |  |  |  |  |
| CRAH                 | Retains transfer counter     | CRAH   | CRAH   |  |  |  |  |  |
| CRAL                 | Transfer counter A           | CRAL - 1   | CRAH   |  |  |  |  |  |
| CRB                  | Transfer counter B           | Not updated  | Not updated  |  |  |  |  |  |

Note 1. Write-back is skipped in address-fixed mode.




Figure 15.6 Memory map of repeat transfer mode when transfer source is a repeat area (MRA.SM[1:0] = 10b, MRB.DM[1:0] = 10b, CRAH = 0x04)

#### 15.4.5 Block Transfer Mode

The block transfer mode allows single-block data transfer on a single activation source. Transfer source or transfer destination for the block area must be specified in the MRB.DTS bit. The block size can be set from 1 to 256 bytes, 1 to 256 halfwords (2 to 512 bytes), or 1 to 256 words (4 to 1024 bytes). When transfer of the specified block completes, the initial values of the block size counter CRAL and the address register (the SAR register when the MRB.DTS = 1 or the DAR register when the DTS = 0) specified in the block area are restored. The other address register is incremented or decremented continuously or remains unchanged.

The transfer count (block count) can be set from 1 to 65536. This mode enables an interrupt request to the CPU to be generated at the end of the specified-count block transfer.

Table 15.7 lists the register functions in block transfer mode, and Figure 15.7 shows the memory map for block transfer mode.

Table 15.7 Register functions in block transfer mode

| Register | Description                  | Value written back by writing transfer information  |
|----------|------------------------------|---|
| SAR      | Transfer source address      | <ul> <li>When MRB.DTS bit is 0         Increment, decrement, or fixed*1     </li> <li>When MRB.DTS bit is 1         SAR register initial value.     </li> </ul> |
| DAR      | Transfer destination address | <ul> <li>When MRB.DTS bit is 0         DAR register initial value</li> <li>When MRB.DTS bit is 1         Increment, decrement, or fixed*1.</li> </ul>           |
| CRAH     | Holds block size             | CRAH  |
| CRAL     | Block size counter           | CRAH  |
| CRB      | Block transfer counter       | CRB - 1   |

Note 1. Write-back is skipped in address-fixed mode.




Figure 15.7 Memory map of block transfer mode

# 15.4.6 Chain Transfer

Setting the MRB.CHNE bit to 1 allows chain transfer to be performed continuously on a single activation source. If the MRB.CHNE is set to 1 and CHNS to 0, an interrupt request to the CPU is not generated on completion of the specified number of rounds of transfer or by setting the MRB.DISEL bit to 1. An interrupt request is sent to the CPU each time DTC data transfer is performed. Data transfer has no effect on the ICU.IELSRn.IR flag of the activation source.

The SAR, DAR, CRA, CRB, MRA, and MRB registers can be set independently of each other to define the data transfer. Figure 15.8 shows a chain transfer operation.




Figure 15.8 Chain transfer operation

Writing 1 to the MRB.CHNE and CHNS bits enables chain transfer to be performed only after completion of the specified data transfer. In repeat transfer mode, chain transfer is performed after completion of the specified data transfer. For details on chain transfer conditions, see Table 15.3.

# 15.4.7 Operation Timing

Figure 15.9 to Figure 15.12 are timing diagrams that show the minimum number of execution cycles.




Figure 15.9 Example 1 of DTC operation timing in normal transfer and repeat transfer modes




Figure 15.10 Example 2 of DTC operation timing in block transfer mode when the block size = 4




Figure 15.11 Example 3 of DTC operation timing for chain transfer




Figure 15.12 Example of operation when a transfer information read is skipped with the vector, transfer information, and transfer destination data on the SRAM, and the transfer source data on the peripheral module

# 15.4.8 Execution Cycles of DTC

Table 15.8 lists the execution cycles of single data transfer of the DTC. For the order of the execution states, see section 15.4.7. Operation Timing.

#### Table 15.8 Execution cycles of DTC

P: Block size (initial settings of CRAH and CRAL)

Cv. Cycles for access to vector transfer information storage destination

Ci: Cycles for access to transfer information storage destination address

Cr: Cycles for access to data read destination

Cw: Cycles for access to data write destination

The unit is for system clocks (ICLK) + 1 in the Vector read, Transfer information read, and Data transfer read columns and 2 in the Internal operation column.

Cv, Ci, Cr, and Cw vary depending on the corresponding access destination. For the number of cycles for respective access destinations, see section 31, SRAM, section 32, Flash Memory, and section 13, Buses.

The frequency ratio of the system clock and peripheral clock is also taken into consideration.

The DTC response time is the time from when the DTC activation source is detected until DTC transfer starts.

Table 15.8 does not include the time until DTC data transfer starts after the DTC activation source becomes active.

| Transfer |          |      |                 |             |               |                |      | Data trans | fer    | Internal  |     |
|----------|----------|------|-----------------|-------------|---------------|----------------|------|------------|--------|-----------|-----|
| mode     | Vector i | read | Transfer inform | nation read | Transfer info | ormation write | )    | Read       | Write  | operation |     |
| Normal   | Cv + 1   | 0*1  | 4 × Ci + 1      | 0*1         | 3 × Ci + 1*2  | 2 × Ci + 1*3   | Ci*4 | Cr + 1     | Cw + 1 | 2         | 0*1 |
| Repeat   |          |      |                 |             |               |                |      | Cr + 1     | Cw + 1 |           |     |
| Block*5  |          |      |                 |             |               |                |      | P × Cr     | P × Cw |           |     |

- Note 1. When transfer information read is skipped.
- Note 2. When neither SAR nor DAR is set to address-fixed mode.
- Note 3. When SAR or DAR is set to address-fixed mode.
- Note 4. When SAR and DAR are set to address-fixed mode.
- Note 5. When the block size is 2 or more. If the block size is 1, the cycle number for normal transfer applies.

## 15.4.9 DTC Bus Mastership Release Timing

The DTC does not release the bus mastership during transfer information reads. Before the transfer information is read or written, the bus is arbitrated according to the priority determined by the bus master arbitrator. For bus arbitration, see section 13, Buses.

# 15.5 DTC Setting Procedure

Before using the DTC, set the DTC Vector Base Register (DTCVBR). Set the ICU.IELSRn.IELS[4:0] bits to 0 to disable the interrupt in the NVIC and follow the procedure in Table 15.9 to set the DTC.

Table 15.9 DTC setting procedure

| No. | Step Name  | Description   |
|-----|--|---|
| 1   | Set the DTCCR.RRS bit to 0   | Set the DTCCR.RRS bit to 0 to reset the transfer information read skip flag. After that, the transfer information read is not skipped while the DTC is activated. Be sure to specify this setting when the transfer information is updated.   |
| 2   | Set transfer information (MRA, MRB, SAR, DAR, CRA, and CRB)  | Allocate transfer information (MRA, MRB, SAR, DAR, CRA, and CRB) in the data area. To set transfer information, see section 15.2. Register Descriptions. To allocate transfer information, see section 15.3.1. Allocating Transfer Information and DTC Vector Table.                    |
| 3   | Set transfer information start addresses in the DTC vector table   | Set the transfer information start addresses in the DTC vector table. To set the DTC vector table, see section 15.3.1. Allocating Transfer Information and DTC Vector Table.  |
| 4   | Set the DTCCR.RRS bit to 1   | Set the DTCCR.RRS bit to 1 to enable skipping of the second and subsequent transfer information read cycles for continuous DTC activation from the same interrupt source. The RRS bit can be set to 1, but if this is set during DTC transfer, it becomes valid from the next transfer. |
| 5   | Set the ICU.IELSRn.DTCE bit to 1. Set the ICU.IELSRn.IELS[4:0] as interrupt source. The interrupt should be enabled in the NVIC. | Set the ICU.IELSRn.DTCE bit to 1. Set ICU.IELSRn.IELS[4:0] as interrupt sources that trigger DTC. The interrupt must be enabled in the NVIC. See section 12.3.2. Event Number in section 12, Interrupt Controller Unit (ICU).   |
| 6   | Set the enable bit for an activation source interrupt  | Set the enable bit for the activation source interrupts to 1. When a source interrupt is generated, the DTC is activated. To set the interrupt source enable bit, see the settings for the modules that are to be the activation sources.   |
| 7   | Set the DTCST.DTCST bit to 1   | Set the DTC Module Start bit (DTCST.DTCST) to 1.  |

Note: The DTCST.DTCST bit can be set even if the setting for each activation source is not completed.

### 15.6 Examples of DTC Usage

#### 15.6.1 Normal Transfer

This section provides an example of DTC usage and its application when receiving 128 bytes of data from an SCI.

### (1) Transfer information settings

In the MRA register, select a fixed source address (MRA.SM[1:0] = 00b), normal transfer mode (MRA.MD[1:0] = 00b), and byte-sized transfer (MRA.SZ[1:0] = 00b). In the MRB register, specify incrementation of the destination address (MRB.DM[1:0] = 10b) and single data transfer by a single interrupt (MRB.CHNE = 0 and MRB.DISEL = 0). The MRB.DTS bit can be set to any value. Set the RDR register address of the SCI in the SAR register, the start address of the SRAM area for data storage in the DAR register, and 128 (0x0080) in the CRA register. The CRB register can be set to any value.

# (2) DTC vector table settings

The start address of the transfer information for the RXI interrupt is set in the vector table for the DTC.

## (3) ICU settings and DTC module activation

Set the ICU.IELSRn.DTCE bit to 1 and set ICU.IELSRn.IELS[4:0] as the SCI interrupt. The interrupt must be enabled in the NVIC. Set the DTCST.DTCST bit to 1.

# (4) SCI settings

Enable the SCIn\_RXI (n = 9) interrupt by setting the SCR.RIE bit in the SCI to 1. If a reception error occurs during the SCI receive operation, reception stops. To manage this, use settings that allow the CPU to accept receive error interrupts.

# (5) DTC transfer

Each time a reception of 1 byte by the SCI is complete, an SCIn\_RXI interrupt is generated to activate the DTC. The DTC transfers the received byte from the RDR of the SCI to the SRAM, after which the DAR register is incremented and the CRA register is decremented.

#### (6) Interrupt handling

After 128 rounds of data transfer are complete and the value in the CRA register becomes 0, an SCIn\_RXI interrupt request is generated for the CPU. Complete the process in the handling routine for this interrupt.

#### 15.6.2 Chain transfer

This section provides an example of chain transfer by the DTC and describes its use in the output of pulses by the General PWM Timer (GPT). You can use chain transfer to transfer PWM timer compare data and change the period of the PWM timer for the GPT.

For the first of the chain transfers, normal transfer mode is specified for transfer to the GPTm.GTCCRC register (m = 164 to 169). For the second transfer, normal transfer mode is specified for transfer to the GPTm.GTCCRE register (m = 164 to 169). For the third transfer of the chained transfer, normal transfer mode for transfer to the GPTm.GTPBR register (m = 164 to 169) is specified. This is because clearing of the activation source and generation of an interrupt on completion of the specified number of transfers are restricted to the third of the chain transfers, that is, transfer while MRB.CHNE = 0.

The following example shows how to use the counter overflow interrupt with the GPT164.GTPR register as an activating source for the DTC.

#### (1) First transfer information setting

Set up transfer to the GPT164.GTCCRC register.

- 1. In the MRA register, select incrementation of the source address (MRA.SM[1:0] = 10b).
- 2. Set the transfer to normal transfer mode (MRA.MD[1:0] = 00b) and word-sized transfer (MRA.SZ[1:0] = 10b).
- 3. In the MRB register, select the destination address as fixed (MRB.DM[1:0] = 00b) and set up chain transfer (MRB.CHNE = 1 and MRB.CHNS = 0).



- 4. Set the SAR register to the first address of the data table.
- 5. Set the DAR register to the address of the GPT164.GTCCRC register.
- 6. Set the CRAH and CRAL registers to the size of the data table. The CRB register can be set to any value.

### (2) Second transfer information setting

Set up for transfer to the GPT164.GTCCRE register.

- 1. In the MRA register, select incrementation of the source address (MRA.SM[1:0] = 10b).
- 2. Set the transfer to normal transfer mode (MRA.MD[1:0] = 00b) and word-sized transfer (MRA.SZ[1:0] = 10b).
- 3. In the MRB register, select the destination address as fixed (MRB.DM[1:0] = 00b) and set up chain transfer (MRB.CHNE = 1, MRB.CHNS = 0).
- 4. Set the SAR register to the first address of the data table.
- 5. Set the DAR register to the address of the GPT164.GTCCRE register.
- 6. Set the CRAH and CRAL registers to the size of the data table. The CRB register can be set to any value.

#### (3) Third transfer information set

Set up transfer to the GPT164.GTPBR register.

- 1. In the MRA register, select incrementation of the source address (MRA.SM[1:0] = 10b).
- 2. Set the transfer to normal transfer mode (MRA.MD[1:0] = 00b) and word-sized transfer (MRA.SZ[1:0] = 10b).
- 3. In the MRB register, select the destination address as fixed (MRB.DM[1:0] = 00b) and set up single data transfer per interrupt (MRB.CHNE = 0, MRB.DISEL = 0). The MRB.DTS bit can be set to any value.
- 4. Set the SAR register to the first address of the data table.
- 5. Set the DAR register to the address of the GPT164.GTPBR register.
- 6. Set the CRA register to the size of the data table. The CRB register can be set to any value.

#### (4) Transfer information assignment

Place the transfer information for use in the transfer to the GPT164.GTPBR immediately after the transfer control information for use in the GPT164.GTCCRC and GPT164.GTCCRE registers.

#### (5) DTC vector table

In the DTC vector table, set the address where the transfer control information for use in transfer to the GPT164.GTCCRC and GPT164.GTCCRE registers starts.

#### (6) ICU setting and DTC module activation

- 1. Set the ICU.IELSRn.DTCE bit associated with the GPT164 counter overflow interrupt.
- 2. Set the ICU.IELSRn.IELS[4:0] bits and specify the GPT164 counter overflow.
- 3. Set the DTCST.DTCST bit to 1.

# (7) GPT settings

- 1. Set the GPT164.GTIOR register so that the GTCCRA and GTCCRB registers operate as output compare registers.
- 2. Set the default PWM timer compare values in the GPT164.GTCCRA and GPT164.GTCCRB registers and the next PWM timer compare values in the GPT164.GTCCRC and GPT164.GTCCRE registers.
- 3. Set the default PWM timer period values in the GPT164.GTPR register and the next PWM timer period values in the GPT164.GTPBR register.
- 4. Set 1 to the output bit in PmnPFS.PDR, and set 00011b to the Peripheral Select bits in PmnPFS.PSEL[4:0].

#### (8) GPT activation

Set the GPT164.GTSTR.CSTRT bits to 1 to start the GPT164.GTCNT counter.



### (9) DTC transfer

Each time a GPT164 counter overflow is generated with the GPT164.GTPR register, the next PWM timer compare values are transferred to the GPT164.GTCCRC and GPT164.GTCCRE registers. The setting for the next PWM timer period is transferred to the GPT164.GTPBR register.

### (10) Interrupt handling

After the specified rounds of data transfer are complete, for example when the value in the CRA register for GPT transfer becomes 0, a GPT164 counter overflow interrupt request is issued for the CPU. Complete the process for this interrupt in the handling routine.

#### 15.6.3 Chain Transfer when Counter = 0

The second data transfer is performed only when the transfer counter is set to 0 in the first data transfer, and the first data transfer information is repeatedly changed in the second transfer. Chain transfer enables transfers to be repeated 256 times or more.

The following procedure shows an example of configuring a 1-KB input buffer, where the input buffer is set so that its lower address starts with 0x00. Figure 15.13 shows a chain transfer when the counter = 0.

- 1. Set the normal transfer mode to input data for the first data transfer. Set the following:
  - (a) Transfer source address = fixed.
  - (b) CRA register = 0x0200 (512) times.
  - (c) MRB.CHNE bit = 1 (chain transfer is enabled).
  - (d) MRB.CHNS bit = 1 (chain transfer is performed only when the transfer counter is 0).
  - (e) MRB.DISEL bit = 0 (an interrupt request to the CPU is generated when the specified data transfer completes).
- 2. Prepare the upper 8-bit address of the start address at every 512 times of the transfer destination address for the first data transfer in different area such as the flash. For example, when setting the input buffer to 0x8000 to 0x83FF, prepare 0x82 and 0x80.
- 3. For the second data transfer:
  - (a) Set the repeat transfer mode (with transfer source and destination address = fixed.) to reset the transfer counter of the first data transfer.
  - (b) Specify the CRA register in the first transfer information area for the transfer destination.
  - (c) Set the MRB.CHNE bit = 1 (chain transfer is enabled).
  - (d) Set the MRB.CHNS bit = 0 (select continuous chain transfer).
  - (e) Set the MRB.DISEL bit = 0 (an interrupt request to the CPU is generated when the specified data transfer completes).
  - (f) CRA register = 0x0101 (The transfer count is 1).
- 4. For the third data transfer:
  - (a) Set the repeat transfer mode (with the source as the repeat area) to reset the transfer destination address of the first data transfer.
  - (b) Specify the upper 8 bits of the DAR register in the first transfer information area for the transfer destination.
  - (c) Set the MRB.CHNE bit = 0 (chain transfer is disabled).
  - (d) Set the MRB.DISEL bit = 0 (an interrupt request to the CPU is generated when the specified data transfer completes).
  - (e) When setting the input buffer to 0x8000 to 0x83FF, also set the transfer counter to 2.
- 5. The first data transfer is performed by an interrupt 512 times. When the transfer counter of the first data transfer becomes 0, the second data transfer starts. Set the transfer counter of the first data transfer to 0x0200. The lower 8 bits of the transfer destination address and the transfer counter of the first data transfer becomes 0x0200.
- 6. The second data transfer is performed by an interrupt 1 times. When the transfer counter of the first data transfer becomes 0, the third data transfer starts. Set the upper 8 bits of the transfer destination address of the first data transfer to



- 0x82. The lower 8 bits of the transfer destination address becomes 0x00 and the transfer counter of the first data transfer becomes 0x0200.
- 7. In succession, the first data transfer is performed by an interrupt 512 times as specified for the first data transfer. When the transfer counter of the first data transfer becomes 0, the second data transfer starts. Set the transfer counter of the first data transfer to 0x0200. The lower 8 bits of the transfer destination address and the transfer counter of the first data transfer becomes 0x0200.
- 8. The second data transfer is performed by an interrupt 1 times. When the transfer counter of the first data transfer becomes 0, the third data transfer starts. Set the upper 8 bits of the transfer destination address of the first data transfer to 0x80. The lower 8 bits of the transfer destination address becomes 0x00 and the transfer counter of the first data transfer becomes 0x0200.
- 9. Steps 5 to 8 are repeated indefinitely. Because the second data transfer is in repeat transfer mode, no interrupt request to the CPU is generated.




Figure 15.13 Chain transfer when counter = 0

# 15.7 Interrupt

# 15.7.1 Interrupt Sources

When the DTC completes data transfer of the specified count or when data transfer with MRB.DISEL set to 1 is complete, a DTC activation source generates an interrupt to the CPU. Two types of interrupt are available: interrupts triggered by a DTC activation (per channel) and an interrupt triggered by the event signal DTC\_COMPLETE (common to all channels). Interrupts to the CPU are controlled according to the settings in the NVIC and the ICU.IELSRn.IELS[4:0] bits. See section

12, Interrupt Controller Unit (ICU). The DTC prioritizes activation sources by granting the smaller interrupt vector numbers higher priority. The priority of interrupts to the CPU is determined by the NVIC priority.

#### 15.8 Event Link

The DTC can produce an event link request on completion of one transfer request.

# 15.9 Low Power Consumption Function

Before transitioning to the module-stop state, or Software Standby mode without Snooze mode transition, set the DTCST.DTCST bit to 0, and then perform the operations described in the following sections. The DTC is available in Snooze mode by setting the SYSTEM.SNZCR.SNZDTCEN bit to 1. See section 10, Low Power Modes.

# (1) Module-Stop Function

Writing 1 to the MSTPCRA.MSTPA22 bit enables the module-stop function of the DTC. If a DTC transfer is in progress when 1 is written to the MSTPCRA.MSTPA22 bit, the transition to the module-stop state proceeds after the DTC transfer ends. While the MSTPCRA.MSTPA22 bit is 1, accessing the DTC registers is prohibited. Writing 0 to the MSTPCRA.MSTPA22 bit releases the DTC from the module-stop state.

# (2) Software Standby Mode

Use the settings described in section 10.7.1. Transition to Software Standby Mode.

If DTC transfer operations are in progress when the WFI instruction is executed, the transition to Software Standby mode is executed after the completion of the DTC transfer.

### (3) Snooze Mode

When the snooze control circuit receives a snooze request in Software Standby mode, the MCU transitions to Snooze mode. See section 10.8.1. Transition to Snooze Mode. DTC operation in Snooze mode can be selected in the SYSTEM.SNZCR.SNZDTCEN bit. If DTC operation is enabled in Snooze mode, before transitioning to Software Standby mode, set the DTCST.DTCST bit to 1. To return to Software Standby mode through DTC, set SYSTEM.SNZEDCR0.DTCZRED or SYSTEM.SNZEDCR0.DTCNZRED to 1. See section 10.8.3. Returning from Snooze Mode to Software Standby Mode. SYSTEM.SNZEDCR0.DTCZRED enables or disables a snooze end request on completion of the last DTC transmission, detected on DTC transmission completion when CRA and CRB are 0. SYSTEM.SNZEDCR0.DTCNZRED enables or disables a snooze end request on a not last DTC transmission completion (CRA and CRB are not 0), detected on DTC transmission completion when CRA and CRB are not 0. The DTC activation request from the ICU is stopped during Software Standby mode but not stopped during Snooze mode.

#### (4) Notes on Low Power Consumption Function

For the WFI instruction and the register setting procedure, see section 10, Low Power Modes.

To perform a DTC transfer after returning from a low power mode without a Snooze mode transition, set the DTCST.DTCST bit to 1 again.

To use a request that is generated in Software Standby mode as an interrupt request to the CPU but not as a DTC activation request, specify the CPU as the interrupt request destination as described in section 12.4.1. Detecting Interrupts, then execute the WFI instruction. If DTC operation is enabled in Snooze mode, do not use the module-stop function of the DTC.

# 15.10 Usage Notes

### 15.10.1 Transfer Information Start Address

You must set multiples of 4 for the transfer information start addresses in the vector table. Otherwise, such addresses are accessed with their lowest 2 bits regarded as 00b.



# 16. Event Link Controller (ELC)

# 16.1 Overview

The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention.

Table 16.1 lists the ELC specifications, and Figure 16.1 shows a block diagram.

Table 16.1 ELC Specifications

| Item                 | Description   |  |
|----------------------|---|--|
| Event link function  | 83 types of event signals can be directly connected to modules. The ELC generates the ELC event signal, and events that activate the DTC. |  |
| Module-stop function | Module-stop state can be set.   |  |





Figure 16.1 ELC block diagram

# 16.2 Register Descriptions

# 16.2.1 ELCR: Event Link Controller Register

Base address: ELC = 0x4004\_1000

Offset address: 0x00




| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 6:0 | _      | These bits are read as 0. The write value should be 0. | R/W |
| 7   | ELCON  | All Event Link Enable                                  | R/W |
|     |        | ELC function is disabled.     ELC function is enabled. |     |

The ELCR register controls the ELC operation.

# 16.2.2 ELSEGRn: Event Link Software Event Generation Register n (n = 0, 1)

Base address:  $ELC = 0x4004\_1000$ Offset address:  $0x02 + 0x02 \times n$ 



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | SEG    | Software Event Generation  | W   |
|     |        | <ul><li>0: Normal operation</li><li>1: Software event is generated.</li></ul>                        |     |
| 5:1 | _      | These bits are read as 0. The write value should be 0.   | R/W |
| 6   | WE     | SEG Bit Write Enable   | R/W |
|     |        | <ul><li>0: Write to SEG bit disabled.</li><li>1: Write to SEG bit enabled.</li></ul>                 |     |
| 7   | WI     | ELSEGR Register Write Disable  | W   |
|     |        | <ul><li>0: Write to ELSEGR register enabled.</li><li>1: Write to ELSEGR register disabled.</li></ul> |     |

## **SEG bit (Software Event Generation)**

When 1 is written to the SEG bit while the WE bit is 1, a software event is generated. This bit is read as 0. Even when 1 is written to this bit, data is not stored. The WE bit must be set to 1 before writing to this bit.

A software event can trigger a linked DTC event.

# WE bit (SEG Bit Write Enable)

The SEG bit can only be written to when the WE bit is 1. Clear the WI bit to 0 before writing to this bit.

[Setting condition]

• If 1 is written to this bit while the WI bit is 0, this bit becomes 1.

[Clearing condition]


• If 0 is written to this bit while the WI bit is 0, this bit becomes 0.



# WI bit (ELSEGR Register Write Disable)

The ELSEGR register can only be written to when the write value to the WI bit is 0. This bit is read as 1. Before setting the WE or SEG bit, the WI bit must be set to 0.

# 16.2.3 ELSRn: Event Link Setting Register n (n = 0 to 3, 8, 9, 14, 15)



| Bit  | Symbol   | Function   |     |
|------|----------|--|-----|
| 7:0  | ELS[7:0] | Event Link Select  |     |
|      |          | 0x00: Event output disabled for the associated peripheral module 0x01: Number setting for the event signal to be linked : 0xA9: Number setting for the event signal to be linked Others: Settings prohibited |     |
| 15:8 | _        | These bits are read as 0. The write value should be 0.   | R/W |

The ELSRn register specifies an event signal to be linked to each peripheral module. Table 16.2 shows the association between the ELSRn register and the peripheral modules. Table 16.3 shows the association between the event signal names set in the ELSRn register and the signal numbers.

Table 16.2 Association between the ELSRn registers and peripheral functions

| Register name | Peripheral function (module) | Event name |
|---------------|------------------------------|------------|
| ELSR0         | GPT (A)                      | ELC_GPTA   |
| ELSR1         | GPT (B)                      | ELC_GPTB   |
| ELSR2         | GPT (C)                      | ELC_GPTC   |
| ELSR3         | GPT (D)                      | ELC_GPTD   |
| ELSR8         | ADC12A                       | ELC_AD00   |
| ELSR9         | ADC12B                       | ELC_AD01   |
| ELSR14        | PORT1                        | ELC_PORT1  |
| ELSR15        | PORT2                        | ELC_PORT2  |

Table 16.3 Association between event signal names set in ELSRn.ELS[7:0] bits and signal numbers (1 of 3)

| Event number | Interrupt request source | Name         | Description              |
|--------------|--------------------------|--------------|--------------------------|
| 0x01         | Port                     | PORT_IRQ0*1  | External pin interrupt 0 |
| 0x02         |                          | PORT_IRQ1*1  | External pin interrupt 1 |
| 0x03         |                          | PORT_IRQ2*1  | External pin interrupt 2 |
| 0x04         |                          | PORT_IRQ3*1  | External pin interrupt 3 |
| 0x05         |                          | PORT_IRQ4*1  | External pin interrupt 4 |
| 0x06         |                          | PORT_IRQ5*1  | External pin interrupt 5 |
| 0x07         |                          | PORT_IRQ6*1  | External pin interrupt 6 |
| 0x08         |                          | PORT_IRQ7*1  | External pin interrupt 7 |
| 0x0A         | DTC                      | DTC_DTCEND*3 | DTC transfer end         |

Table 16.3 Association between event signal names set in ELSRn.ELS[7:0] bits and signal numbers (2 of 3)

| Event number | Interrupt request source | Name               | Description                      |
|--------------|--------------------------|--------------------|----------------------------------|
| 0x0D         | LVD                      | LVD_LVD1           | Voltage monitor 1 interrupt      |
| 0x0E         |                          | LVD_LVD2           | Voltage monitor 2 interrupt      |
| 0x10         | Low Power Mode           | SYSTEM_SNZREQ*2 *3 | Snooze entry                     |
| 0x11         | AGT0                     | AGT0_AGTI          | AGT interrupt                    |
| 0x12         |                          | AGT0_AGTCMAI       | Compare match A                  |
| 0x13         |                          | AGT0_AGTCMBI       | Compare match B                  |
| 0x14         | AGT1                     | AGT1_AGTI          | AGT interrupt                    |
| 0x15         |                          | AGT1_AGTCMAI       | Compare match A                  |
| 0x16         |                          | AGT1_AGTCMBI       | Compare match B                  |
| 0x17         | IWDT                     | IWDT_NMIUNDF       | IWDT underflow                   |
| 0x18         | WDT                      | WDT_NMIUNDF        | WDT underflow                    |
| 0x1C         | ADC12                    | ADC120_ADI         | A/D scan end interrupt           |
| 0x20         |                          | ADC120_WCMPM*3     | Compare match                    |
| 0x21         |                          | ADC120_WCMPUM*3    | Compare mismatch                 |
| 0x34         | DOC                      | DOC_DOPCI*3        | Data operation circuit interrupt |
| 0x3D         | I/O Ports                | IOPORT_GROUP1      | Port 1 event                     |
| 0x3E         |                          | IOPORT_GROUP2      | Port 2 event                     |
| 0x3F         | ELC                      | ELC_SWEVT0         | Software event 0                 |
| 0x40         |                          | ELC_SWEVT1         | Software event 1                 |
| 0x5E         | GPT164                   | GPT4_CCMPA         | Compare match A                  |
| 0x5F         |                          | GPT4_CCMPB         | Compare match B                  |
| 0x60         |                          | GPT4_CMPC          | Compare match C                  |
| 0x61         |                          | GPT4_CMPD          | Compare match D                  |
| 0x62         |                          | GPT4_OVF           | Overflow                         |
| 0x63         |                          | GPT4_UDF           | Underflow                        |
| 0x64         | GPT165                   | GPT5_CCMPA         | Compare match A                  |
| 0x65         |                          | GPT5_CCMPB         | Compare match B                  |
| 0x66         |                          | GPT5_CMPC          | Compare match C                  |
| 0x67         |                          | GPT5_CMPD          | Compare match D                  |
| 0x68         |                          | GPT5_OVF           | Overflow                         |
| 0x69         |                          | GPT5_UDF           | Underflow                        |
| 0x6A         | GPT166                   | GPT6_CCMPA         | Compare match A                  |
| 0x6B         |                          | GPT6_CCMPB         | Compare match B                  |
| 0x6C         |                          | GPT6_CMPC          | Compare match C                  |
| 0x6D         |                          | GPT6_CMPD          | Compare match D                  |
| 0x6E         |                          | GPT6_OVF           | Overflow                         |
| 0x6F         |                          | GPT6_UDF           | Underflow                        |
| 0x70         | GPT                      | GPT_UVWEDGE        | UVW edge event                   |

**Table 16.3** Association between event signal names set in ELSRn.ELS[7:0] bits and signal numbers (3 of 3)

| Event number | Interrupt request source | Name        | Description                  |
|--------------|--------------------------|-------------|------------------------------|
| 0x7C         | SCI9                     | SCI9_RXI    | Receive data full            |
| 0x7D         |                          | SCI9_TXI    | Transmit data empty          |
| 0x7E         |                          | SCI9_TEI    | Transmit end                 |
| 0x7F         |                          | SCI9_ERI    | Receive error                |
| 0x80         |                          | SCI9_AM     | Address match event          |
| 0x81         | SPI0                     | SPI0_SPRI   | Receive buffer full          |
| 0x82         |                          | SPI0_SPTI   | Transmit buffer empty        |
| 0x83         |                          | SPI0_SPII   | Idle                         |
| 0x84         |                          | SPI0_SPEI   | Error                        |
| 0x85         |                          | SPI0_SPTEND | Transmission completed event |
| 0x98         | GPT167                   | GPT7_CCMPA  | Compare match A              |
| 0x99         |                          | GPT7_CCMPB  | Compare match B              |
| 0x9A         |                          | GPT7_CMPC   | Compare match C              |
| 0x9B         |                          | GPT7_CMPD   | Compare match D              |
| 0x9C         |                          | GPT7_OVF    | Overflow                     |
| 0x9D         |                          | GPT7_UDF    | Underflow                    |
| 0x9E         | GPT168                   | GPT8_CCMPA  | Compare match A              |
| 0x9F         |                          | GPT8_CCMPB  | Compare match B              |
| 0xA0         |                          | GPT8_CMPC   | Compare match C              |
| 0xA1         |                          | GPT8_CMPD   | Compare match D              |
| 0xA2         |                          | GPT8_OVF    | Overflow                     |
| 0xA3         |                          | GPT8_UDF    | Underflow                    |
| 0xA4         | GPT169                   | GPT9_CCMPA  | Compare match A              |
| 0xA5         |                          | GPT9_CCMPB  | Compare match B              |
| 0xA6         |                          | GPT9_CMPC   | Compare match C              |
| 0xA7         |                          | GPT9_CMPD   | Compare match D              |
| 0xA8         |                          | GPT9_OVF    | Overflow                     |
| 0xA9         |                          | GPT9_UDF    | Underflow                    |
| 0xAA         | IIC/I3C                  | I3C_RESP    | Response buffer full         |
| 0xAB         |                          | I3C_CMD     | Command buffer empty         |
| 0xAC         |                          | I3C_IBI     | IBI Status buffer full       |
| 0xAD         |                          | I3C_RX      | Rx Data buffer full          |
| 0xAE         |                          | I3C_TX      | Tx Data buffer empty         |
| 0xAF         |                          | I3C_RCV     | Receive Status buffer full   |
| 0xB4         |                          | I3C_TEND    | Transmit end                 |
| 0xB5         |                          | I3C_COMMU   | Communication event          |

Note 1. Only pulse (edge detection) is supported.

Note 2. ELSR8, 9, 14, 15, and ELSR18 can select this event.

Note 3. This event can occur in Snooze mode.

# 16.3 Operation

# 16.3.1 Relation between Interrupt Handling and Event Linking

Event number for an event link is the same as that for the associated interrupt source. For information on generating event signals, see the explanation in the chapter for each event source module.

# 16.3.2 Linking Events

When an event occurs and that event is already set as a trigger in the Event Link Setting Register (ELSRn), the associated module is activated. The operation of the module must be set up in advance. Table 16.4 lists the operations of modules when an event occurs.

Table 16.4 Module operations when event occurs

| Module    | Operations When Event is Input   |  |
|-----------|--|--|
| GPT       | <ul> <li>Start counting</li> <li>Stop counting</li> <li>Clear counting</li> <li>Up counting</li> <li>Down counting</li> <li>Input capture</li> </ul> |  |
| ADC12     | Start A/D conversion   |  |
| I/O Ports | Change pin output based on the EORR (reset) or EOSR (set) Latch pin state to EIDR The following ports can be used for the ELC: Port 1 Port 2         |  |

# 16.3.3 Example of Procedure for Linking Events

To link events:

- 1. Set the operation of the module for which an event is to be linked.
- 2. Set the appropriate ELSRn.ELS[7:0] bits for the module to be linked.
- 3. Set the ELCR.ELCON bit to 1 to enable linkage of all events.
- 4. Configure the module from which an event is output and activate the module. The link between the two modules is now active
- 5. To stop event linkage of modules individually, set 0 to the ELSRn.ELS[7:0] bit associated with the modules. To stop linkage of all the events, set the ELCR.ELCON bit to 0.

If event link output from the LVD is to be used, set the ELC after setting the LVD. To disable the LVD, do so after setting 0x00 to the associated ELSRn register.

#### 16.4 Usage Notes

# 16.4.1 Linking DTC Transfer End Signals as Events

When linking the DTC transfer end signals as events, do not set the same peripheral module as the DTC transfer destination and event link destination. If set, the peripheral module might be started before DTC transfer to the peripheral module is complete.

#### 16.4.2 Setting Clocks

To link events, you must enable the ELC and the related modules. The modules cannot operate if the related modules are in the module-stop state or in low power mode in which the module is stopped (Software Standby mode).

Some modules can perform in Snooze mode. For more information, see Table 16.3 and section 10, Low Power Modes.



# 16.4.3 Module-Stop Function Setting

The Module Stop Control Register C (MSTPCRC) can enable or disable ELC operation. The ELC is initially stopped after reset. Releasing the module-stop state enables access to the registers. The ELCON bit must be set to 0 before disabling ELC operation using the Module Stop Control Register. For more information, see Table 16.3 and section 10, Low Power Modes.

# 16.4.4 ELC Delay Time

In Figure 16.2, module A accesses module B through the ELC. There is a delay time in the ELC between module A and module B. Table 16.5 shows the ELC delay time.




Figure 16.2 ELC delay time

Table 16.5 ELC delay time

| Clock domain      | Clock frequency   | ELC delay time                 |
|-------------------|-------------------|--------------------------------|
| clock_A = clock_B | clock_A = clock_B | 0 cycle                        |
| clock_A ≠ clock_B | clock_A = clock_B | 1 cycle to 2 cycles            |
|                   | clock_A > clock_B | 1 cycle to 2 cycles of clock_B |
|                   | clock_A < clock_B | 1 cycle to 2 cycles of clock_A |

RA2E2 User's Manual 17. I/O Ports

# 17. I/O Ports

#### 17.1 Overview

The I/O port pins operate as general I/O port pins, I/O pins for peripheral modules, interrupt input pins, analog I/O, port group function for the ELC.

All pins operate as input pins immediately after a reset, and pin functions are switched by register settings. The I/O ports and peripheral modules for each pin are specified in the associated registers.

Figure 17.1 shows a connection diagram for the I/O port registers. The configuration of the I/O ports differs depending on the package. Table 17.1 lists the I/O port specifications by package, and Table 17.2 lists the port functions.




Figure 17.1 Connection diagram for I/O port registers

Table 17.1 shows the I/O port specifications and Table 17.2 shows the port functions.

Table 17.1 I/O port specifications (1 of 2)

|        | Package                |                | Package          |                | Package |                |  |  |
|--------|------------------------|----------------|------------------|----------------|---------|----------------|--|--|
| Port   | 24 pins                | Number of pins | 20 pins          | Number of pins | 16 pins | Number of pins |  |  |
| Port 0 | P010, P011, P014, P015 | 4              | P010, P011, P014 | 3              |         | _              |  |  |

RA2E2 User's Manual 17. I/O Ports

Table 17.1 I/O port specifications (2 of 2)

|        | Package                    |                | Package                    |                | Package                    |                |  |  |
|--------|----------------------------|----------------|----------------------------|----------------|----------------------------|----------------|--|--|
| Port   | 24 pins                    | Number of pins | 20 pins                    | Number of pins | 16 pins                    | Number of pins |  |  |
| Port 1 | P100 to P103, P108 to P112 | 9              | P100 to P103, P108 to P111 | 8              | P100 to P103, P108 to P110 | 7              |  |  |
| Port 2 | P200, P201, P205           | 3              | P200, P201                 | 2              | P200, P201                 | 2              |  |  |
| Port 3 | P300                       | 1              | P300                       | 1              | P300                       | 1              |  |  |
| Port 4 | P400, P401                 | 2              | P400, P401                 | 2              | P400, P401                 | 2              |  |  |
| Port 9 | P914                       | 1              | _                          | _              | _                          | _              |  |  |

Table 17.2 I/O port functions

|        |              |               | Input mo                            | ode switcl                                   | hing   |   |                               |                      |             |                  |
|--------|--------------|---------------|-------------------------------------|--|--|---|-------------------------------|----------------------|-------------|------------------|
|        |              |               | GPIO                                | Peripher                                     | al   |   |                               |                      |             |                  |
|        |              |               |                                     | ANALO<br>G                                   | IRQ  | IIC                                     | Others                        |                      |             |                  |
| Port   | Port name    | Input pull-up | PMR = 0<br>ASEL = 0 and<br>ISEL = 0 | PMR =<br>0<br>ASEL =<br>1 and<br>ISEL =<br>0 | PMR =<br>0<br>ASEL =<br>0 and<br>ISEL =<br>1 | PMR =<br>1<br>PSEL[4<br>:0] =<br>00111b | PMR = 1<br>PSEL[4:0] = xxxxxb | Open drain<br>output | 5V tolerant | I/O              |
| Port 0 | P010, P011   | 1             | CMOS                                | Disable                                      | _  | _                                       | _                             | _                    | _           | Input/<br>Output |
|        | P014         | 1             | CMOS                                | Disable                                      | _  | _                                       | _                             | _                    | _           | Input/<br>Output |
|        | P015         | 1             | CMOS                                | Disable                                      | Schmitt                                      | _                                       | _                             | _                    | _           | Input/<br>Output |
| Port 1 | P100 to P103 | 1             | CMOS                                | Disable                                      | Schmitt                                      | _                                       | Schmitt                       | 1                    | _           | Input/<br>Output |
|        | P108 to P112 | 1             | CMOS                                | _  | Schmitt                                      | _                                       | Schmitt                       | 1                    | _           | Input/<br>Output |
| Port 2 | P200         | _             | CMOS                                | _  | _  | _                                       | _                             | _                    | _           | Input            |
|        | P201         | 1             | CMOS                                | _  | _  | _                                       | _                             | 1                    | _           | Input/<br>Output |
|        | P205         | 1             | CMOS                                | _  | Schmitt                                      | _                                       | Schmitt                       | 1                    | _           | Input/<br>Output |
| Port 3 | P300         | 1             | CMOS                                | _  | Schmitt                                      | _                                       | Schmitt                       | 1                    | _           | Input/<br>Output |
| Port 4 | P400, P401   | 1             | CMOS                                | _  | Schmitt                                      | Schmitt/<br>TTL                         | Schmitt                       | 1                    | 1           | Input/<br>Output |
| Port 9 | P914         | 1             | CMOS                                | _  | _  | _                                       | Schmitt                       | 1                    | _           | Input/<br>Output |

Note: ✓: Available

—: Setting prohibited CMOS: No Schmitt Trigger Schmitt: Schmitt Trigger Disable: Input Buffer Disable

Note 1. See section 17.6. Peripheral Select Settings for Each Product

RA2E2 User's Manual 17. I/O Ports

#### 17.2 Register Descriptions

#### 17.2.1 PCNTR1/PODR/PDR: Port Control Register 1

Base address:  $PORTm = 0x4004_0000 + 0x0020 \times m (m = 0 to 9)$ 

Offset address: 0x000 (PCNTR1/PODR)

0x002 (PDR)

| Bit position:      | 31         | 30         | 29         | 28         | 27         | 26         | 25         | 24         | 23         | 22         | 21         | 20         | 19         | 18         | 17         | 16         |
|--------------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Bit field:         | PODR<br>15 | PODR<br>14 | PODR<br>13 | PODR<br>12 | PODR<br>11 | PODR<br>10 | PODR<br>09 | PODR<br>08 | PODR<br>07 | PODR<br>06 | PODR<br>05 | PODR<br>04 | PODR<br>03 | PODR<br>02 | PODR<br>01 | PODR<br>00 |
| Value after reset: | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |
| Bit position:      | 15         | 14         | 13         | 12         | 11         | 10         | 9          | 8          | 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
| Bit field:         | PDR1<br>5  | PDR1<br>4  | PDR1<br>3  | PDR1<br>2  | PDR11      | PDR1<br>0  | PDR0<br>9  | PDR0<br>8  | PDR0<br>7  | PDR0<br>6  | PDR0<br>5  | PDR0<br>4  | PDR0<br>3  | PDR0<br>2  | PDR0<br>1  | PDR0<br>0  |
| Value after reset: | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |

| Bit   | Symbol           | Function  | R/W |
|-------|------------------|---|-----|
| 15:0  | PDR15 to PDR00   | Pmn Direction   | R/W |
|       |                  | <ul><li>0: Input (functions as an input pin)</li><li>1: Output (functions as an output pin)</li></ul> |     |
| 31:16 | PODR15 to PODR00 | Pmn Output Data   | R/W |
|       |                  | 0: Low output 1: High output  |     |

Note: m = 0 to 9, n = 00 to 15

The Port Control Register 1 (PCNTR1/PODR/PDR) is a 32-bit or 16-bit read/write register that controls port direction and port output data. The PCNTR1 specifies the port direction and output data, and is accessed in 32-bit units. The PDRn (bits [15:0] in PCNTR1) and PODRn (bits [31:16] in PCNTR1) respectively, are accessed in 16-bit units.

#### PDRn bits (Pmn Direction)

The PDRn bits select the input or output direction for individual pins on the associated port when the pins are configured as general I/O pins. Each pin on port m is associated with a PORTm.PCNTR1.PDRn bit. The I/O direction can be specified in 1-bit units. Bits associated with non-existent pins are reserved. Reserved bits are read as 0. The write value should be 0. P200 is input only, so PORT2.PCNTR1.PDR00 bit is reserved. The PDRn bit in the PORTm.PCNTR1 register serves the same function as the PDR bit in the PFS.PmnPFS register.

#### **PODRn bits (Pmn Output Data)**

The PODRn bits hold data to be output from the general I/O pins. Bits of non-existent port m are reserved. Reserved bits are read as 0. The write value should be 0. P200 is input only, so PORT2.PCNTR1.PODR00 bit is reserved. The PODRn bit in the PORTm.PCNTR1 register serves the same function as the PODR bit in the PFS.PmnPFS register.

#### 17.2.2 PCNTR2/EIDR/PIDR: Port Control Register 2

Base address:  $PORTm = 0x4004_0000 + 0x0020 \times m (m = 0 to 9)$ 

Offset address: 0x004 (PCNTR2/EIDR)

0x006 (PIDR)

| Bit position:      | 31         | 30         | 29         | 28         | 27         | 26         | 25         | 24         | 23         | 22         | 21         | 20         | 19         | 18         | 17         | 16         |
|--------------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Bit field:         | EIDR1<br>5 | EIDR1<br>4 | EIDR1<br>3 | EIDR1<br>2 | EIDR1<br>1 | EIDR1<br>0 | EIDR0<br>9 | EIDR0<br>8 | EIDR0<br>7 | EIDR0<br>6 | EIDR0<br>5 | EIDR0<br>4 | EIDR0<br>3 | EIDR0<br>2 | EIDR0<br>1 | EIDR0<br>0 |
| Value after reset: | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |
| Bit position:      | 15         | 14         | 13         | 12         | 11         | 10         | 9          | 8          | 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
| Bit field:         | PIDR1<br>5 | PIDR1<br>4 | PIDR1<br>3 | PIDR1<br>2 | PIDR1<br>1 | PIDR1<br>0 | PIDR0<br>9 | PIDR0<br>8 | PIDR0<br>7 | PIDR0<br>6 | PIDR0<br>5 | PIDR0<br>4 | PIDR0<br>3 | PIDR0<br>2 | PIDR0<br>1 | PIDR0<br>0 |
| Value after reset: | Х          | Х          | Х          | Х          | Х          | Х          | Х          | х          | Х          | Х          | Х          | х          | х          | х          | Х          | Х          |

RA2E2 User's Manual 17. I/O Ports

| Bit   | Symbol              | Function  | R/W |
|-------|---------------------|---|-----|
| 15:0  | PIDR15 to PIDR00    | Pmn State   | R   |
|       |                     | 0: Low level 1: High level                              |     |
| 31:16 | EIDR15 to EIDR00 *2 | Port Event Input Data*1 When an ELC_PORTx signal occurs | R   |
|       |                     | 0: Low input<br>1: High input                           |     |

Note: m = 0 to 9, n = 00 to 15 Note 1. x = 1, 2 for EIDR only Note 2. Supported for ports 1 to 2.

The Port Control Register 2 (PCNTR2//EIDR/PIDR) allows read access to the Pmn state and the port event input data using 32-bit or 16-bit access.

The PCNTR2 represents the Pmn state and the port event input data, and is accessed in 32-bit units.

The PIDRn (bits [15:0] in PCNTR2) and EIDRn (bits [31:16] in PCNTR2) respectively, are accessed in 16-bit units. Bits associated with non-existent pins are reserved. Reserved bits are read as undefined.

#### PIDRn bits (Pmn State)

The PIDRn bits reflect the individual pin states of the port, regardless of the values set in PmnPFS.PMR and PORTm.PCNTR1.PDRn. The PIDRn bit in the PORTm.PCNTR2 register serves the same function as the PIDR bit in the PFS.PmnPFS register.

A pin state cannot be reflected in PIDRn when one of the following functions is enabled:

• Analog function (ASEL = 1)

#### **EIDRn bits (Port Event Input Data)**

The EIDRn bits latch a pin state when an ELC\_PORTx signal occurs. Pin states can only be input to EIDRn when PmnPFS.PMR and PORTm.PCNTR1.PDRn are 0. When the PmnPFS.ASEL bit is set to 1, the associated pin state is not reflected in EIDRn.

# 17.2.3 PCNTR3/PORR/POSR : Port Control Register 3

Base address:  $PORTm = 0x4004\_0000 + 0x0020 \times m (m = 0 to 9)$ Offset address: 0x008 (PCNTR3/PORR)

0x00A (POSR)

| Bit position:      | 31         | 30         | 29         | 28         | 27         | 26         | 25         | 24         | 23         | 22         | 21         | 20         | 19         | 18         | 17         | 16         |
|--------------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Bit field:         | PORR<br>15 | PORR<br>14 | PORR<br>13 | PORR<br>12 | PORR<br>11 | PORR<br>10 | PORR<br>09 | PORR<br>08 | PORR<br>07 | PORR<br>06 | PORR<br>05 | PORR<br>04 | PORR<br>03 | PORR<br>02 | PORR<br>01 | PORR<br>00 |
| Value after reset: | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |
| Bit position:      | 15         | 14         | 13         | 12         | 11         | 10         | 9          | 8          | 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
| Bit field:         | POSR<br>15 | POSR<br>14 | POSR<br>13 | POSR<br>12 | POSR<br>11 | POSR<br>10 | POSR<br>09 | POSR<br>08 | POSR<br>07 | POSR<br>06 | POSR<br>05 | POSR<br>04 | POSR<br>03 | POSR<br>02 | POSR<br>01 | POSR<br>00 |
| Value after reset: | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |

| Bit   | Symbol           | Function  | R/W |
|-------|------------------|---|-----|
| 15:0  | POSR15 to POSR00 | Pmn Output Set  0: No effect on output  1: High output  | 8   |
| 31:16 | PORR15 to PORR00 | Pmn Output Reset  0: No effect on output  1: Low output | W   |

Note: m = 0 to 9, n = 00 to 15

The Port Control Register 3 (PCNTR3/PORR/POSR) is a 32-bit or 16-bit write register that controls the setting or resetting of the port output data.

RA2E2 User's Manual 17. I/O Ports

The PCNTR3 controls the setting or resetting of the port output data, and is accessed in 32-bit units.

The POSRn (bits [15:0] in PCNTR3) and the PORRn (bits [31:16] in PCNTR3) respectively, are accessed in 16-bit units.

### POSRn bits (Pmn Output Set)

POSR changes PODR when set by a software write. For example, for P100, when PORT1.PCNTR3.POSR00 = 1, PORT1.PCNTR1.PODR00 outputs 1. Bits associated with non-existent pins are reserved. The write value should always be 0. P200 is input only, so PORT2.PCNTR3.POSR00 bit is reserved.

#### PORRn bits (Pmn Output Reset)

PORR changes PODR when reset by a software write. For example, for P100, when PORT1.PCNTR3.POSR00 = 1, PORT1.PCNTR1.PODR00 outputs 0. Bits associated with non-existent pins are reserved. The write value should always be 0. P200 is input only, so PORT2.PCNTR3.PORR00 bit is reserved.

Note: When EORRn or EOSRn is set, writing is prohibited to PODRn, PORRn, and POSRn.

Note: PORRn and POSRn should not be set at the same time.

# 17.2.4 PCNTR4/EORR/EOSR : Port Control Register 4

Base address:  $PORTm = 0x4004_0000 + 0x0020 \times m (m = 1, 2)$ 

Offset address: 0x00C (PCNTR4/EORR)

0x00E (EOSR)

| Bit position:      | 31         | 30         | 29         | 28         | 27         | 26         | 25         | 24         | 23         | 22         | 21         | 20         | 19         | 18         | 17         | 16         |
|--------------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Bit field:         | EORR<br>15 | EORR<br>14 | EORR<br>13 | EORR<br>12 | EORR<br>11 | EORR<br>10 | EORR<br>09 | EORR<br>08 | EORR<br>07 | EORR<br>06 | EORR<br>05 | EORR<br>04 | EORR<br>03 | EORR<br>02 | EORR<br>01 | EORR<br>00 |
| Value after reset: | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |
| Bit position:      | 15         | 14         | 13         | 12         | 11         | 10         | 9          | 8          | 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
| Bit field:         | EOSR<br>15 | EOSR<br>14 | EOSR<br>13 | EOSR<br>12 | EOSR<br>11 | EOSR<br>10 | EOSR<br>09 | EOSR<br>08 | EOSR<br>07 | EOSR<br>06 | EOSR<br>05 | EOSR<br>04 | EOSR<br>03 | EOSR<br>02 | EOSR<br>01 | EOSR<br>00 |
| Value after reset: | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |

| Bit   | Symbol           | Function   | R/W |
|-------|------------------|--|-----|
| 15:0  | EOSR15 to EOSR00 | Pmn Event Output Set When an ELC_PORTx signal occurs   | R/W |
|       |                  | 0: No effect on output 1: High output                  |     |
| 31:16 | EORR15 to EORR0  | Pmn Event Output Reset When an ELC_PORTx signal occurs | R/W |
|       |                  | 0: No effect on output 1: Low output                   |     |

Note: m = 1, 2, n = 00 to 15, x = 1, 2

The Port Control Register 4 (PCNTR4/EORR/EOSR) is a 32-bit or 16-bit read/write register that controls the setting or resetting of the port output data by an event input from the ELC.

The PCNTR4 controls the setting or resetting of the port output data by an event input from the ELC, and is accessed in 32-bit units.

The EOSRn (bits [15:0] in PCNTR4) and EORRn (bits [31:16] in PCNTR4) respectively, are accessed in 16-bit units.

# **EOSRn bits (Pmn Event Output Set)**

EOSR changes PODR when set because an ELC\_PORTx signal occurs. For example, for P100 if PORT1.PCNTR4.EOSR00 is set to 1 when the ELC\_PORTx occurs, PORT1.PCNTR1.PODR00 outputs 1. Bits associated with non-existent pins are reserved. The write value should always be 0. P200 is input only, so PORT2.PCNTR4.EOSR00 bit is reserved.

# **EORRn bits (Pmn Event Output Reset)**

EORR changes PODR when reset because an ELC\_PORTx signal occurs. For example, for P100 if PORT1.PCNTR4.EORR00 = 1 when the ELC\_PORTx occurs, PORT1.PCNTR1.PODR00 outputs 0. Bits associated with

RA2E2 User's Manual 17. I/O Ports

non-existent pins are reserved. The write value should always be 0. P200 is input only, so PORT2.PCNTR4.EORR00 bit is reserved.

Note: When EORRn or EOSRn is set, writing is prohibited to PODRn, PORRn, and POSRn.

EORRn and EOSRn should not be set at the same time. Note:

#### 17.2.5 PmnPFS/PmnPFS HA/PmnPFS BY: Port mn Pin Function Select Register (m = 0 to 9, n = 00 to 15)

Base address:  $PFS = 0x4004_0800$ 

Offset address:  $0x000 + 0x040 \times m + 0x004 \times n$  (PmnPFS) 0x002 + 0x040 × m + 0x004 × n (PmnPFS\_HA) 0x003 + 0x040 × m + 0x004 × n (PmnPFS\_BY)

Bit position: 28 27 26 25 24 23 22 21 20 19 17 16 31 30 29 18 Bit field: PSEL[4:0] PMR Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0\*1 Bit position: 12 11 10 6 14 13 8 1 NCOD PCR PDR PIDR PODR Bit field: ASEL ISEL EOFR[1:0] 0 Value after reset: 0 0 0 0 0 0 0 0 0 0\*1 0 0 0

| Bit   | Symbol    | Function  | R/W |
|-------|-----------|---|-----|
| 0     | PODR      | Port Output Data  | R/W |
|       |           | 0: Low output<br>1: High output   |     |
| 1     | PIDR      | Pmn State   | R   |
|       |           | 0: Low level<br>1: High level   |     |
| 2     | PDR       | Port Direction  | R/W |
|       |           | <ul><li>0: Input (functions as an input pin)</li><li>1: Output (functions as an output pin)</li></ul> |     |
| 3     | -         | This bit is read as 0. The write value should be 0.   | R/W |
| 4     | PCR       | Pull-up Control   | R/W |
|       |           | Disable input pull-up     Enable input pull-up  |     |
| 5     | _         | This bit is read as 0. The write value should be 0.   | R/W |
| 6     | NCODR     | N-Channel Open-Drain Control  | R/W |
|       |           | 0: CMOS output 1: NMOS open-drain output  |     |
| 11:7  | _         | These bits are read as 0. The write value should be 0.  | R/W |
| 13:12 | EOFR[1:0] | Event on Falling/Event on Rising*2  | R/W |
|       |           | 0 0: Don't care 0 1: Detect rising edge 1 0: Detect falling edge 1 1: Detect both edges               |     |
| 14    | ISEL      | IRQ Input Enable  | R/W |
|       |           | <ul><li>0: Not used as an IRQn input pin</li><li>1: Used as an IRQn input pin</li></ul>               |     |
| 15    | ASEL      | Analog Input Enable   | R/W |
|       |           | <ul><li>0: Not used as an analog pin</li><li>1: Used as an analog pin</li></ul>                       |     |

х

RA2E2 User's Manual 17. I/O Ports

| Bit   | Symbol    | Function  | R/W |
|-------|-----------|---|-----|
| 16    | PMR       | Port Mode Control  0: Used as a general I/O pin  1: Used as an I/O port for peripheral functions                                      | R/W |
| 23:17 | _         | These bits are read as 0. The write value should be 0.  | R/W |
| 28:24 | PSEL[4:0] | Peripheral Select These bits select the peripheral function. For individual pin functions, see the associated tables in this chapter. | R/W |
| 31:29 | _         | These bits are read as 0. The write value should be 0.  | R/W |

Note 1. The initial value of P108, P201, and P300 is not 0x000000000. The initial value of P108 is 0x00010010, P201 is 0x00000010, and P300 is 0x00010010.

Note 2. Supported for port 1 and port 2.

Port mn Pin Function Select Register (PmnPFS/PmnPFS\_HA/PmnPFS\_BY) is a 32-bit, 16-bit, or 8-bit read/write control register that selects the port mn pin function, and is accessed in 32-bit units. PmnPFS\_HA (PmnPFS[15:0] bits) is accessed in 16-bit units. PmnPFS BY (PmnPFS[7:0] bits) is accessed in 8-bit units.

#### PODR bit (Port Output Data), PIDR bit (Port State), PDR bit (Port Direction)

The PDR, PIDR, and PODR bits serve the same function as the PCNTR. When these bits are read, the PCNTR value is read.

#### **PCR bit (Pull-up Control)**

The PCR bit enables or disables an input pull-up resistor on the individual port pins. When a pin is in the input state with the associated bit in PmnPFS.PCR set to 1, the pull-up resistor connected to the pin is enabled. When a pin is set as a general port output pin, or a peripheral function output pin, the pull-up resistor for the pin is disabled regardless of the PCR setting. The pull-up resistor is also disabled in the reset state. Bits associated with non-existent pins are reserved. Reserved bits are read as 0. The write value should be 0.

#### **NCODR bit (N-Channel Open-Drain Control)**

The NCODR bit specifies the output type for the port pins. Bits associated with non-existent pins are reserved. Reserved bits are read as 0. The write value should be 0.

#### EOFR[1:0] bits (Event on Falling/Event on Rising)

The EOFR[1:0] bits select the edge detection method for the port group input signal. These bits support rising, falling, or both edge detections. When the EOFR[1:0] bits are set to 01b, 10b, or 11b, the input enable of the I/O cell is asserted. Following that, the event pulse is input from the external pin, and the GPIO outputs the event pulse to the ELC. Bits associated with non-existent pins are reserved. Reserved bits are read as 0. The write value should be 0.

#### ISEL bit (IRQ Input Enable)

The ISEL bit specifies IRQ input pins. This setting can be used in combination with the peripheral functions, although an IRQn (external pin interrupt) of the same number must only be enabled for one pin.

#### **ASEL bit (Analog Input Enable)**

The ASEL bit specifies analog pins. When a pin is set as an analog pin by this bit:

- 1. Specify it as a general I/O port in the Port Mode Control bit (PmnPFS.PMR)\*1.
- 2. Disable the pull-up resistor in the Pull-up Control bit (PmnPFS.PCR).
- 3. Specify the input in the Port Direction bit (PmnPFS.PDR). The pin state cannot be read at this point. The PmnPFS register is protected by the Write-Protect Register (PWPR). Release write-protect before modifying the register.

Note 1. When the D/A converter output level is output to a port, select the I/O port for peripheral functions using the Port Mode Control bit to set the D/A output with the PmnPFS.PSEL bit.

The ISEL bit for an unspecified IRQn is reserved. The ASEL bit for an unspecified analog I/O pin is reserved.

#### **PMR bit (Port Mode Control)**

The PMR bit specifies the port pin function. Bits associated with non-existent pins are reserved. The write value should be 0.




RA2E2 User's Manual 17. I/O Ports

#### PSEL[4:0] bits (Peripheral Select)

The PSEL[4:0] bits assign the peripheral function. For details on the peripheral settings for each product, see section 17.6. Peripheral Select Settings for Each Product.

# 17.2.6 PWPR: Write-Protect Register



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 5:0 | _      | These bits are read as 0. The write value should be 0.  | R/W |
| 6   | PFSWE  | PmnPFS Register Write Enable  0: Writing to the PmnPFS register is disabled  1: Writing to the PmnPFS register is enabled | R/W |
| 7   | BOWI   | PFSWE Bit Write Disable  0: Writing to the PFSWE bit is enabled  1: Writing to the PFSWE bit is disabled                  | R/W |


## PFSWE bit (PmnPFS Register Write Enable)

Writing to the PmnPFS register is enabled only when the PFSWE bit is set to 1. You must first write 0 to the B0WI bit before setting PFSWE to 1.

# **B0WI bit (PFSWE Bit Write Disable)**

Writing to the PFSWE bit is enabled only when the B0WI bit is set to 0.

# 17.2.7 PRWCNTR: Port Read Wait Control Register



| Bit | Symbol    | Function   | R/W |
|-----|-----------|--|-----|
| 1:0 | WAIT[1:0] | Wait Cycle Control   | R/W |
|     |           | <ul><li>0 0: Setting prohibited</li><li>0 1: Insert a 1-cycle wait</li><li>1 0: Insert a 2-cycle wait</li><li>1 1: Insert a 3-cycle wait</li></ul> |     |
| 7:2 | _         | These bits are read as 0. The write value should be 0.   | R/W |

# WAIT[1:0] bits (Wait Cycle Control)

The WAIT[1:0] bits specify the number of wait cycles for accessing the PCNTR2 and PFS registers, and reading the port pin state by ELC event.

# 17.3 Operation

#### 17.3.1 General I/O Ports

All pins except P108 and P300 operate as general I/O ports after reset. General I/O ports are organized as 16 bits per port and can be accessed by port with the Port Control Registers (PCNTRn, where n = 1 to 4), or by individual pins with the Port mn Pin Function Select register. For details on these registers, see section 17.2. Register Descriptions.

Each port has the following bits:

- Port Direction bit (PDRn), which selects input or output direction
- Port Output Data bit (PODRn), which holds data for output
- Port Input Data bit (PIDRn), which indicates the pin states
- Event Input Data bit (EIDRn), which indicates the pin state when an ELC PORT1 or 2 signal occurs
- Port Output Set bit (POSRn), which indicates the output value when a software write occurs
- Port Output Reset bit (PORRn), which indicates the output value when a software write occurs
- Event Output Set bit (EOSRn), which indicates the output value when an ELC PORT1 or 2 signal occurs
- Event Output Reset bit (EORRn), which indicates the output value when an ELC PORT1 or 2 signal occurs.

#### 17.3.2 Port Function Select

The following port functions are available for configuring each pin:

- I/O configuration: CMOS output or NMOS open-drain output, pull-up control, and drive strength
- General I/O port: Port direction, output data setting, and read input data
- Alternate function: Configured function mapping to the pin.

Each pin is associated with a Port mn Pin Function Select register (PmnPFS), which includes the associated PODR, PIDR, and PDR bits. In addition, the PmnPFS register includes the following:

- PCR: Pull-up resistor control bit that turns the input pull-up MOS on or off
- NCODR: N-channel open-drain control bit that selects the output type for each pin
- EOFR[1:0]: For selecting the edge of the event that input from the port group
- ISEL: IRQ input enable bit to specify an IRQ input pin
- ASEL: Analog input enable bit to specify an analog pin
- PMR: Port mode bit to specify the pin function of each port
- PSEL[4:0]: Port function select bits to select the associated peripheral function.

These configurations can be made by a single-register access to the Port mn Pin Function Select register. For details, see section 17.2.5. PmnPFS/PmnPFS\_HA/PmnPFS\_BY: Port mn Pin Function Select Register (m = 0 to 9, n = 00 to 15).

# 17.3.3 Port Group Function for ELC

In the MCU, Port 1 and Port 2 are assigned for the ELC port group function.

# 17.3.3.1 Behavior When ELC PORT1 or 2 is Input from ELC

The MCU supports the two functions described in this section when an ELC\_PORT1 or 2 signal comes from the ELC.

#### (1) Input to EIDR

For the GPI function (PDR = 0 and PMR = 0 in the PmnPFS register), when an ELC\_PORT1 or 2 signal comes from the ELC, the input enable of the I/O cell is asserted, and data from the external pins are read into the EIDR bit. See Figure 17.2

For the GPO function (PDR = 1) or the peripheral mode (PMR = 1), 0 is input into the EIDR bit from the external pins.






Figure 17.2 Event ports input data

#### (2) Output from PODR by EOSR and EORR

When an ELC\_PORT1 or 2 signal occurs, the data is output from the PODR to the external pin based on the settings in the EOSR and EORR registers.

- If EOSR is set to 1, when an ELC\_PORT1 or 2 signal occurs, the PODR register outputs 1 to the external pin. Otherwise, when EOSR = 0, the PODR value is retained.
- If EORR is set to 1, when ELC\_PORT1 or 2 signal occurs, the PODR register outputs 0 to the external pin. Otherwise, when EORR = 0, the PODR value is retained.




Figure 17.3 Event ports output data

# 17.3.3.2 Behavior When an Event Pulse is Output to ELC

To output the event pulse from the external pins to the ELC, set the EOFR[1:0] bits in the PmnPFS register. For details, see section 17.2.5. PmnPFS/PmnPFS\_HA/PmnPFS\_BY: Port mn Pin Function Select Register (m = 0 to 9, n = 00 to 15). When the EOFR[1:0] bits are set, the input enable of the I/O cell is asserted.

Data from the external pin is the input. For example, for Port 1, when the data is input from P100 to P103, P108 to P112, the data of those 9 pins is organized by OR logic. This data is formed into a one-shot pulse that goes to the ELC. The operation of Port 2 is also the same as Port 1. See Figure 17.4.




Figure 17.4 Generation of event pulse

#### 17.3.4 Wait Function for Port Read

Wait cycles for reading the port input data can be set in the PRWCNTR.WAIT[1:0] bits as follows:

- Read port input data (PIDR) by reading the PCNTR2 or PFS register.
- Latch port pin state to Event Input Data Register (EIDR) when an ELC PORT1 or 2 signal occurs.

The number of access cycles is the value in PRWCNTR.WAIT[1:0] plus 1. For example, if PRWCNTR.WAIT[1:0] is set as 2'b10, then the wait is 2 cycles, and access is 3 clock cycles.

Table 17.3 shows the relationship of voltage, frequency, and wait cycles.

Table 17.3 Relationship between voltage, frequency, and wait cycles

| vcc             | Access cycles*1 | Wait cycles*2 |
|-----------------|-----------------|---------------|
| More than 2.7 V | 2 to 4          | 1 to 3        |
| 2.4 to 2.7 V    | 3 to 4          | 2 to 3        |
| 1.8 to 2.4 V    | 4               | 3             |
| 1.6 to 1.8 V    | 2 to 4          | 1 to 3        |

Note 1. Bus latency is not included.

Note 2. Number of wait cycles to set in Port Read Wait Control Register (PRWCNTR).

# 17.4 Handling of Unused Pins

Table 17.4 shows how to handle unused pins.

Table 17.4 Handling of unused pins (1 of 2)

| Pin name        | Description  |  |
|-----------------|--|--|
| P201/MD         | Use as a mode pin  |  |
| RES             | Connect to VCC through a resistor (pulling up)   |  |
| P200/NMI        | Connect to VCC through a resistor (pulling up)   |  |
| P1x to P4x, P9x | <ul> <li>If the direction setting is for input (PCNTR1.PDRn = 0), connect the associated pin to VCC (pulled up) through a resistor or to VSS (pulled down) through a resistor*1 *2</li> <li>If the direction setting is for output (PCNTR1.PDRn = 1), release the pin*1</li> </ul> |  |

Table 17.4 Handling of unused pins (2 of 2)

| Pin name | Description   |
|----------|---|
|          | If the direction setting is for input (PCNTR1.PDRn = 0), connect the associated pin to VCC (pulled up) through a resistor or to VSS (pulled down) through a resistor.*1 |
| VREFH0   | Connect to VCC  |
| VREFL0   | Connect to VSS  |

Note 1. Clear the PmnPFS.PMR, PmnPFS.ISEL, PmnPFS.PCR, and PmnPFS.ASEL bits to 0.

Note 2. P108, P201, and P300 should be enabled for input pull-up from the initial value (PmnPFS.PCR = 1).

# 17.5 Usage Notes

# 17.5.1 Procedure for Specifying the Pin Functions

To specify the I/O pin functions:

- 1. Clear the B0WI bit in the PWPR register. This enables writing to the PFSWE bit in the PWPR register.
- 2. Set 1 to the PFSWE bit in the PWPR register. This enables writing to the PmnPFS register.
- 3. Clear the Port Mode Control bit in the PMR to 0 for the target pin to select the general I/O port.
- 4. Specify the I/O function for the pin through the PSEL[4:0] bits settings in the PmnPFS register.
- 5. Set the PMR bit to 1 as required to switch to the selected I/O function for the pin.
- 6. Clear the PFSWE bit in the PWPR register. This disables writing to the PmnPFS register.
- 7. Set 1 to the B0WI bit in the PWPR register. This disables writing to the PFSWE bit in the PWPR register.

#### 17.5.2 Procedure for Using Port Group Input

To use the port group input (port 1 and port 2):

- 1. Set the ELSRx.ELS[7:0] bits to all 0 to ignore unexpected pulses. For more information, see section 16, Event Link Controller (ELC).
- 2. Set the EOFR[1:0] bits of the PmnPFS register to specify the rising, falling, or both edge detections.
- 3. Execute a dummy read or wait for a short time, for example 100 ns. Ignoring of unexpected pulses depends on the initial value of the external pin.
- 4. Set the ELSRx.ELS[7:0] bits to enable the event signals.

#### 17.5.3 Port Output Data Register (PODR) Summary

This register outputs data as follows:

- 1. Outputs 0 if PCNTR4.EORR is set to 1 when ELC\_PORT1 or 2 signal occurs.
- 2. Outputs 1 if PCNTR4.EOSR is set to 1 when ELC PORT1 or 2 signal occurs.
- 3. Outputs 0 if PCNTR3.PORR is set to 1.
- 4. Outputs 1 if PCNTR3.POSR is set to 1.
- 5. Outputs 0 or 1 because PCNTR1.PODRn is set.
- 6. Outputs 0 or 1 because PmnPFS.PODRn is set.

Numbers in this list correspond to the priority for writing to the PODRn. For example, if 1. and 3. from the list occur at the same time, the higher priority event 1. is executed.

# 17.5.4 Notes on Using Analog Functions

To use an analog function, set the Port Mode Control bit (PMR) and the Port Direction bit (PDRn) to 0 so that the pin acts as a general input port. Next, set the Analog Input Enable bit (ASEL) in the Port mn Pin Function Select Register (PmnPFS.ASEL) to 1.



# 17.6 Peripheral Select Settings for Each Product

This section describes the pin function select configuration by the PmnPFS register. Some pin names have a \_A, \_B, \_C, \_D, \_E, or \_F suffix. The suffix can be ignored when assigning functionality, but assigning the same function to two or more pins simultaneously is prohibited. Only the allowed values (functions) should be specified in the PSEL bits of PmnPFS. If a value that is not allowed for the register is specified, the correct operation is not guaranteed.

Table 17.5 Register settings for input/output pin function (PORT0)

|                    |           | Pin          |              |       |        |
|--------------------|-----------|--------------|--------------|-------|--------|
| PSEL[4:0] settings | Function  | P010         | P011         | P014  | P015   |
| 00000ь             | (initial) | Hi-Z         |              |       |        |
| ASEL bit           |           | AN005/VREFH0 | AN006/VREFL0 | AN009 | AN010  |
| ISEL bit           |           | _            | _            | _     | IRQ7_A |
| NCODR bit          |           | _            | _            | _     | _      |
| PCR bit            |           | 1            | 1            | 1     | 1      |
| 24-pin product     |           | 1            | 1            | 1     | 1      |
| 20-pin product     |           | 1            | 1            | 1     | _      |
| 16-pin product     |           | _            | _            | _     | _      |

<sup>✓:</sup> Available—: Setting prohibited

Table 17.6 Register settings for input/output pin function (PORT1)

| PSEL[4:0]      |           | Pin                           |                               |                               |                               |                               |                               |                               |                               |                               |
|----------------|-----------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|
| settings       | Function  | P100                          | P101                          | P102                          | P103                          | P108                          | P109                          | P110                          | P111                          | P112                          |
| 00000b         | (initial) | Hi-Z                          |                               |                               |                               | SWDIO                         | Hi-Z                          |                               |                               |                               |
| 00001b         | AGT       | AGTIO0_A                      | AGTEE0                        | AGTO0                         | AGTOB0_B                      | AGTOA1_B                      | AGTO1_A                       | AGTOA0_A                      | AGTOA0                        | AGTOB0                        |
| 00010b         | GPT       | GTETRGA_A                     | GTETRGB_A                     | GTOWLO_A                      | GTOWUP_A                      | GTOULO_C                      | GTOVUP_A                      | GTOVLO_A                      | _                             | _                             |
| 00011b         | GPT       | GTIOC8B_A                     | GTIOC8A_A                     | GTIOC5B_A                     | GTIOC5A_A                     | GTIOC7B_C                     | GTIOC4A_A                     | GTIOC4B_A                     | GTIOC6A_A                     | GTIOC6B_A                     |
| 00100b         | SCI       | RXD9_E/<br>MISO9_E/<br>SCL9_A | TXD9_E/<br>MOSI9_E/<br>SDA9_E | SCK9_C                        | CTS9_RTS9_E<br>/SS9_E         | TXD9_H/<br>MOSI9_H/<br>SDA9_H | SCK9_F                        | CTS9_RTS9_<br>H/SS9_H         | RXD9_G/<br>MISO9_G/<br>SCL9_G | TXD9_J/<br>MOSI9_J/<br>SDA9_J |
| 00101b         | SCI       | SCK9_E                        | CTS9_RTS9_<br>G/SS9_G         | TXD9_G/<br>MOSI9_G/<br>SDA9_G | RXD9_I/<br>MISO9_I/<br>SCL9_I | CTS9_RTS9_B<br>/SS9_B         | TXD9_B/<br>MOSI9_B/<br>SDA9_B | RXD9_B/<br>MISO9_B/<br>SCL9_B | SCK9_B                        | CTS9_RTS9_I/<br>SS9_I         |
| 00110b         | SPI       | MISOA_A                       | MOSIA_A                       | RSPCKA_A                      | SSLA0_A                       | MOSIA_C                       | MISOA_C                       | SSLA0_C                       | _                             | _                             |
| 00111b         | IIC/I3C   | _                             | _                             | _                             | _                             | _                             | _                             | _                             | _                             | _                             |
| 01000b         | KINT      | KR00                          | KR01                          | KR02                          | KR03                          | _                             | KR01_B                        | KR00_B                        | KR03_B                        | KR02_B                        |
| 01001b         | CLKOUT    | _                             | _                             | _                             | _                             | _                             | CLKOUT_B                      | _                             | _                             | _                             |
| 01010b         | CAC/ADC12 | _                             | _                             | ADTRG0_A                      | _                             | _                             | _                             | _                             | _                             | _                             |
| ASEL bit       |           | _                             | _                             | _                             | _                             | _                             | _                             | _                             | _                             | _                             |
|                |           | AN022                         | AN021                         | AN020                         | AN019                         | _                             | _                             | _                             | _                             | _                             |
| ISEL bit       |           | IRQ2_A                        | IRQ1_A                        | IRQ4_C                        | IRQ6_C                        | IRQ5_C                        | IRQ7_C                        | IRQ3_A                        | IRQ4_A                        | IRQ1_C                        |
| NCODR bit      |           | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             |
| PCR bit        |           | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             |
| 24-pin product |           | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             |
| 20-pin product |           | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | _                             |
| 16-pin product |           | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | 1                             | _                             | _                             |

<sup>✓:</sup> Available
—: Setting prohibited

Table 17.7 Register settings for input/output pin function (PORT2) (1 of 2)

|                    |           | Pin  |      |       |
|--------------------|-----------|------|------|-------|
| PSEL[4:0] settings | Function  | P200 | P201 | P205  |
| 00000ь             | (initial) | Hi-Z | •    |       |
| 00001b             | AGT       | _    | _    | AGTO1 |
| 00010b             | GPT       | _    | _    | _     |
| 00011b             | GPT       | _    | _    | _     |

Table 17.7 Register settings for input/output pin function (PORT2) (2 of 2)

|                    |           | Pin  |      |                       |
|--------------------|-----------|------|------|-----------------------|
| PSEL[4:0] settings | Function  | P200 | P201 | P205                  |
| 00100b             | SCI       | _    | _    | TXD9_I/MOSI9_I/SDA9_I |
| 00101b             | SCI       | _    | _    | CTS9_RTS9_A/SS9_A     |
| 00110b             | SPI       | _    | _    | _                     |
| 00111b             | IIC/I3C   | _    | _    | _                     |
| 01000b             | KINT      | _    | _    | KR01_A                |
| 01001b             | CLKOUT    | _    | _    | CLKOUT_A              |
| 01010b             | CAC/ADC12 | _    | _    | _                     |
| ASEL bit           |           | _    | _    | _                     |
| ISEL bit           |           | _    | _    | IRQ1                  |
| NCODR bit          |           | _    | 1    | 1                     |
| PCR bit            |           | _    | 1    | 1                     |
| 24-pin product     |           | 1    | 1    | 1                     |
| 20-pin product     |           | 1    | 1    | _                     |
| 16-pin product     |           | 1    | 1    | _                     |

<sup>✓:</sup> Available
—: Setting prohibited

Table 17.8 Register settings for input/output pin function (PORT3)

|                    |           | Pin                   |
|--------------------|-----------|-----------------------|
| PSEL[4:0] settings | Function  | P300                  |
| 00000ь             | (initial) | SWCLK                 |
| 00001b             | AGT       | AGTOB1_A              |
| 00010ь             | GPT       | GTOUUP_C              |
| 00011b             | GPT       | GTIOC7A_C             |
| 00100ь             | SCI       | RXD9_H/MISO9_H/SCL9_H |
| 00101b             | SCI       | SCK9_G                |
| 00110b             | SPI       | RSPCKA_C              |
| ASEL bit           | _         |                       |
| ISEL bit           | IRQ0_C    |                       |
| NCODR bit          |           | ✓                     |
| PCR bit            | ✓         |                       |
| 24-pin product     | ✓         |                       |
| 20-pin product     | ✓         |                       |
| 16-pin product     |           | ✓                     |

<sup>✓:</sup> Available
—: Setting prohibited

Table 17.9 Register settings for input/output pin function (PORT4) (1 of 2)

|                    |           | Pin                   |                       |
|--------------------|-----------|-----------------------|-----------------------|
| PSEL[4:0] settings | Function  | P400                  | P401                  |
| 00000ь             | (initial) | Hi-Z                  |                       |
| 00001b             | AGT       | AGTIO1_C              | AGTEE1_A              |
| 00010b             | GPT       | _                     | GTETRGA_B             |
| 00011b             | GPT       | GTIOC9A_A             | GTIOC9B_A             |
| 00100ь             | SCI       | SCK9_D                | CTS9_RTS9_F/SS9_F     |
| 00101b             | SCI       | TXD9_F/MOSI9_F/SDA9_F | RXD9_F/MISO9_F/SCL9_F |
| 00110b             | SPI       | _                     | _                     |
| 00111b             | IIC/I3C   | SCL0_A                | SDA0_A                |
| 01001b             | CLKOUT    | _                     | _                     |
| 01010b             | CAC/ADC12 | CACREF_C              | _                     |
| ASEL bit           |           | _                     | _                     |

**Table 17.9** Register settings for input/output pin function (PORT4) (2 of 2)

|                    |          |        | Pin  |  |  |
|--------------------|----------|--------|------|--|--|
| PSEL[4:0] settings | Function | P400   | P401 |  |  |
| ISEL bit           |          | IRQ0_A | IRQ5 |  |  |
| NCODR bit          |          | 1      | 1    |  |  |
| PCR bit            |          | 1      | ✓    |  |  |
| 24-pin product     |          | _      | _    |  |  |
| 20-pin product     |          | _      | _    |  |  |
| 16-pin product     |          | 1      | 1    |  |  |

Register settings for input/output pin function (PORT9) **Table 17.10** 

|                    |           | Pin                   |
|--------------------|-----------|-----------------------|
| PSEL[4:0] settings | Function  | P914                  |
| 00000Ь             | (initial) | Hi-Z                  |
| 00001b             | AGT       | AGTOA1_A              |
| 00010ь             | GPT       | GTETRGB_F             |
| 00100ь             | SCI       | RXD9_J/MISO9_J/SCL9_J |
| 00101b             | SCI       | SCK9_H                |
| 01000Ь             | KINT      | KR00_A                |
| NCODR bit          |           | ✓                     |
| PCR bit            |           | ✓                     |
| 24-pin product     | ✓         |                       |
| 20-pin product     | _         |                       |
| 16-pin product     |           | _                     |

<sup>✓:</sup> Available
—: Setting prohibited

<sup>✓:</sup> Available
—: Setting prohibited

# 18. Key Interrupt Function (KINT)

# 18.1 Overview

The key interrupt function (KINT) generates the key interrupt by detecting rising or falling edge on the key interrupt input pins. Figure 18.1 shows a block diagram and Table 18.1 lists the input pins.




Figure 18.1 KINT block diagram


All key return factors are merged by an OR gate, and the key interrupt signal, KEY\_INTKR, is the output of the AND gate to mask the merged key return factor by the KEY\_INTKR mask signal. When using KRF.KIFn flag (KRCTL.KRMD = 1), the KEY\_INTKR mask signal is used as the output mask that is asserted by clearing KRF.KIFn flag.

Table 18.1 KINT I/O pins

| Pin name     | I/O   | Function                 |
|--------------|-------|--------------------------|
| KR00 to KR03 | Input | Key interrupt input pins |

# 18.2 Register Descriptions

# 18.2.1 KRCTL: Key Return Control Register




| Bit | Symbol | Function   |  |
|-----|--------|--|--|
| 0   | KREG   | Detection Edge Selection (KR00 to KR03 pins)               |  |
|     |        | 0: Falling edge<br>1: Rising edge                          |  |
| 6:1 |        | nese bits are read as 0. The write value should be 0.      |  |
| 0.1 | _      | These bits are read as 0. The write value should be 0.     |  |
| 7   | KRMD   | sage of Key Interrupt Flags (KRF.KIF0 to KRF.KIF3)         |  |
|     |        | Do not use key interrupt flags     Use key interrupt flags |  |

The KRCTL register controls the usage of the key interrupt flags, KRF.KIFn (n = 0 to 3), and sets the detection edge.

# 18.2.2 KRF: Key Return Flag Register

Base address: KINT = 0x4008\_0000

Offset address: 0x04



| Bit | Symbol       | Function  |  |
|-----|--------------|---|--|
| 3:0 | KIF3 to KIF0 | y Interrupt Flag n                                    |  |
|     |              | O: No interrupt detected I: Interrupt detected        |  |
| 7:4 | _            | nese bits are read as 0. The write value should be 0. |  |

The KRF register controls the key interrupt flags, KIFn.


When KRCTL.KRMD = 0, setting the KIFn flag to 1 is prohibited. When setting the KIFn flag to 1, the KIFn value does not change.

To clear the KIFn flag, confirm the target flag is 1 before writing 0 to the bit, then write 1 to the other flags.

# 18.2.3 KRM: Key Return Mode Register

Base address: KINT = 0x4008\_0000

Offset address: 0x08



| Bit | Symbol         | Function   |  |
|-----|----------------|--|--|
| 3:0 | KIMC3 to KIMC0 | Cey Interrupt Mode Control n   |  |
|     |                | Do not detect key interrupt signals     Detect key interrupt signals |  |
| 7:4 | _              | hese bits are read as 0. The write value should be 0.                |  |

The KRM register sets the key interrupt mode.

An interrupt is generated when the target bit in the KRM register is set while a low level (KRCTL.KREG = 0) or a high level (KRCTL.KREG = 1) is being input to the KR0n pin. To ignore this interrupt, set the KRM register after disabling the interrupt handling.

KINT can be assigned in the PmnPFS.PSEL[4:0] bits. The on-chip pull-up resistors can also be applied by setting the associated key interrupt input pin in the pull-up resistor. For details, see section 17, I/O Ports.

# 18.3 Operation

# 18.3.1 Operation When Not Using the Key Interrupt Flags (KRCTL.KRMD = 0)

A key interrupt signal, KEY\_INTKR, is generated when the valid edge specified in the KRCTL.KREG bit is input to a KR0n pin. To identify the channel to which the valid edge is input, read the port register and check the port level after the KEY INTKR signal is generated.

The KEY\_INTKR signal changes based on the input level of the KR0n pin.




Figure 18.2 Operation of KEY\_INTKR signal when a key interrupt is input to a single channel

Figure 18.3 shows the operation when a valid edge is input to multiple KR0n pins. The KEY\_INTKR signal is set while a low level is being input to one pin (when KRCTL.KREG = 0). Therefore, even if a falling edge is input to another pin in this period, the KEY\_INTKR signal is not generated again. See [1] in Figure 18.3.




Figure 18.3 Operation of KEY\_INTKR signal when key interrupts are input to multiple channels

# 18.3.2 Operation When Using the Key Interrupt Flags (KRCTL.KRMD = 1)

The KEY\_INTKR signal is generated when the valid edge specified in the KRCTL.KREG bit is input to KR0n pins. To identify the channels to which the valid edge is input, read the KRF register after the KEY\_INTKR signal is generated. If the KRCTL.KRMD bit is set to 1, clear the KEY\_INTKR signal by clearing the associated bit in the KRF register.

As Figure 18.4 shows, only one interrupt is generated each time a falling edge is input to one channel, (when KRCTL.KREG = 0), regardless of whether the KRF.KIFn flag is cleared before or after a rising edge is input.




Figure 18.4 Basic operation of KEY\_INTKR signal when key interrupt flag is used

Figure 18.5 shows the operation when a valid edge is input to multiple KR0n pins. A falling edge is also input to the KR01 and KR02 pins after a falling edge is input to the KR00 pin (when KRCTL.KREG = 0). The KRF.KIF1 flag is set when the KRF.KIF0 flag is cleared. The KEY\_INTKR signal is negated 1 PCLKB clock cycle, after the KRF.KIF0 flag is cleared. See [1] in Figure 18.5.

Also, after a falling edge is input to the KR02 pin, the KRF.KIF2 flag is set. The KRF.KIF1 flag is cleared at time [2] in the figure. The KEY\_INTKR signal is negated 1 PCLKB clock cycle, after the KRF.KIF1 flag is cleared. See [3] in the figure. It is therefore possible to generate each key interrupt when a valid edge is input to multiple channels.

18. Key Interrupt Function (KINT)

Figure 18.5 Operation of KEY\_INTKR signal when key interrupts are input to multiple channels

# 18.4 Usage Notes

- If the KEY INTKR signal is used as the snooze request, the KRCTL.KRMD bit should be set to 0.
- If the KEY\_INTKR signal is used as the interrupt source for returning to Normal mode from Snooze and Software Standby modes, the KRCTL.KRMD bit should be set to 1.
- When KINT is assigned to a pin, this pin input is always enabled in the Software Standby mode, and if the pin level changes, the associated KRF.KIFn flag can be set. Therefore, a KEY\_INTKR signal might be generated on canceling Software Standby mode. To ignore changes to the KR0n pin during a Software Standby, clear the associated KRM.KIMCn bit before entering Software Standby. After canceling Software Standby mode, the KRF.KIFn flag should be cleared before the associated KRM.KIMCn bit can be set.

# 19. Port Output Enable for GPT (POEG)

# 19.1 Overview

The Port Output Enable (POEG) function can place the General PWM Timer (GPT) output pins in the output disable state in one of the following ways:

- Input level detection of the GTETRGn (n = A, B) pins
- Output-disable request from the GPT
- Oscillation stop detection of the clock generation circuit
- Register settings

The GTETRGn (n = A, B) pins can be used as GPT external trigger input pins.

Table 19.1 lists the POEG specifications, Figure 19.1 shows a block diagram, and Table 19.2 lists the input pins.

Table 19.1 POEG specifications

| Parameter   | Specifications   |  |  |  |
|---|--|--|--|--|
| Output-disable control through input level detection      | The GPT output pins can be disabled when a GTETRGn rising edge or falling edge is sampled after polarity and filter selection.   |  |  |  |
| Output-disable request from the GPT                       | When the GTIOCxA pin and the GTIOCxB pin are driven to an active level simultaneously, the GPT generates an output-disable request to the POEG. Through reception of these requests, the POEG can control whether the GTIOCxA and GTIOCxB pins are output-disabled.  |  |  |  |
| Output-disable control through oscillation stop detection | The GPT output pins can be disabled when oscillation of the clock generation circuit stops.  |  |  |  |
| Output-disable control by software (registers)            | The GPT output pins can be disabled by modifying the register settings.  |  |  |  |
| Interrupt   | Interrupts are generated in response when the port GTETRGn input detected.     Interrupts are generated in response when the GPTx output-disable request detected.   |  |  |  |
| External trigger output to the GPT                        | The GTETRGn signals can be output to the GPT after polarity and filter selection. (count start, count stop, count clear, up-count, down-count, or input capture function)  |  |  |  |
| Noise filtering   | <ul> <li>For input from the GTETRGn pins, PCLKB/1, PCLKB/8, PCLKB/32, or PCLKB/128 can be selected as the noise filtering clock. (Filtering is performed by sampling the input signals three times using the selected clock.)</li> <li>Positive or negative polarity can be selected for any of the GTETRGn input pins.</li> <li>Signal state after polarity and filter selection can be monitored.</li> </ul> |  |  |  |

Note: n = A, B, x = 4 to 9




Figure 19.1 POEG block diagram

Table 19.2 POEG input pins


| Pin name I/O |       | Description  |  |
|--------------|-------|--|--|
| GTETRGA      | Input | GPT output pin output-disable request signal or GPT external trigger input pin A |  |
| GTETRGB      | Input | GPT output pin output-disable request signal or GPT external trigger input pin B |  |

# 19.2 Register Descriptions

# 19.2.1 POEGGn : POEG Group n Setting Register (n = A, B)

Base address: POEG = 0x4004\_2000

Offset address: 0x000 (POEGGA)
0x100 (POEGGB)



| Bit   | Symbol    | Function  | R/W               |  |
|-------|-----------|---|-------------------|--|
| 0     | PIDF      | Port Input Detection Flag  0: No output-disable request from the GTETRGn pin occurred  1: Output-disable request from the GTETRGn pin occurred.   | R/W <sup>*1</sup> |  |
| 1     | IOCF      | Detection Flag for GPT Output-Disable Request  0: No output-disable request from GPT occurred.  1: Output-disable request from GPT occurred.  | R/W*1             |  |
| 2     | _         | This bit is read as 0. The write value should be 0.   | R/W               |  |
| 3     | SSF       | Software Stop Flag  0: No output-disable request from software occurred  1: Output-disable request from software occurred   | R/W               |  |
| 4     | PIDE      | Port Input Detection Enable  0: Disable output-disable requests from the GTETRGn pins  1: Enable output-disable requests from the GTETRGn pins  | R/W*2             |  |
| 5     | IOCE      | Enable for GPT Output-Disable Request  0: Disable output-disable requests from GPT  1: Enable output-disable requests from GPT  | R/W*2             |  |
| 6     | _         | This bit is read as 0. The write value should be 0.   | R/W               |  |
| 15:7  | _         | These bits are read as 0. The write value should be 0.  | R/W               |  |
| 16    | ST        | GTETRGn Input Status Flag  0: GTETRGn input after filtering was 0  1: GTETRGn input after filtering was 1   | R                 |  |
| 27:17 | _         | These bits are read as 0. The write value should be 0.  | R/W               |  |
| 28    | INV       | GTETRGn Input Reverse  0: Input GTETRGn as-is 1: Input GTETRGn in reverse   | R/W               |  |
| 29    | NFEN      | Noise Filter Enable  0: Disable noise filtering  1: Enable noise filtering  | R/W               |  |
| 31:30 | NFCS[1:0] | Noise Filter Clock Select  0 0: Sample GTETRGn pin input level three times every PCLKB 0 1: Sample GTETRGn pin input level three times every PCLKB/8 1 0: Sample GTETRGn pin input level three times every PCLKB/32 1 1: Sample GTETRGn pin input level three times every PCLKB/128 | R/W               |  |

Note 1. Only 0 can be written to clear the flag.

Note 2. Can be modified only once after a reset.

The POEGGn (n = A, B) registers control the output-disable state of the GPT pins, interrupts, and the external trigger input to the GPT.

The register POEGGA response to GTETRGA pin, GPT's group A output-disable request. The register POEGGB response to GTETRGB pin, GPT's group B output-disable request.

# 19.3 Output-Disable Control Operation

If any of the following conditions is satisfied, the GTIOCxA, GTIOCxB, and the 3-phase PWM output for BLDC motor control pins can be set to output-disable:

- Input level or edge detection of the GTETRGn pins When POEGGn.PIDE is 1, the POEGGn.PIDF flag is set to 1.
- Output-disable request from the GPT When POEGGn.IOCE is 1, the POEGGn.IOCF flag is set to 1 if the disable request is enabled by GTINTAD. The GTINTAD.GRPABH and GTINTAD.GRPABL settings apply to the group selected by the GPT register GTINTAD.GRP[1:0] or OPSCR.GRP.
- SSF bit setting When POEGGn.SSF is set to 1, the GPT and PWM output are disabled.

The output-disable state is controlled in the GPT module. The output-disable of the GTIOCxA and GTIOCxB pins is set in the GTINTAD.GRP[1:0], GTIOR.OADF[1:0], and GTIOR.OBDF[1:0] bits in GPTx. The output-disable of the 3-phase PWM output for BLDC motor control pins is set in the OPSCR.GRP bit and OPSCR.GODF bit in GPT OPS.

# 19.3.1 Pin Input Level Detection Operation

If the input conditions set in POEGGn.PIDE, POEGGn.NFCS[1:0], POEGGn.NFEN, and POEGGn.INV occur on the GTETRGn pins, the GPT output pins are output-disabled.

# 19.3.1.1 Digital Filter

Figure 19.2 shows high-level detection by the digital filter. When a high level associated with the POEGGn.INV polarity setting is detected three times consecutively with the sampling clock selected in POEGGn.NFCS[1:0], the detected level is recognized as high, and the GPT output pins are output-disabled. If even one low level is detected during this interval, the detected level is not recognized as high. In addition, in an interval where the sampling clock is not output, changes of the levels on the GTETRGn pins are ignored.




Figure 19.2 Example of digital filter operation

#### 19.3.2 Output-Disable Requests from the GPT

For details on the operation, see the description for GTIOC Pin Output Negate Control in section 20, General PWM Timer (GPT).

#### 19.3.3 Output-Disable Control Using Registers

The GPT output pins can be directly controlled by writing 1 to the Software Stop flag, POEGGn.SSF.

# 19.3.4 Release from Output-Disable

To release the GPT output pins placed in the output-disable state, either return them to their initial state with a reset or clear all of the following flags:

- POEGGn.PIDF
- POEGGn.IOCF
- POEGGn.SSF

Writing 0 to the POEGGn.PIDF flag is ignored (the flag is not cleared) if the external input pins, GTETRGn are not disabled and the POEGGn.ST bit is not set to 0.

Writing 0 to the POEGGn.IOCF flag is valid (the flag is cleared) only if all of the GTST.OABHF and GTST.OABLF flags in the GPT are set to 0.

Figure 19.3 shows the release timing for output-disable. The output-disable is released at the beginning of the next count cycle of the GPT after the flag is cleared.




Figure 19.3 Output-disable release timing for GPT pin outputs

# 19.4 Interrupt Sources

The POEG generates an interrupt request for the following factors:

- Output-disable control by the input level detection
- Output-disable request from the GPT

Table 19.3 lists the conditions for interrupt requests.

Table 19.3 Interrupt sources and conditions

| Interrupt source       | Symbol      | Associated flag | Trigger conditions  |  |
|------------------------|-------------|-----------------|---|--|
| POEG group A interrupt | POEG_GROUPA | POEGGA.IOCF     | An output-disable request from a GPT disable request occurre  |  |
|                        |             | POEGGA.PIDF     | An output-disable request from the GTETRGA pin occurred       |  |
| POEG group B interrupt | POEG_GROUPB | POEGGB.IOCF     | An output-disable request from a GPT disable request occurred |  |
|                        |             | POEGGB.PIDF     | An output-disable request from the GTETRGB pin occurred       |  |

# 19.5 External Trigger Output to the GPT

The POEG outputs signals generated by filtering and level detection of GTETRGn pins input signals as the GPT operation trigger signal for the following:

- Count start
- Count stop
- Count clear
- Up-count
- Down-count
- Input capture



For the POEGGn.INV polarity setting signal, when the same level is input three times continuously with the sampling clock selected in POEGGn.NFCS[1:0], that value is output. Set the control registers the same as for the input level detection operation described in section 19.3.1. Pin Input Level Detection Operation The state after filtering can be monitored in POEGGn.ST.

Figure 19.4 shows the output timing of an external trigger to the GPT.




Figure 19.4 Output timing of external trigger to the GPT

#### 19.6 Usage Notes

# 19.6.1 Transition to Software Standby Mode

When using the POEG, do not invoke Software Standby mode. In this mode, the POEG stops and therefore output disable of the pins cannot be controlled.

# 19.6.2 Specifying Pins Associated with the GPT

The POEG controls output-disable only when a pin is associated with the GPT in the PmnPFS.PMR and PmnPFS.PSEL settings. When the pin is specified as a general I/O pin, the POEG does not perform output-disable control.

# 20. General PWM Timer (GPT)

# 20.1 Overview

The General PWM Timer (GPT) is a 16-bit timer with  $GPT16 \times 6$  channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer.

Table 20.1 lists the GPT specifications, Table 20.2 shows the GPT functions, and Figure 20.1 shows a block diagram.

Table 20.1 GPT specifications

| Item      | Description   |
|-----------|---|
| Functions | 16 bits × 6 channels (GPT16m (m = 4 to 9))     Up-counting or down-counting (saw waves) or up/down-counting (triangle waves) for each counter     Clock sources independently selectable for each channel     Two input/output pins per channel     Two output compare/input capture registers per channel     For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use     In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveforms     Registers for setting up frame cycles in each channel with capability for generating interrupts at overflow or underflow     Generation of dead times in PWM operation     Synchronous starting, stopping and clearing counters for arbitrary channels     Count start, count stop, count clear, up-count, down-count, or input capture operation in response to a maximum of 4 ELC events     Count start, count stop, count clear, up-count, down-count, or input capture operation in response to the status of two input pins     Count start, count stop, count clear, up-count, down-count, or input capture operation in response to a maximum of 2 external triggers     Output pin disable function by detected short-circuits between output pins     PWM waveform for controlling brushless DC motors can be generated |
|           | <ul> <li>Compare match A to D event, overflow/underflow event, and input UVW edge event can be output to the ELC</li> <li>Enables the noise filter for input capture and input UVW</li> <li>Bus clock: PCLKB, Core clock: PCLKD</li> </ul>  |

Table 20.2 GPT functions (1 of 2)

| Parameter                                      | Description  |
|--|--|
| Count clock                                    | PCLKD PCLKD/4 PCLKD/16 PCLKD/64 PCLKD/256 PCLKD/1024 |
| Output compare/input capture registers (GTCCR) | GTCCRA<br>GTCCRB                                     |
| Compare/buffer registers                       | GTCCRC GTCCRD GTCCRE GTCCRF                          |
| Cycle setting register                         | GTPR   |
| Cycle setting buffer register                  | GTPBR  |
| I/O pins                                       | GTIOCnA<br>GTIOCnB<br>(n = 4 to 9)                   |
| External trigger input pin*1                   | GTETRGA<br>GTETRGB                                   |

Table 20.2 GPT functions (2 of 2)

| Parameter                   |               | Description  |
|-----------------------------|---------------|--|
| Counter clear sources       |               | GTPR register compare match Input capture Input pin status ELC event input GTETRGn (n = A, B) pin input  |
| Compare match output        | Low output    | Available  |
|                             | High output   | Available  |
|                             | Toggle output | Available  |
| Input capture function      | -             | Available  |
| Automatic addition of dead  | time          | Available (no dead time buffer)  |
| PWM mode                    |               | Available  |
| Phase count function        |               | Available  |
| Buffer operation            |               | Double buffer  |
| One-shot operation          |               | Available  |
| DTC activation              |               | All the interrupt sources  |
| Brushless DC motor contro   | ol function   | Available  |
| Interrupt sources           |               | 6 sources (n = 4 to 9)  • GTCCRA compare match/input capture(GPTn_CCMPA)  • GTCCRB compare match/input capture(GPTn_CCMPB)  • GTCCRC compare match(GPTn_CMPC)  • GTCCRD compare match(GPTn_CMPD)  • GTCNT overflow (GTPR compare match) (GPTn_OVF)  • GTCNT underflow (GPTn_UDF) |
| Event linking (ELC) functio | n             | Available*2  |
| Noise filtering function    |               | Available  |

Note 1. GTETRGn connects to GPT through the POEG module. Therefore, to use the GPT function, supply the POEG clock by clearing the MSTPCRD.MSTPD14 bit.

Note 2. See section 20.5. Operations Linked by ELC.




Figure 20.1 GPT block diagram

Figure 20.2 shows an example using multiple GPTs.




Figure 20.2 Association between GPT channels and module names

Table 20.3 lists the I/O pins.

Table 20.3 GPT I/O pins (1 of 2)

| Channel | Pin name | I/O    | Function   |
|---------|----------|--------|--|
| Common  | GTETRGx  | Input  | External trigger input pin x (input through the POEG)                    |
| GPT16m  | GTIOCmA  | I/O    | GTCCRA register input capture input/output compare output/PWM output pin |
|         | GTIOCmB  | I/O    | GTCCRB register input capture input/output compare output/PWM output pin |
| GPT_OPS | GTOUUP   | Output | 3-phase PWM output for BLDC motor control (positive U-phase)             |
|         | GTOULO   | Output | 3-phase PWM output for BLDC motor control (negative U-phase)             |

Table 20.3 GPT I/O pins (2 of 2)

| Channel | Pin name | I/O    | Function   |
|---------|----------|--------|--|
|         | GTOVUP   | Output | 3-phase PWM output for BLDC motor control (positive V-phase) |
|         | GTOVLO   | Output | 3-phase PWM output for BLDC motor control (negative V-phase) |
|         | GTOWUP   | Output | 3-phase PWM output for BLDC motor control (positive W-phase) |
|         | GTOWLO   | Output | 3-phase PWM output for BLDC motor control (negative W-phase) |

Note: x: A, B m: 4 to 9

# 20.2 Register Descriptions

# 20.2.1 GTWP: General PWM Timer Write-Protection Register

Base address:  $GPT16m = 0x4007 8000 + 0x0100 \times m (m = 4 to 9)$ Offset address: 0x00 Bit position: Bit field: Value after reset: Bit position: Bit field: PRKEY[7:0] WP n Value after reset: 

| Bit   | Symbol     | Function  | R/W |
|-------|------------|---|-----|
| 0     | WP         | Register Write Disable  0: Write to the register enabled  1: Write to the register disabled                     | R/W |
| 7:1   | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 15:8  | PRKEY[7:0] | GTWP Key Code When 0xA5 is written to these bits, writing to the WP bit is permitted. These bits are read as 0. | W   |
| 31:16 | _          | These bits are read as 0. The write value should be 0.  | R/W |

GTWP enables or disables writing to registers to prevent accidental modification. Protection by the GTWP register is only for the writes by the CPU. GTWP does not protect registers from updates that occur in association with CPU writes.

# WP bit (Register Write Disable)

The following is a list of write enabled or disabled registers:

GTSSR, GTPSR, GTCSR, GTUPSR, GTDNSR, GTICASR, GTICBSR, GTCR, GTUDDTYC, GTIOR, GTINTAD, GTST, GTBER, GTCNT, GTCCRA, GTCCRB, GTCCRC, GTCCRD, GTCCRE, GTCCRF, GTPR, GTPBR, GTDTCR, GTDVU.

# PRKEY[7:0] bit (GTWP Key Code)

This bit controls whether the WP bit can be overwritten.

# 20.2.2 GTSTR: General PWM Timer Software Start Register

| Bit  | Symbol    | Function  | R/W |
|------|-----------|---|-----|
| 31:0 | CSTRT0 to | Channel n GTCNT Count Start (n is the same as the bit position value) | R/W |
|      | CSTRTST   | GTCNT counter is not started     GTCNT counter is started             |     |

Note 1. The bits that can be used vary depending on the product. The n in CSTRTn is the same as the GPT channel number. For this product, n is 4 to 9.

The GTSTR starts the GTCNT counter operation for each channel n, where n = 4 to 9.

The GTSTR bit number represents the channel number. The GTSTR register of each channel is shared by all of the channels. The GTCNT counter starts for the channel associated with the GTSTR bit number where 1 is written. Writing 0 has no effect on the status of GTCNT counter and the value of GTSTR register.

For the association between module names and channel numbers, see Figure 20.2.

# CSTRTn bits (Channel n GTCNT Count Start (n = 4 to 9))

The CSTRTn bits start channel n of the GTCNT counter operation. Writing to the GTSTR.CSTRTn bit (n = 4 to 9) has no effect unless the GTSSR.CSTRT bit is set to 1.

The read data shows the counter status of each channel (GTCR.CST bit). A value of 0 means the counter is stopped and 1 means the counter is running.

# 20.2.3 GTSTP: General PWM Timer Software Stop Register

| Bit  | Symbol    | Function   | R/W |
|------|-----------|--|-----|
| 31:0 | CSTOP0 to | Channel n GTCNT Count Stop (n is the same as the bit position value) | R/W |
|      | CSTOP31*1 | 0: GTCNT counter is not stopped                                      |     |
|      |           | 1: GTCNT counter stopped   |     |

Note 1. The bits that can be used vary depending on the product. The n in CSTOPn is the same as the GPT channel number. For this product, n is 4 to 9.

The GTSTP stops the GTCNT counter operation for each channel n, where n = 4 to 9.

The GTSTP bit number represents the channel number. The GTSTP register of each channel is shared by all the channels. The GTCNT counter stops for the channel associated with the GTSTP bit number where 1 is written. Writing 0 has no effect on the status of the GTCNT counter and the value of GTSTP register.

For the association between module names and channel numbers, see Figure 20.2.

#### CSTOPn bits (Channel n GTCNT Count Stop (n = 4 to 9))

The CSTOPn bits stop channel n of the GTCNT counter operation. Writing to the GTSTP.CSTOPn bit (n = 4 to 9) has no effect unless the GTPSR.CSTOP bit is set to 1. The read data shows the counter status of each channel (invert of GTCR.CST bit). A value of 0 means the counter is running and 1 means the counter is stopped.



# 20.2.4 GTCLR: General PWM Timer Software Clear Register

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x0C

| Bit  | Symbol            | Function   | R/W |
|------|-------------------|--|-----|
| 31:0 | CCLR0 to CCLR31*1 | Channel n GTCNT Count Clear (n : the same as bit position value) | W   |
|      |                   | 0: GTCNT counter is not cleared                                  |     |
|      |                   | 1: GTCNT counter is cleared                                      |     |

Note 1. The bits that can be used vary depending on the product. The n of CCLRn is the same as the GPT channel number. For this product, n is 4 to 9.

The GTCLR is a write-only register that clears the GTCNT counter operation for each channel n, where n = 4 to 9.

The GTCLR bit number represents the channel number. The GTCLR register of each channel is shared by all the channels. The GTCNT counter is cleared for the channel associated with the GTCLR bit number where 1 is written. Writing 0 has no effect on the status of GTCNT counter.

For the association between module names and channel numbers, see Figure 20.2.

# CCLRn bits (Channel n GTCNT Count Clear (n = 4 to 9))

When the counting direction flag is set for decrement (GTST.TUCF flag = 0) with saw-wave mode selected in the GTCR.MD[2:0] bits, the value of the GTCNT counter becomes that of the corresponding GTPR register in response to writing 1 to the CCLRn bit. The value of the counter becomes  $0x0000\ 0000$  with other settings. These bits are read as 0.

# 20.2.5 GTSSR: General PWM Timer Start Source Select Register

Base address:  $GPT16m = 0x4007\_8000 + 0x0100 \times m (m = 4 to 9)$ Offset address: 0x10

| Bit position:      | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23 | 22 | 21 | 20 | 19           | 18           | 17           | 16           |  |
|--------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|----|----|----|----|--------------|--------------|--------------|--------------|--|
| Bit field:         | CSTR<br>T   | _           |             | _           | _           | _           | _           | _           | 1  | _  | _  | _  | SSEL<br>CD   | SSEL<br>CC   | SSEL<br>CB   | SSEL<br>CA   |  |
| Value after reset: | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0  | 0  | 0  | 0  | 0            | 0            | 0            | 0            |  |
| Bit position:      | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7  | 6  | 5  | 4  | 3            | 2            | 1            | 0            |  |
| Bit field:         | SSCB<br>FAH | SSCB<br>FAL | SSCB<br>RAH | SSCB<br>RAL | SSCA<br>FBH | SSCA<br>FBL | SSCA<br>RBH | SSCA<br>RBL | _  | _  | _  | _  | SSGT<br>RGBF | SSGT<br>RGBR | SSGT<br>RGAF | SSGT<br>RGAR |  |
| Value after reset: | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0  | 0  | 0  | 0  | 0            | 0            | 0            | 0            |  |

| Bit | Symbol   | Function  | R/W |
|-----|----------|---|-----|
| 0   | SSGTRGAR | GTETRGA Pin Rising Input Source Counter Start Enable  | R/W |
|     |          | Counter start disabled on the rising edge of GTETRGA input     Counter start enabled on the rising edge of GTETRGA input      |     |
| 1   | SSGTRGAF | GTETRGA Pin Falling Input Source Counter Start Enable   | R/W |
|     |          | O: Counter start disabled on the falling edge of GTETRGA input  1: Counter start enabled on the falling edge of GTETRGA input |     |
| 2   | SSGTRGBR | GTETRGB Pin Rising Input Source Counter Start Enable  | R/W |
|     |          | Counter start disabled on the rising edge of GTETRGB input     Counter start enabled on the rising edge of GTETRGB input      |     |
| 3   | SSGTRGBF | GTETRGB Pin Falling Input Source Counter Start Enable   | R/W |
|     |          | Counter start disabled on the falling edge of GTETRGB input     Counter start enabled on the falling edge of GTETRGB input    |     |

| Bit   | Symbol  | Function  | R/W |
|-------|---------|---|-----|
| 7:4   | _       | These bits are read as 0. The write value should be 0.  | R/W |
| 8     | SSCARBL | GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Start Enable  0: Counter start disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0  1: Counter start enabled on the rising edge of GTIOCnA input when GTIOCnB input               | R/W |
| 9     | SSCARBH | is 0 GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Start Enable 0: Counter start disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1 1: Counter start enabled on the rising edge of GTIOCnA input when GTIOCnB input           | R/W |
| 10    | SSCAFBL | is 1  GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Start Enable  0: Counter start disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0  1: Counter start enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0 | R/W |
| 11    | SSCAFBH | GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Start Enable  0: Counter start disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1  1: Counter start enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1      | R/W |
| 12    | SSCBRAL | GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Start Enable  0: Counter start disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0  1: Counter start enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0          | R/W |
| 13    | SSCBRAH | GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Start Enable  0: Counter start disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1  1: Counter start enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1         | R/W |
| 14    | SSCBFAL | GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Start Enable  0: Counter start disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  1: Counter start enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0       | R/W |
| 15    | SSCBFAH | GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Start Enable  0: Counter start disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1  1: Counter start enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1      | R/W |
| 16    | SSELCA  | ELC_GPTA Event Source Counter Start Enable  0: Counter start disabled at the ELC_GPTA input  1: Counter start enabled at the ELC_GPTA input   | R/W |
| 17    | SSELCB  | ELC_GPTB Event Source Counter Start Enable  0: Counter start disabled at the ELC_GPTB input  1: Counter start enabled at the ELC_GPTB input   | R/W |
| 18    | SSELCC  | ELC_GPTC Event Source Counter Start Enable  0: Counter start disabled at the ELC_GPTC input  1: Counter start enabled at the ELC_GPTC input   | R/W |
| 19    | SSELCD  | ELC_GPTD Event Source Counter Start Enable  0: Counter start disabled at the ELC_GPTD input  1: Counter start enabled at the ELC_GPTD input   | R/W |
| 30:20 | _       | These bits are read as 0. The write value should be 0.  | R/W |
| 31    | CSTRT   | Software Source Counter Start Enable  0: Counter start disabled by the GTSTR register  1: Counter start enabled by the GTSTR register   | R/W |



The GTSSR sets the source to start the GTCNT counter.

Input from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

#### SSGTRGAR bit (GTETRGA Pin Rising Input Source Counter Start Enable)

The SSGTRGAR bit enables or disables the GTCNT counter start on the rising edge of the GTETRGA pin input.

#### SSGTRGAF bit (GTETRGA Pin Falling Input Source Counter Start Enable)

The SSGTRGAF bit enables or disables the GTCNT counter start on the falling edge of the GTETRGA pin input.

#### SSGTRGBR bit (GTETRGB Pin Rising Input Source Counter Start Enable)

The SSGTRGBR bit enables or disables the GTCNT counter start on the rising edge of the GTETRGB pin input.

#### SSGTRGBF bit (GTETRGB Pin Falling Input Source Counter Start Enable)

The SSGTRGBF bit enables or disables the GTCNT counter start on the falling edge of the GTETRGB pin input.

#### SSCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Start Enable)

The SSCARBL bit enables or disables the GTCNT counter start on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 0.

#### SSCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Start Enable)

The SSCARBH bit enables or disables the GTCNT counter start on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

#### SSCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Start Enable)

The SSCAFBL bit enables or disables the GTCNT counter start on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

#### SSCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Start Enable)

The SSCAFBH bit enables or disables the GTCNT counter start on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

#### SSCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Start Enable)

The SSCBRAL bit enables or disables the GTCNT counter start on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

#### SSCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Start Enable)

The SSCBRAH bit enables or disables the GTCNT counter start on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 1.

#### SSCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Start Enable)

The SSCBFAL bit enables or disables the GTCNT counter start on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

#### SSCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Start Enable)

The SSCBFAH bit enables or disables the GTCNT counter start on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

#### SSELCm bit (ELC\_GPTm Event Source Counter Start Enable) (m = A to D)

The SSELCm bit enables or disables the GTCNT counter start at the ELC\_GPTm event input.

#### **CSTRT bit (Software Source Counter Start Enable)**

The CSTRT bit enables or disables the GTCNT counter start by GTSTR register.



# 20.2.6 GTPSR : General PWM Timer Stop Source Select Register

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x14

| Bit position:      | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23 | 22 | 21 | 20 | 19           | 18           | 17           | 16           |
|--------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|----|----|----|----|--------------|--------------|--------------|--------------|
| Bit field:         | CSTO<br>P   | _           | _           | _           | _           | _           | _           | _           |    |    | _  | _  | PSEL<br>CD   | PSEL<br>CC   | PSEL<br>CB   | PSEL<br>CA   |
| Value after reset: | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0  | 0  | 0  | 0  | 0            | 0            | 0            | 0            |
| Bit position:      | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7  | 6  | 5  | 4  | 3            | 2            | 1            | 0            |
| Bit field:         | PSCB<br>FAH | PSCB<br>FAL | PSCB<br>RAH | PSCB<br>RAL | PSCA<br>FBH | PSCA<br>FBL | PSCA<br>RBH | PSCA<br>RBL | -  |    | -  | _  | PSGT<br>RGBF | PSGT<br>RGBR | PSGT<br>RGAF | PSGT<br>RGAR |
| Value after reset: | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0  | 0  | 0  | 0  | 0            | 0            | 0            | 0            |

| Bit | Symbol   | Function  | R/W |
|-----|----------|---|-----|
| 0   | PSGTRGAR | GTETRGA Pin Rising Input Source Counter Stop Enable  0: Counter stop disabled on the rising edge of GTETRGA input  1: Counter stop enabled on the rising edge of GTETRGA input  | R/W |
| 1   | PSGTRGAF | GTETRGA Pin Falling Input Source Counter Stop Enable  0: Counter stop disabled on the falling edge of GTETRGA input  1: Counter stop enabled on the falling edge of GTETRGA input   | R/W |
| 2   | PSGTRGBR | GTETRGB Pin Rising Input Source Counter Stop Enable  0: Counter stop disabled on the rising edge of GTETRGB input  1: Counter stop enabled on the rising edge of GTETRGB input  | R/W |
| 3   | PSGTRGBF | GTETRGB Pin Falling Input Source Counter Stop Enable  0: Counter stop disabled on the falling edge of GTETRGB input  1: Counter stop enabled on the falling edge of GTETRGB input   | R/W |
| 7:4 | _        | These bits are read as 0. The write value should be 0.  | R/W |
| 8   | PSCARBL  | <ul> <li>GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Stop Enable</li> <li>0: Counter stop disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0</li> <li>1: Counter stop enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0</li> </ul> | R/W |
| 9   | PSCARBH  | GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Stop Enable  0: Counter stop disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1  1: Counter stop enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1                                    | R/W |
| 10  | PSCAFBL  | GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Stop Enable  0: Counter stop disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0  1: Counter stop enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0                                  | R/W |
| 11  | PSCAFBH  | GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Stop Enable  0: Counter stop disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1  1: Counter stop enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1                                 | R/W |
| 12  | PSCBRAL  | GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Stop Enable  0: Counter stop disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0  1: Counter stop enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0                                     | R/W |

| Bit   | Symbol  | Function  | R/W |
|-------|---------|---|-----|
| 13    | PSCBRAH | GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Stop Enable  0: Counter stop disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1  1: Counter stop enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1    | R/W |
| 14    | PSCBFAL | GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Stop Enable  0: Counter stop disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  1: Counter stop enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  | R/W |
| 15    | PSCBFAH | GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Stop Enable  0: Counter stop disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1  1: Counter stop enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 | R/W |
| 16    | PSELCA  | ELC_GPTA Event Source Counter Stop Enable  0: Counter stop disabled at the ELC_GPTA input  1: Counter stop enabled at the ELC GPTA input  | R/W |
| 17    | PSELCB  | ELC_GPTB Event Source Counter Stop Enable  0: Counter stop disabled at the ELC_GPTB input  1: Counter stop enabled at the ELC GPTB input  | R/W |
| 18    | PSELCC  | ELC_GPTC Event Source Counter Stop Enable  0: Counter stop disabled at the ELC_GPTC input  1: Counter stop enabled at the ELC GPTC input  | R/W |
| 19    | PSELCD  | ELC_GPTD Event Source Counter Stop Enable  0: Counter stop disabled at the ELC_GPTD input  1: Counter stop enabled at the ELC_GPTD input  | R/W |
| 30:20 | _       | These bits are read as 0. The write value should be 0.  | R/W |
| 31    | CSTOP   | Software Source Counter Stop Enable  0: Counter stop disabled by the GTSTP register  1: Counter stop enabled by the GTSTP register  | R/W |

The GTPSR sets the source to stop the GTCNT counter.

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

#### **PSGTRGAR** bit (GTETRGA Pin Rising Input Source Counter Stop Enable)

The PSGTRGAR bit enables or disables the GTCNT counter stop on the rising edge of the GTETRGA pin input.

#### **PSGTRGAF** bit (GTETRGA Pin Falling Input Source Counter Stop Enable)

The PSGTRGAF bit enables or disables the GTCNT counter stop on the falling edge of the GTETRGA pin input.

# **PSGTRGBR** bit (GTETRGB Pin Rising Input Source Counter Stop Enable)

PSGTRGBR bit enables or disables the GTCNT counter stop on the rising edge of the GTETRGB pin input.

#### **PSGTRGBF** bit (GTETRGB Pin Falling Input Source Counter Stop Enable)

The PSGTRGBF bit enables or disables the GTCNT counter stop on the falling edge of the GTETRGB pin input.

#### PSCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Stop Enable)

The PSCARBL bit enables or disables the GTCNT counter stop on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 0.

#### PSCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Stop Enable)

The PSCARBH bit enables or disables the GTCNT counter stop on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.



#### PSCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Stop Enable)

The PSCAFBL bit enables or disables the GTCNT counter stop on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

#### PSCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Stop Enable)

The PSCAFBH bit enables or disables the GTCNT counter stop on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

#### PSCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Stop Enable)

The PSCBRAL bit enables or disables the GTCNT counter stop on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

# PSCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Stop Enable)

The PSCBRAH bit enables or disables the GTCNT counter stop on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 1.

#### PSCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Stop Enable)

The PSCBFAL bit enables or disables the GTCNT counter stop on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

# PSCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Stop Enable)

The PSCBFAH bit enables or disables the GTCNT counter stop on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

#### **PSELCm bit (ELCm Event Source Counter Stop Enable) (m = A to D)**

The PSELCm bit enables or disables the GTCNT counter stop at the ELC GPTm event input.

#### **CSTOP bit (Software Source Counter Stop Enable)**

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

The CSTOP bit enables or disables the GTCNT counter stop by the GTSTP register.

# 20.2.7 GTCSR: General PWM Timer Clear Source Select Register

Offset address: 0x18 Bit position 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 CSEL CSEL CSEL CSEL Bit field: CCLR Value after reset: 0 0 0 0 0 0 0 0 0 0 0 Bit position: 15 13 12 11 10 8 6 5 3 2 0 CSCB CSCB CSCB CSCB CSCA CSCA CSCA CSCA CSGT CSGT CSGT CSGT Bit field: RGAF **RGAR** 0 Value after reset: 0 0

| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 0   | CSGTRGAR | GTETRGA Pin Rising Input Source Counter Clear Enable   | R/W |
|     |          | Counter clear disabled on the rising edge of GTETRGA input     Counter clear enabled on the rising edge of GTETRGA input   |     |
| 1   | CSGTRGAF | GTETRGA Pin Falling Input Source Counter Clear Enable  | R/W |
|     |          | Counter clear disabled on the falling edge of GTETRGA input     Counter clear enabled on the falling edge of GTETRGA input |     |
| 2   | CSGTRGBR | GTETRGB Pin Rising Input Source Counter Clear Enable   | R/W |
|     |          | Disable counter clear on the rising edge of GTETRGB input     Enable counter clear on the rising edge of GTETRGB input     |     |



| Bit   | Symbol   | Function   | R/W  |
|-------|----------|--|------|
| 3     | CSGTRGBF | GTETRGB Pin Falling Input Source Counter Clear Enable  | R/W  |
|       |          | 0: Counter clear disabled on the falling edge of GTETRGB input   |      |
| 7:4   |          | 1: Counter clear enabled on the falling edge of GTETRGB input  These bits are read as 0. The write value should be 0.  | R/W  |
|       | CSCARBL  |  | R/W  |
| 8     | CSCARBL  | GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Clear Enable  0: Counter clear disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0  1: Counter clear enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0     | R/VV |
| 9     | CSCARBH  | GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Clear Enable  0: Counter clear disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1  1: Counter clear enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1    | R/W  |
| 10    | CSCAFBL  | GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Clear Enable  0: Counter clear disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0  1: Counter clear enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0  | R/W  |
| 11    | CSCAFBH  | GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Clear Enable  0: Counter clear disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1  1: Counter clear enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1 | R/W  |
| 12    | CSCBRAL  | GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Clear Enable  0: Counter clear disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0  1: Counter clear enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0     | R/W  |
| 13    | CSCBRAH  | GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Clear Enable  0: Counter clear disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1  1: Counter clear enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1    | R/W  |
| 14    | CSCBFAL  | GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Clear Enable  0: Counter clear disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  1: Counter clear enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  | R/W  |
| 15    | CSCBFAH  | GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Clear Enable  0: Counter clear disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1  1: Counter clear enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 | R/W  |
| 16    | CSELCA   | ELC_GPTA Event Source Counter Clear Enable  0: Counter clear disabled at the ELC_GPTA input  1: Counter clear enabled at the ELC_GPTA input  | R/W  |
| 17    | CSELCB   | ELC_GPTB Event Source Counter Clear Enable  0: Counter clear disabled at the ELC_GPTB input  1: Counter clear enabled at the ELC_GPTB input  | R/W  |
| 18    | CSELCC   | ELC_GPTC Event Source Counter Clear Enable  0: Counter clear disabled at the ELC_GPTC input  1: Counter clear enabled at the ELC_GPTC input  | R/W  |
| 19    | CSELCD   | ELC_GPTD Event Source Counter Clear Enable  0: Counter clear disabled at the ELC_GPTD input  1: Counter clear enabled at the ELC_GPTD input  | R/W  |
| 30:20 |          | These bits are read as 0. The write value should be 0.   | R/W  |



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 31  | CCLR   | Software Source Counter Clear Enable            | R/W |
|     |        | 0: Counter clear disabled by the GTCLR register |     |
|     |        | 1: Counter clear enabled by the GTCLR register  |     |

The GTCSR sets the source to clear the GTCNT counter.

Counter clearing can be executed whether the counter is running (GTCR.CST=1) or stopped (GTCR.CST=0).

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

#### **CSGTRGAR** bit (GTETRGA Pin Rising Input Source Counter Clear Enable)

The CSGTRGAR bit enables or disables the GTCNT counter clear on the rising edge of the GTETRGA pin input.

#### **CSGTRGAF** bit (GTETRGA Pin Falling Input Source Counter Clear Enable)

The CSGTRGAF bit enables or disables the GTCNT counter clear on the falling edge of the GTETRGA pin input.

#### **CSGTRGBR** bit (GTETRGB Pin Rising Input Source Counter Clear Enable)

The CSGTRGBR bit enables or disables the GTCNT counter clear on the rising edge of the GTETRGB pin input.

#### **CSGTRGBF** bit (GTETRGB Pin Falling Input Source Counter Clear Enable)

The CSGTRGBF bit enables or disables the GTCNT counter clear on the falling edge of the GTETRGB pin input.

# **CSCARBL** bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Clear Enable)

The CSCARBL bit enables or disables the GTCNT counter clear on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 0.

#### CSCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Clear Enable)

The CSCARBH bit enables or disables the GTCNT counter clear on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

#### CSCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Clear Enable)

The CSCAFBL bit enables or disables the GTCNT counter clear on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

# **CSCAFBH** bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Clear Enable)

The CSCAFBH bit enables or disables the GTCNT counter clear on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

# CSCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Clear Enable)

The CSCBRAL bit enables or disables the GTCNT counter clear on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

# CSCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Clear Enable)

The CSCBRAH bit enables or disables the GTCNT counter clear on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 1.

# CSCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Clear Enable)

The CSCBFAL bit enables or disables the GTCNT counter clear on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

#### **CSCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Clear Enable)**

The CSCBFAH bit enables or disables the GTCNT counter clear on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.



# **CSELCm bit (ELCm Event Source Counter Clear Enable) (m = A to D)**

The CSELCm bit enables or disables the GTCNT counter clear at the ELC\_GPTm event input.

# **CCLR bit (Software Source Counter Clear Enable)**

The CCLR bit enables or disables the GTCNT counter clear by the GTCLR register.

# 20.2.8 GTUPSR: General PWM Timer Up Count Source Select Register

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x1C

| Bit position:      | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23 | 22 | 21 | 20 | 19           | 18           | 17           | 16           |
|--------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|----|----|----|----|--------------|--------------|--------------|--------------|
| Bit field:         | _           | _           | _           | _           | _           | _           | _           | _           | _  | _  | _  | _  | USEL<br>CD   | USEL<br>CC   | USEL<br>CB   | USEL<br>CA   |
| Value after reset: | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0  | 0  | 0  | 0  | 0            | 0            | 0            | 0            |
| Bit position:      | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7  | 6  | 5  | 4  | 3            | 2            | 1            | 0            |
| Bit field:         | USCB<br>FAH | USCB<br>FAL | USCB<br>RAH | USCB<br>RAL | USCA<br>FBH | USCA<br>FBL | USCA<br>RBH | USCA<br>RBL | _  | _  | _  | _  | USGT<br>RGBF | USGT<br>RGBR | USGT<br>RGAF | USGT<br>RGAR |
| Value after reset: | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0  | 0  | 0  | 0  | 0            | 0            | 0            | 0            |

| Bit | Symbol   | Function  | R/W |  |  |  |  |  |
|-----|----------|---|-----|--|--|--|--|--|
| 0   | USGTRGAR | GTETRGA Pin Rising Input Source Counter Count Up Enable  0: Counter count up disabled on the rising edge of GTETRGA input   |     |  |  |  |  |  |
|     |          | Counter count up enabled on the rising edge of GTETRGA input  |     |  |  |  |  |  |
| 1   | USGTRGAF | GTETRGA Pin Falling Input Source Counter Count Up Enable  | R/W |  |  |  |  |  |
|     |          | Counter count up disabled on the falling edge of GTETRGA input     Counter count up enabled on the falling edge of GTETRGA input  |     |  |  |  |  |  |
| 2   | USGTRGBR | GTETRGB Pin Rising Input Source Counter Count Up Enable   | R/W |  |  |  |  |  |
|     |          | Counter count up disabled on the rising edge of GTETRGB input     Counter count up enabled on the rising edge of GTETRGB input  |     |  |  |  |  |  |
| 3   | USGTRGBF | GTETRGB Pin Falling Input Source Counter Count Up Enable  | R/W |  |  |  |  |  |
|     |          | Counter count up disabled on the falling edge of GTETRGB input     Counter count up enabled on the falling edge of GTETRGB input  |     |  |  |  |  |  |
| 7:4 | _        | These bits are read as 0. The write value should be 0.  | R/W |  |  |  |  |  |
| 8   | USCARBL  | GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Up Enable  | R/W |  |  |  |  |  |
|     |          | O: Counter count up disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0  1: Counter count up enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0   |     |  |  |  |  |  |
| 9   | USCARBH  | GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Up Enable   | R/W |  |  |  |  |  |
|     |          | Counter count up disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1     Counter count up enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1      |     |  |  |  |  |  |
| 10  | USCAFBL  | GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Up Enable   | R/W |  |  |  |  |  |
|     |          | O: Counter count up disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0  1: Counter count up enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0 |     |  |  |  |  |  |
| 11  | USCAFBH  | GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Up Enable  | R/W |  |  |  |  |  |
|     |          | Counter count up disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1     Counter count up enabled on the falling edge of GTIOCnA input when GTIOCnB               |     |  |  |  |  |  |
|     |          | input is 1  |     |  |  |  |  |  |

| Bit   | Symbol  | Function  | R/W |
|-------|---------|---|-----|
| 12    | USCBRAL | GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Up Enable  0: Counter count up disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0  1: Counter count up enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0     | R/W |
| 13    | USCBRAH | GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Up Enable  0: Counter count up disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1  1: Counter count up enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1    | R/W |
| 14    | USCBFAL | GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Up Enable  0: Counter count up disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  1: Counter count up enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  | R/W |
| 15    | USCBFAH | GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Up Enable  0: Counter count up disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1  1: Counter count up enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 | R/W |
| 16    | USELCA  | ELC_GPTA Event Source Counter Count Up Enable  0: Counter count up disabled at the ELC_GPTA input  1: Counter count up enabled at the ELC GPTA input  | R/W |
| 17    | USELCB  | ELC_GPTB Event Source Counter Count Up Enable  0: Counter count up disabled at the ELC_GPTB input  1: Counter count up enabled at the ELC_GPTB input  | R/W |
| 18    | USELCC  | ELC_GPTC Event Source Counter Count Up Enable  0: Counter count up disabled at the ELC_GPTC input  1: Counter count up enabled at the ELC_GPTC input  | R/W |
| 19    | USELCD  | ELC_GPTD Event Source Counter Count Up Enable  0: Counter count up disabled at the ELC_GPTD input  1: Counter count up enabled at the ELC_GPTD input  | R/W |
| 31:20 |         | These bits are read as 0. The write value should be 0.  | R/W |

The GTUPSR sets the source to count up the GTCNT counter.

When at least one bit in the GTUPSR register is set to 1, the GTCNT counter is counted up by the source that is set to 1 in this register. In this case, GTCR.TPCS has no effect.

Number of increment in counting is one even when multiple sources are generated simultaneously.

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

#### **USGTRGAR** bit (GTETRGA Pin Rising Input Source Counter Count Up Enable)

The USGTRGAR bit enables or disables the GTCNT counter count up on the rising edge of the GTETRGA pin input.

#### **USGTRGAF** bit (GTETRGA Pin Falling Input Source Counter Count Up Enable)

The USGTRGAF bit enables or disables the GTCNT counter count up on the falling edge of the GTETRGA pin input.

#### **USGTRGBR** bit (GTETRGB Pin Rising Input Source Counter Count Up Enable)

The USGTRGBR bit enables or disables the GTCNT counter count up on the rising edge of the GTETRGB pin input.

# **USGTRGBF** bit (GTETRGB Pin Falling Input Source Counter Count Up Enable)

The USGTRGBF bit enables or disables the GTCNT counter count up on the falling edge of the GTETRGB pin input.

#### USCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Up Enable)

The USCARBL bit enables or disables GTCNT counter count up on the rising edge of GTIOCnA pin input, when GTIOCnB input is 0.



#### USCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Up Enable)

The USCARBH bit enables or disables the GTCNT counter count up on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

# **USCAFBL** bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Up Enable)

The USCAFBL bit enables or disables the GTCNT counter count up on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

#### USCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Up Enable)

The USCAFBH bit enables or disables the GTCNT counter count up on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

# **USCBRAL** bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Up Enable)

The USCBRAL bit enables or disables the GTCNT counter count up on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

#### USCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Up Enable)

The USCBRAH bit enables or disables the GTCNT counter count up on the rising edge of the GTIOCnB pin input, when the GTIOCnA input is 1.

# **USCBFAL** bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Up Enable)

The USCBFAL bit enables or disables the GTCNT counter count up on the falling edge of the GTIOCnB pin input, when the GTIOCnA input is 0.

#### USCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Up Enable)

The USCBFAH bit enables or disables the GTCNT counter count up on the falling edge of the GTIOCnB pin input, when the GTIOCnA input is 1.

#### **USELCm bit (ELC\_GPTm Event Source Counter Count Up Enable) (m = A to D)**

The USELCm bit enables or disables the GTCNT counter count up at the ELC GPTm event input.

# 20.2.9 GTDNSR: General PWM Timer Down Count Source Select Register

Base address:  $GPT16m = 0x4007\_8000 + 0x0100 \times m (m = 4 to 9)$ Offset address: 0x20

| Bit position:      | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23 | 22 | 21 | 20 | 19           | 18           | 17           | 16           |
|--------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|----|----|----|----|--------------|--------------|--------------|--------------|
| Bit field:         | _           | _           | _           | _           | _           | _           | _           | _           | _  | _  | _  | _  | DSEL<br>CD   | DSEL<br>CC   | DSEL<br>CB   | DSEL<br>CA   |
| Value after reset: | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0  | 0  | 0  | 0  | 0            | 0            | 0            | 0            |
| Bit position:      | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7  | 6  | 5  | 4  | 3            | 2            | 1            | 0            |
| Bit field:         | DSCB<br>FAH | DSCB<br>FAL | DSCB<br>RAH | DSCB<br>RAL | DSCA<br>FBH | DSCA<br>FBL | DSCA<br>RBH | DSCA<br>RBL | -  | _  | _  | _  | DSGT<br>RGBF | DSGT<br>RGBR | DSGT<br>RGAF | DSGT<br>RGAR |
| Value after reset: | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0  | 0  | 0  | 0  | 0            | 0            | 0            | 0            |

| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 0   | DSGTRGAR | GTETRGA Pin Rising Input Source Counter Count Down Enable  | R/W |
|     |          | Counter count down disabled on the rising edge of GTETRGA input     Counter count down enabled on the rising edge of GTETRGA input     |     |
| 1   | DSGTRGAF | GTETRGA Pin Falling Input Source Counter Count Down Enable   | R/W |
|     |          | O: Counter count down disabled on the falling edge of GTETRGA input T: Counter count down enabled on the falling edge of GTETRGA input |     |
| 2   | DSGTRGBR | GTETRGB Pin Rising Input Source Counter Count Down Enable  | R/W |
|     |          | O: Counter count down disabled on the rising edge of GTETRGB input  1: Counter count down enabled on the rising edge of GTETRGB input  |     |



| Bit | Symbol   | Function  | R/W |
|-----|----------|---|-----|
| 3   | DSGTRGBF | GTETRGB Pin Falling Input Source Counter Count Down Enable  | R/W |
|     |          | <ul><li>0: Counter count down disabled on the falling edge of GTETRGB input</li><li>1: Counter count down enabled on the falling edge of GTETRGB input</li></ul>  |     |
| 7:4 | _        | These bits are read as 0. The write value should be 0.  | R/W |
| 8   | DSCARBL  | GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Down Enable  0: Counter count down disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0  1: Counter count down enabled on the rising edge of GTIOCnA input when                        | R/W |
|     |          | GTIOChB input is 0  |     |
| 9   | DSCARBH  | GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Down Enable  0: Counter count down disabled on the rising edge of GTIOCnA input when  | R/W |
|     |          | GTIOCnB input is 1  1: Counter count down enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1   |     |
| 10  | DSCAFBL  | GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Down Enable   | R/W |
|     |          | Counter count down disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0     Counter count down enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0  |     |
| 11  | DSCAFBH  | GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Down Enable  0: Counter count down disabled on the falling edge of GTIOCnA input when  | R/W |
|     |          | GTIOCnB input is 1  1: Counter count down enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1  |     |
| 12  | DSCBRAL  | GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Down Enable  0: Counter count down disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0  1: Counter count down enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0     | R/W |
| 13  | DSCBRAH  | GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Down Enable  0: Counter count down disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1  1: Counter count down enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1    | R/W |
| 14  | DSCBFAL  | GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Down Enable  0: Counter count down disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  1: Counter count down enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  | R/W |
| 15  | DSCBFAH  | GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Down Enable  0: Counter count down disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1  1: Counter count down enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 | R/W |
| 16  | DSELCA   | ELC_GPTA Event Source Counter Count Down Enable  0: Counter count down disabled at the ELC_GPTA input  1: Counter count down enabled at the ELC_GPTA input  | R/W |
| 17  | DSELCB   | ELC_GPTB Event Source Counter Count Down Enable  0: Counter count down disabled at the ELC_GPTB input  1: Counter count down enabled at the ELC_GPTB input  | R/W |

| Bit   | Symbol | Function   | R/W |
|-------|--------|--|-----|
| 18    | DSELCC | ELC_GPTC Event Source Counter Count Down Enable  0: Counter count down disabled at the ELC_GPTC input  1: Counter count down enabled at the ELC_GPTC input | R/W |
| 19    | DSELCD | ELC_GPTD Event Source Counter Count Down Enable  0: Counter count down disabled at the ELC_GPTD input  1: Counter count down enabled at the ELC_GPTD input | R/W |
| 31:20 | _      | These bits are read as 0. The write value should be 0.   | R/W |

The GTDNSR sets the source to count down the GTCNT counter.

When at least one bit in the GTDNSR register is set to 1, the GTCNT counter is counted down by the source that is set to 1 in this register. In this case, GTCR.TPCS has no effect.

Number of decrement in counting is one even when multiple sources are generated simultaneously.

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

#### DSGTRGAR bit (GTETRGA Pin Rising Input Source Counter Count Down Enable)

The DSGTRGAR bit enables or disables the GTCNT counter count down on the rising edge of the GTETRGA pin input.

#### DSGTRGAF bit (GTETRGA Pin Falling Input Source Counter Count Down Enable)

The DSGTRGAF bit enables or disables the GTCNT counter count down on the falling edge of the GTETRGA pin input.

#### DSGTRGBR bit (GTETRGB Pin Rising Input Source Counter Count Down Enable)

The DSGTRGBR bit enables or disables the GTCNT counter count down on the rising edge of the GTETRGB pin input.

#### DSGTRGBF bit (GTETRGB Pin Falling Input Source Counter Count Down Enable)

The DSGTRGBF bit enables or disables the GTCNT counter count down on the falling edge of the GTETRGB pin input.

# DSCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Down Enable)

The DSCARBL bit enables or disables the GTCNT counter count down on the rising edge of the GTIOCnA pin input, when the GTIOCnB input is 0.

# DSCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Down Enable)

The DSCARBH bit enables or disables the GTCNT counter count down on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

# DSCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Down Enable)

The DSCAFBL bit enables or disables the GTCNT counter count down on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

# DSCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Down Enable)

The DSCAFBH bit enables or disables the GTCNT counter count down on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

# DSCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Down Enable)

The DSCBRAL bit enables or disables the GTCNT counter count down on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.



# DSCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Down Enable)

The DSCBRAH bit enables or disables the GTCNT counter count down on the rising edge of GTIOCnB pin input, when GTIOCnA input is 1.

# DSCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Down Enable)

The DSCBFAL bit enables or disables the GTCNT counter count down on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

# DSCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Down Enable)

The DSCBFAH bit enables or disables the GTCNT counter count down on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

#### DSELCm bit (ELC\_GPTm Event Source Counter Count Down Enable) (m = A to D)

The DSELCm bit enables or disables the GTCNT counter count down at the ELC\_GPTm event input.

# 20.2.10 GTICASR: General PWM Timer Input Capture Source Select Register A

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ Offset address: 0x24 23 Bit position: 31 30 29 28 27 26 25 24 22 21 20 19 18 17 16 ASEL ASEL ASEL ASEL Bit field CA Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 6 5 0 Bit position: 15 13 12 11 10 9 8 4 3 2 14 ASCB ASCB ASCB ASCB ASCA ASCA ASCA ASGT ASGT ASGT ASGT **ASCA** Bit field: RBH RBL RGBF **RGBR RGAR** FAH RAH RAL FBH **FBL RGAF** FAL 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Value after reset: 0

| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 0   | ASGTRGAR | GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable  | R/W |
|     |          | <ul><li>0: GTCCRA input capture disabled on the rising edge of GTETRGA input</li><li>1: GTCCRA input capture enabled on the rising edge of GTETRGA input</li></ul>   |     |
| 1   | ASGTRGAF | GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable   | R/W |
|     |          | <ul><li>0: GTCCRA input capture disabled on the falling edge of GTETRGA input</li><li>1: GTCCRA input capture enabled on the falling edge of GTETRGA input</li></ul> |     |
| 2   | ASGTRGBR | GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable  | R/W |
|     |          | <ul><li>0: GTCCRA input capture disabled on the rising edge of GTETRGB input</li><li>1: GTCCRA input capture enabled on the rising edge of GTETRGB input</li></ul>   |     |
| 3   | ASGTRGBF | GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable   | R/W |
|     |          | GTCCRA input capture disabled on the falling edge of GTETRGB input     GTCCRA input capture enabled on the falling edge of GTETRGB input                             |     |
| 7:4 | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 8   | ASCARBL  | GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable   | R/W |
|     |          | GTCCRA input capture disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0  |     |
|     |          | GTCCRA input capture enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0   |     |

| Bit   | Symbol  | Function  | R/W |
|-------|---------|---|-----|
| 9     | ASCARBH | GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRA Input Capture Enable   | R/W |
|       |         | GTCCRA input capture disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1   |     |
|       |         | GTOCHS input is 1     GTCCRA input capture enabled on the rising edge of GTIOChA input when GTIOChB input is 1  |     |
| 10    | ASCAFBL | GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable   | R/W |
|       |         | O: GTCCRA input capture disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0  1: GTCCRA input capture enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0 |     |
| 11    | ASCAFBH | GTIOChB riput is 0  GTIOChB Pin Falling Input during GTIOChB Value High Source GTCCRA Input Capture Enable  | R/W |
|       |         | O: GTCCRA input capture disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1  1: GTCCRA input capture enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1 |     |
| 12    | ASCBRAL | GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable  | R/W |
|       |         | 0: GTCCRA input capture disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0  1: GTCCRA input capture enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0   |     |
| 13    | ASCBRAH | GTIOCHA Pin Rising Input during GTIOChA Value High Source GTCCRA Input Capture Enable   | R/W |
|       |         | O: GTCCRA input capture disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1  1: GTCCRA input capture enabled on the rising edge of GTIOCnB input when                      |     |
|       |         | GTIOCnA input is 1  |     |
| 14    | ASCBFAL | GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable   | R/W |
|       |         | GTCCRA input capture disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  |     |
|       |         | GTCCRA input capture enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0   |     |
| 15    | ASCBFAH | GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRA Input Capture Enable  | R/W |
|       |         | O: GTCCRA input capture disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1  1: GTCCRA input capture enabled on the falling edge of GTIOCnB input when                    |     |
|       |         | GTIOCnA input is 1  |     |
| 16    | ASELCA  | ELC_GPTA Event Source GTCCRA Input Capture Enable   | R/W |
|       |         | GTCCRA input capture disabled at the ELC_GPTA input     GTCCRA input capture enabled at the ELC_GPTA input  |     |
| 17    | ASELCB  | ELC_GPTB Event Source GTCCRA Input Capture Enable   | R/W |
|       |         | GTCCRA input capture disabled at the ELC_GPTB input     GTCCRA input capture enabled at the ELC_GPTB input  |     |
| 18    | ASELCC  | ELC_GPTC Event Source GTCCRA Input Capture Enable   | R/W |
|       |         | GTCCRA input capture disabled at the ELC_GPTC input     GTCCRA input capture enabled at the ELC_GPTC input  |     |
| 19    | ASELCD  | ELC_GPTD Event Source GTCCRA Input Capture Enable   | R/W |
|       |         | GTCCRA input capture disabled at the ELC_GPTD input     GTCCRA input capture enabled at the ELC_GPTD input  |     |
| 31:20 | -       | These bits are read as 0. The write value should be 0.  | R/W |

The GTICASR sets the source of input capture for GTCCRA.

When at least one bit among bits in the GTICASR register is set to 1, input capture operation making the GTCCRA register as an input capture register is performed.



Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

#### ASGTRGAR bit (GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable)

The ASGTRGAR bit enables or disables the input capture for GTCCRA on the rising edge of the GTETRGA pin input.

#### ASGTRGAF bit (GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable)

The ASGTRGAF bit enables or disables the input capture for GTCCRA on the falling edge of the GTETRGA pin input.

#### ASGTRGBR bit (GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable)

The ASGTRGBR bit enables or disables the input capture for GTCCRA on the rising edge of the GTETRGB pin input.

#### ASGTRGBF bit (GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable)

The ASGTRGBF bit enables or disables the input capture for GTCCRA on the falling edge of the GTETRGB pin input.

# ASCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable)

The ASCARBL bit enables or disables the input capture for GTCCRA on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 0.

# ASCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRA Input Capture Enable)

The ASCARBH bit enables or disables the input capture for GTCCRA on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

# ASCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable)

The ASCAFBL bit enables or disables the input capture for GTCCRA on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

# ASCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRA Input Capture Enable)

The ASCAFBH bit enables or disables the input capture for GTCCRA on the falling edge of the GTIOCnA pin input, when the GTIOCnB input is 1.

# ASCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable)

The ASCBRAL bit enables or disables the input capture for GTCCRA on the rising edge of the GTIOCnB pin input, when the GTIOCnA input is 0.

# ASCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRA Input Capture Enable)

The ASCBRAH bit enables or disables the input capture for GTCCRA on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 1.

# ASCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable)

The ASCBFAL bit enables or disables the input capture for GTCCRA on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

# ASCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRA Input Capture Enable)

The ASCBFAH bit enables or disables the input capture for GTCCRA on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

#### ASELCm bit (ELC\_GPTm Event Source Counter GTCCRA Input Capture Enable) (m = A to D)

The ASELCm bit enables or disables the input capture for GTCCRA at the ELC GPTm event input.



# 20.2.11 GTICBSR: General PWM Timer Input Capture Source Select Register B

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x28

| Bit position:      | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23 | 22 | 21 | 20 | 19           | 18           | 17           | 16           |
|--------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|----|----|----|----|--------------|--------------|--------------|--------------|
| Bit field:         | _           | _           | _           | _           | _           | _           | _           | _           | _  | _  | _  | _  | BSEL<br>CD   | BSEL<br>CC   | BSEL<br>CB   | BSEL<br>CA   |
| Value after reset: | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0  | 0  | 0  | 0  | 0            | 0            | 0            | 0            |
| Bit position:      | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7  | 6  | 5  | 4  | 3            | 2            | 1            | 0            |
| Bit field:         | BSCB<br>FAH | BSCB<br>FAL | BSCB<br>RAH | BSCB<br>RAL | BSCA<br>FBH | BSCA<br>FBL | BSCA<br>RBH | BSCA<br>RBL | _  | _  | _  | _  | BSGT<br>RGBF | BSGT<br>RGBR | BSGT<br>RGAF | BSGT<br>RGAR |
| Value after reset: | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0  | 0  | 0  | 0  | 0            | 0            | 0            | 0            |

| Bit | Symbol   | Function  | R/W   |
|-----|----------|---|-------|
| 0   | BSGTRGAR | GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable   | R/W   |
|     |          | <ul><li>0: GTCCRB input capture disabled on the rising edge of GTETRGA input</li><li>1: GTCCRB input capture enabled on the rising edge of GTETRGA input</li></ul>                        |       |
| 1   | BSGTRGAF | GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable  | R/W   |
|     |          | <ul><li>0: GTCCRB input capture disabled on the falling edge of GTETRGA input</li><li>1: GTCCRB input capture enabled on the falling edge of GTETRGA input</li></ul>                      |       |
| 2   | BSGTRGBR | GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable   | R/W   |
|     |          | <ul><li>0: GTCCRB input capture disabled on the rising edge of GTETRGB input</li><li>1: GTCCRB input capture enabled on the rising edge of GTETRGB input</li></ul>                        |       |
| 3   | BSGTRGBF | GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable  | R/W   |
|     |          | <ul><li>0: GTCCRB input capture disabled on the falling edge of GTETRGB input</li><li>1: GTCCRB input capture enabled on the falling edge of GTETRGB input</li></ul>                      |       |
| 7:4 | _        | These bits are read as 0. The write value should be 0.  | R/W   |
| 8   | BSCARBL  | GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable  | R/W   |
|     |          | O: GTCCRB input capture disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0  1: GTCCRB input capture enabled on the rising edge of GTIOCnA input when                    |       |
| 9   | BSCARBH  | GTIOCnB input is 0 GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRB Input Capture   | R/W   |
| 9   | BSCARBIT | Enable  | IX/VV |
|     |          | O: GTCCRB input capture disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1  1: GTCCRB input capture enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1 |       |
| 10  | BSCAFBL  | GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable   | R/W   |
|     |          | GTCCRB input capture disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0  |       |
|     |          | 1: GTCCRB input capture enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0  |       |
| 11  | BSCAFBH  | GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRB Input Capture Enable  | R/W   |
|     |          | GTCCRB input capture disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1  |       |
|     |          | GTCCRB input capture enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1   |       |
| 12  | BSCBRAL  | GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable  | R/W   |
|     |          | <ol> <li>GTCCRB input capture disabled on the rising edge of GTIOCnB input when<br/>GTIOCnA input is 0</li> </ol>   |       |
|     |          | GTCCRB input capture enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0  |       |

| Bit   | Symbol  | Function  | R/W |
|-------|---------|---|-----|
| 13    | BSCBRAH | GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRB Input Capture Enable  0: GTCCRB input capture disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1         | R/W |
|       |         | GTCCRB input capture enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1  |     |
| 14    | BSCBFAL | GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable   | R/W |
|       |         | O: GTCCRB input capture disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0  1: GTCCRB input capture enabled on the falling edge of GTIOCnB input when                    |     |
|       |         | GTIOChA input is 0  |     |
| 15    | BSCBFAH | GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRB Input Capture Enable  | R/W |
|       |         | O: GTCCRB input capture disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1  1: GTCCRB input capture enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 |     |
| 16    | BSELCA  | ELC_GPTA Event Source GTCCRB Input Capture Enable   | R/W |
|       |         | O: GTCCRB input capture disabled at the ELC_GPTA input 1: GTCCRB input capture enabled at the ELC_GPTA input  |     |
| 17    | BSELCB  | ELC_GPTB Event Source GTCCRB Input Capture Enable   | R/W |
|       |         | <ul><li>0: GTCCRB input capture disabled at the ELC_GPTB input</li><li>1: GTCCRB input capture enabled at the ELC_GPTB input</li></ul>  |     |
| 18    | BSELCC  | ELC_GPTC Event Source GTCCRB Input Capture Enable   | R/W |
|       |         | <ul><li>0: GTCCRB input capture disabled at the ELC_GPTC input</li><li>1: GTCCRB input capture enabled at the ELC_GPTC input</li></ul>  |     |
| 19    | BSELCD  | ELC_GPTD Event Source GTCCRB Input Capture Enable   | R/W |
|       |         | GTCCRB input capture disabled at the ELC_GPTD input     GTCCRB input capture enabled at the ELC_GPTD input  |     |
| 31:20 | _       | These bits are read as 0. The write value should be 0.  | R/W |

The GTICBSR sets the source of input capture for GTCCRB.

When at least one bit among bits in the GTICBSR register is set to 1, input capture operation making the GTCCRB register as an input capture register is performed.

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

## **BSGTRGAR** bit (GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable)

The BSGTRGAR bit enables or disables the input capture for GTCCRB on the rising edge of the GTETRGA pin input.

#### BSGTRGAF bit (GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable)

The BSGTRGAF bit enables or disables the input capture for GTCCRB on the falling edge of the GTETRGA pin input.

#### BSGTRGBR bit (GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable)

The BSGTRGBR bit enables or disables the input capture for GTCCRB on the rising edge of GTETRGB pin input.

## BSGTRGBF bit (GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable)

The BSGTRGBF bit enables or disables the input capture for GTCCRB on the falling edge of the GTETRGB pin input.

# BSCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable)

The BSCARBL bit enables or disables the input capture for GTCCRB on the rising edge of the GTIOCnA pin input, when the GTIOCnB input is 0.



# BSCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRB Input Capture Enable)

The BSCARBH bit enables or disables the input capture for GTCCRB on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

# BSCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable)

The BSCAFBL bit enables or disables the input capture for GTCCRB on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

# BSCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRB Input Capture Enable)

The BSCAFBH bit enables or disables the input capture for GTCCRB on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

# BSCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable)

The BSCBRAL bit enables or disables the input capture for GTCCRB on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

# BSCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRB Input Capture Enable)

The BSCBRAH bit enables or disables the input capture for GTCCRB on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 1.

# BSCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable)

The BSCBFAL bit enables or disables the input capture for GTCCRB on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

# BSCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRB Input Capture Enable)

The BSCBFAH bit enables or disables the input capture for GTCCRB on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

# BSELCm bit (ELC\_GPTm Event Source Counter GTCCRB Input Capture Enable) (m = A to D)

The BSELCm bit enables or disables the input capture for GTCCRB at the ELC GPTm event input.

## 20.2.12 GTCR: General PWM Timer Control Register

Base address:  $GPT16m = 0x4007 8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x2C Bit position: TPCS[2:0] Bit field MD[2:0] Value after reset: Bit position: CST Bit field: O Value after reset:

| Bit   | Symbol    | Function   | R/W |
|-------|-----------|--|-----|
| 0     | CST       | Count Start  0: Count operation is stopped  1: Count operation is performed  | R/W |
| 15:1  | _         | These bits are read as 0. The write value should be 0.   | R/W |
| 18:16 | MD[2:0]   | Mode Select  | R/W |
|       |           | <ul> <li>0 0 0: Saw-wave PWM mode (single buffer or double buffer possible)</li> <li>0 0 1: Saw-wave one-shot pulse mode (fixed buffer operation)</li> <li>0 1 0: Setting prohibited</li> <li>1 0 0: Triangle-wave PWM mode 1 (32-bit transfer at trough) (single buffer or double buffer is possible)</li> <li>1 0 1: Triangle-wave PWM mode 2 (32-bit transfer at crest and trough) (single buffer or double buffer is possible)</li> <li>1 1 0: Triangle-wave PWM mode 3 (64-bit transfer at trough) (fixed buffer operation)</li> <li>1 1 1: Setting prohibited</li> </ul> |     |
| 23:19 | -         | These bits are read as 0. The write value should be 0.   | R/W |
| 26:24 | TPCS[2:0] | Timer Prescaler Select  0 0 0: PCLKD/1  0 0 1: PCLKD/4  0 1 0: PCLKD/16  0 1 1: PCLKD/64  1 0 0: PCLKD/256  1 0 1: PCLKD/1024  Others: Setting prohibited  | R/W |
| 31:27 | _         | These bits are read as 0. The write value should be 0.   | R/W |

The GTCR controls GTCNT.

### **CST bit (Count Start)**

The CST bit controls the GTCNT counter start and stop.

[Setting conditions]

- The GTSTR value where the channel number associated with the bit number is set to 1 with the GTSSR.CSTRT bit at 1
- The ELC event input, the external trigger, or the GTIOCnA/GTIOCnB input that are enabled by GTSSR for the starting counter source, occurs (n = 4 to 9)
- 1 is written by software directly.

#### [Clearing conditions]

- The GTSTP value where the channel number associated with the bit number is set to 1 with the GTPSR.CSTOP bit at 1
- The ELC event input, the external trigger, or the GTIOCnA/GTIOCnB input enabled by GTPSR as the counter stop source, occurs (n = 4 to 9)
- 0 is written by software directly.

#### MD[2:0] bits (Mode Select)

The MD[2:0] bits select the GPT operating mode. The MD[2:0] bits must be set while the GTCNT operation is stopped.

# TPCS[2:0] bits (Timer Prescaler Select)

The TPCS[2:0] bits select the clock for GTCNT. A clock prescaler can be selected independently for each channel. The TPCS[2:0] bits must be set while the GTCNT operation is stopped.



# 20.2.13 GTUDDTYC: General PWM Timer Count Direction and Duty Setting Register

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x30

| Bit position:      | 31 | 30 | 29 | 28 | 27         | 26              | 25 | 24 | 23 | 22 | 21 | 20         | 19         | 18         | 17  | 16 |
|--------------------|----|----|----|----|------------|-----------------|----|----|----|----|----|------------|------------|------------|-----|----|
| Bit field:         | _  | _  | _  | _  | OBDT<br>YR | OBDT OBDTY[1:0] |    | _  | _  | _  | _  | OADT<br>YR | OADT<br>YF | OADTY[1:0] |     |    |
| Value after reset: | 0  | 0  | 0  | 0  | 0          | 0               | 0  | 0  | 0  | 0  | 0  | 0          | 0          | 0          | 0   | 0  |
| Bit position:      | 15 | 14 | 13 | 12 | 11         | 10              | 9  | 8  | 7  | 6  | 5  | 4          | 3          | 2          | 1   | 0  |
| Bit field:         | _  | _  | _  | _  | _          |                 | _  | _  | _  | _  | _  | _          | _          | _          | UDF | UD |
| Value after reset: | 0  | 0  | 0  | 0  | 0          | 0               | 0  | 0  | 0  | 0  | 0  | 0          | 0          | 0          | 0   | 1  |

| Bit   | Symbol     | Function  | R/W |
|-------|------------|---|-----|
| 0     | UD         | Count Direction Setting   | R/W |
|       |            | 0: GTCNT counts down 1: GTCNT counts up   |     |
| 1     | UDF        | Forcible Count Direction Setting  | R/W |
|       |            | 0: Not forcibly set 1: Forcibly set   |     |
| 15:2  | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 17:16 | OADTY[1:0] | GTIOCnA Output Duty Setting   | R/W |
|       |            | <ul><li>0 0: GTIOCnA pin duty depends on the compare match</li><li>0 1: GTIOCnA pin duty depends on the compare match</li><li>1 0: GTIOCnA pin duty 0%</li><li>1 1: GTIOCnA pin duty 100%</li></ul>   |     |
| 18    | OADTYF     | Forcible GTIOCnA Output Duty Setting  | R/W |
|       |            | 0: Not forcibly set 1: Forcibly set   |     |
| 19    | OADTYR     | GTIOCnA Output Value Selecting after Releasing 0%/100% Duty Setting   | R/W |
|       |            | <ul> <li>0: The function selected by the GTIOA[3:2] bits is applied to the output value when the duty cycle is set after release from the 0 or 100% duty-cycle setting.</li> <li>1: The function selected by the GTIOA[3:2] bits is applied to the compare match output value which is masked after release from the 0 or 100% duty-cycle setting.</li> </ul> |     |
| 23:20 | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 25:24 | OBDTY[1:0] | GTIOCnB Output Duty Setting   | R/W |
|       |            | <ul> <li>0 0: GTIOCnB pin duty depends on the compare match</li> <li>0 1: GTIOCnB pin duty depends on the compare match</li> <li>1 0: GTIOCnB pin duty 0%</li> <li>1 1: GTIOCnB pin duty 100%</li> </ul>  |     |
| 26    | OBDTYF     | Forcible GTIOCnB Output Duty Setting  | R/W |
|       |            | 0: Not forcibly set 1: Forcibly set   |     |
| 27    | OBDTYR     | GTIOCnB Output Value Selecting after Releasing 0%/100% Duty Setting   | R/W |
|       |            | <ul> <li>0: The function selected by the GTIOB[3:2] bits is applied to the output value when the duty cycle is set after release from the 0 or 100% duty-cycle setting.</li> <li>1: The function selected by the GTIOB[3:2] bits is applied to the compare match output value which is masked after release from the 0 or 100% duty-cycle setting.</li> </ul> |     |
| 31:28 | _          | These bits are read as 0. The write value should be 0.  | R/W |

Note: n = 4 to 9

The GTUDDTYC sets the direction in which the GTCNT counts (up-counting or down-counting), and sets the duty of the GTIOCnA/GTIOCnB pin output.

The setting is invalid during the event count operation.

Count Direction:



#### • In saw-wave mode.

When the UD value is set to 0 during up-counting, the count direction changes at an overflow (the timing synchronous with count clock after the GTCNT value becomes the GTPR value). When the UD value is set to 1 during down-counting, the count direction changes at an underflow (the timing synchronous with count clock after the GTCNT value becomes 0).

When the UD value changes from 1 to 0 with the UDF bit being 0 and while counting stops, the counter starts up-counting and the count direction changes at an overflow (the timing synchronous with count clock after the GTCNT value becomes the GTPR value). When the UD value changes from 0 to 1 with the UDF bit being 0 and while counting stops, the counter starts down-counting and the count direction changes at an underflow (the timing synchronous with count clock after the GTCNT value becomes 0).

When the UDF bit is set to 1 while counting stops, the UD bit value is reflected in the count direction when counting starts.

#### • In triangle-wave mode.

When the UD value changes during counting, the count direction does not change. When the UD value changes while the UDF bit is 0 and counting stops, the change is not reflected in the count direction when counting starts. When the UDF bit is set to 1 while counting is stopped, the UD value is reflected in the count direction when counting starts.

#### **UD bit (Count Direction Setting)**

The UD bit sets the count direction (up-counting or down-counting) for GTCNT.

### **UDF bit (Forcible Count Direction Setting)**

The UDF bit forcibly sets the count direction when GTCNT starts operation as the UD value. Only 0 should be written to this bit during counter operation. When 1 is written to this bit while counting stops, return this bit to 0 before counting starts.

#### Output duty

#### • In saw-wave mode.

When the OADTY/OBDTY value changes during up-counting, the duty is reflected at an overflow (GTCNT = GTPR). When the OADTY/OBDTY value is changed during down-counting, the duty is reflected at an underflow (GTCNT = 0).

When the OADTY/OBDTY value is changed with the OADTYF/OBDTYF bit being 0 and while counting stops the output duty is not reflected at the starting counter operation. When the count direction is up, the output duty is reflected at an overflow (GTCNT = GTPR). When the count direction is down, the output duty is reflected at an underflow (GTCNT = 0).

When the OADTY/OBDTY value is changed with the OADTYF/OBDTYF bit being 1 and while counting stops, the output duty is reflected at starting counter operation.

### • In triangle-wave mode.

When the OADTY/OBDTY value changes during counting, the duty is reflected at an underflow. When the OADTY/OBDTY value is changed with the OADTYF/OBDTYF bit being 0 and while counting stops, the output duty is not reflected at the starting counter operation. The output duty is reflected at an underflow. When the OADTY/OBDTY value is changed with the OADTYF/OBDTYF bit being 1 and while counting stops, the output duty is reflected at starting counter operation.

## OmDTY[1:0] bits (GTIOCnm Output Duty Setting) (m = A, B)

The OmDTY[1:0] bits set the output duty (0%, 100% or compare match control) of the GTIOCnm pin.

#### OmDTYF bit (Forcible GTIOCnm Output Duty Setting) (m = A, B)

The OmDTYF bit forcibly sets the output duty cycle to the OmDTY setting. Set this bit to 0 during counter operation. When OmDTYF bit is set to 1 while counting stops, return this bit to 0 until the first period ends after the counter starts.

### OmDTYR bit (GTIOCnm Output Value Selecting after Releasing 0%/100% Duty Setting) (m = A, B)

The OmDTYR bit selects the value that is the object of output retained or toggled at cycle end, when the control changes from 0% or 100% duty setting to compare match for the GTIOCnm pin and GTIOR.GTIOm[3:2] bits are set to 00b (output retained at cycle end) or the GTIOR.GTIOm[3:2] bits are set to 11b (output toggled at cycle end).



The GPT internally continues to perform compare match operation during duty-cycle 0% or 100% operation. When the OmDTYR bit is 1, the value after the period has elapsed due this compare match operation is target for the GTIOm[3:2] bits.

# 20.2.14 GTIOR: General PWM Timer I/O Control Register

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x34

| Bit position:      | 31   | 30     | 29        | 28 | 27 | 26   | 25             | 24  | 23        | 22         | 21 | 20 | 19 | 18        | 17 | 16 |
|--------------------|------|--------|-----------|----|----|------|----------------|-----|-----------|------------|----|----|----|-----------|----|----|
| Bit field:         | NFCS | B[1:0] | NFBE<br>N | _  | _  | OBDI | <b>=</b> [1:0] | OBE | OBHL<br>D | OBDF<br>LT | _  |    | G  | STIOB[4:0 | )] |    |
| Value after reset: | 0    | 0      | 0         | 0  | 0  | 0    | 0              | 0   | 0         | 0          | 0  | 0  | 0  | 0         | 0  | 0  |
| Bit position:      | 15   | 14     | 13        | 12 | 11 | 10   | 9              | 8   | 7         | 6          | 5  | 4  | 3  | 2         | 1  | 0  |
| Bit field:         | NFCS | A[1:0] | NFAE<br>N | _  | _  | OADI | <b>=</b> [1:0] | OAE | OAHL<br>D | OADF<br>LT | _  |    | G  | STIOA[4:0 | ]  |    |
| Value after reset: | 0    | 0      | 0         | 0  | 0  | 0    | 0              | 0   | 0         | 0          | 0  | 0  | 0  | 0         | 0  | 0  |

| Bit   | Symbol   | Function  | R/W |  |  |  |  |
|-------|--|---|-----|--|--|--|--|
| 4:0   | GTIOA[4:0]   | GTIOCnA Pin Function Select<br>See Table 20.4.  | R/W |  |  |  |  |
| 5     | _  | This bit is read as 0. The write value should be 0.   | R/W |  |  |  |  |
| 6     | OADFLT   | GTIOCnA Pin Output Value Setting at the Count Stop  0: The GTIOCnA pin outputs low when counting stops  1: The GTIOCnA pin outputs high when counting stops   | R/W |  |  |  |  |
| 7     | OAHLD  | GTIOCnA Pin Output Setting at the Start/Stop Count  0: The GTIOCnA pin output level at the start or stop of counting depends on the register setting  1: The GTIOCnA pin output level is retained at the start or stop of counting  | R/W |  |  |  |  |
| 8     | OAE  | GTIOCnA Pin Output Enable  0: Output is disabled  1: Output is enabled  | R/W |  |  |  |  |
| 10:9  | OADF[1:0]  | GTIOCnA Pin Disable Value Setting  0 0: None of the below options are specified  0 1: GTIOCnA pin is set to Hi-Z in response to controlling the output negation  1 0: GTIOCnA pin is set to 0 in response to controlling the output negation  1 1: GTIOCnA pin is set to 1 in response to controlling the output negation | R/W |  |  |  |  |
| 12:11 | _  | These bits are read as 0. The write value should be 0.  | R/W |  |  |  |  |
| 13    | NFAEN  | Noise Filter A Enable  0: The noise filter for the GTIOCnA pin is disabled  1: The noise filter for the GTIOCnA pin is enabled  | R/W |  |  |  |  |
| 15:14 | NFCSA[1:0]   | Noise Filter A Sampling Clock Select  0 0: PCLKD/1  0 1: PCLKD/4  1 0: PCLKD/16  1 1: PCLKD/64  | R/W |  |  |  |  |
| 20:16 | GTIOB[4:0]   | GTIOCnB Pin Function Select<br>See Table 20.4.  | R/W |  |  |  |  |
| 21    |  | This bit is read as 0. The write value should be 0.   | R/W |  |  |  |  |
| 22    | OBDFLT GTIOCnB Pin Output Value Setting at the Count Stop 0: The GTIOCnB pin outputs low when counting stops 1: The GTIOCnB pin outputs high when counting stops |   |     |  |  |  |  |

| Bit   | Symbol     | Function  | R/W |
|-------|------------|---|-----|
| 23    | OBHLD      | GTIOCnB Pin Output Setting at the Start/Stop Count  0: The GTIOCnB pin output level at the start/stop of counting depends on the register setting  1: The GTIOCnB pin output level is retained at the start/stop of counting  | R/W |
| 24    | OBE        | GTIOCnB Pin Output Enable  0: Output is disabled  1: Output is enabled  | R/W |
| 26:25 | OBDF[1:0]  | GTIOCnB Pin Disable Value Setting  0 0: None of the below options are specified  0 1: GTIOCnB pin is set to Hi-Z in response to controlling the output negation  1 0: GTIOCnB pin is set to 0 in response to controlling the output negation  1 1: GTIOCnB pin is set to 1 in response to controlling the output negation | R/W |
| 28:27 | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 29    | NFBEN      | Noise Filter B Enable  0: The noise filter for the GTIOCnB pin is disabled  1: The noise filter for the GTIOCnB pin is enabled  | R/W |
| 31:30 | NFCSB[1:0] | Noise Filter B Sampling Clock Select  0 0: PCLKD/1  0 1: PCLKD/4  1 0: PCLKD/16  1 1: PCLKD/64  | R/W |

Note: n = 4 to 9

The GTIOR sets the functions of the GTIOCnA and GTIOCnB pins. (n = 4 to 9)

#### GTIOA[4:0] bits (GTIOCnA Pin Function Select)

The GTIOA[4:0] bits select the GTIOCnA pin function. For details, see Table 20.4.

#### OADFLT bit (GTIOCnA Pin Output Value Setting at the Count Stop)

The OADFLT bit sets whether the GTIOCnA pin outputs high or low when counting stops.

### OAHLD bit (GTIOCnA Pin Output Setting at the Start/Stop Count)

The OAHLD bit specifies whether the GTIOCnA pin output level is retained or the level at the start or stop of counting depends on the register setting.

When the OAHLD bit is set to 0:

- The value specified in bit [4] of the GTIOA[4:0] bits is output when counting starts
- The value specified in the OADFLT bit is output when counting stops
- If the OADFLT bit is modified while counting stops, the new value is immediately reflected in the output.

When the OAHLD bit is set to 1:

• The output is retained when counting starts or stops.

#### **OAE bit (GTIOCnA Pin Output Enable)**

The OAE bit disables or enables the GTIOCnA pin output.

When GTCCRA register is used as the input capture register (at least one bit in the GTICASR register is set to 1), the GTIOCnA pin does not output regardless of the OAE bit value.

### OADF[1:0] bits (GTIOCnA Pin Disable Value Setting)

The OADF[1:0] bits select the output value of the GTIOCnA pin in response to a request to disable output from the POEG.

# NFAEN bit (Noise Filter A Enable)

The NFAEN bit disables or enables the noise filter for input from the GTIOCnA pin. Because changing the value of the bit might lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the GTIOR register before doing so.



#### NFCSA[1:0] bits (Noise Filter A Sampling Clock Select)

The NFCSA[1:0] bits set the sampling interval for the noise filter of the GTIOCnA pin. When setting these bits, wait for 2 cycles of the selected sampling interval before setting the input capture function.

## GTIOB[4:0] bits (GTIOCnB Pin Function Select)

The GTIOB[4:0] bits select the GTIOCnB pin function. For details, see Table 20.4.

#### **OBDFLT bit (GTIOCnB Pin Output Value Setting at the Count Stop)**

The OBDFLT bit sets whether the GTIOCnB pin outputs high or low when counting stops.

#### **OBHLD bit (GTIOCnB Pin Output Setting at the Start/Stop Count)**

The OBHLD bit specifies whether the GTIOCnB pin output level is retained or the level at the start or stop of counting depends on the register setting.

When the OBHLD bit is set to 0:

- The value specified in bit [4] of the GTIOB[4:0] bits is output when counting starts
- The value specified in the OBDFLT bit is output when counting stops
- If the OBDFLT bit is modified while counting stops, the new value is immediately reflected in the output.

When the OBHLD bit is set to 1:

• The output is retained when counting starts or stops.

#### **OBE bit (GTIOCnB Pin Output Enable)**

The OBE bit disables or enables the GTIOCnB pin output.

When GTCCRB register is used as the input capture register (at least one bit in the GTICBSR register is set to 1), the GTIOCnB pin does not output regardless of the OBE bit value.

## OBDF[1:0] bits (GTIOCnB Pin Disable Value Setting)

The OBDF[1:0] bits select the output value of the GTIOCnB pin in response to a request to disable output from the POEG.

#### **NFBEN bit (Noise Filter B Enable)**

The NFBEN bit disables or enables the noise filter for input from the GTIOCnB pin. Because changing the value of the bit might lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the GTIOR register before doing so.

#### NFCSB[1:0] bits (Noise Filter B Sampling Clock Select)

The NFCSB[1:0] bits set the sampling interval for the noise filter of the GTIOCnB pin. When setting these bits, wait for 2 cycles of the selected sampling interval before setting the input capture function.



Table 20.4 Settings of GTIOA[4:0] and GTIOB[4:0] bits

| GTIOA/GTIOB[4:0] bits |    |    |    |    | Function          |                    |  |  |  |  |  |
|-----------------------|----|----|----|----|-------------------|--------------------|--|--|--|--|--|
| b4                    | b3 | b2 | b1 | b0 | b4                | b3, b2*1 *2 *3     | b1, b0*2                                       |  |  |  |  |
| 0                     | 0  | 0  | 0  | 0  | Initial output is | Output retained at | Output retained at GTCCRA/GTCCRB compare match |  |  |  |  |
| 0                     | 0  | 0  | 0  | 1  | low               | cycle end          | Low output at GTCCRA/GTCCRB compare match      |  |  |  |  |
| 0                     | 0  | 0  | 1  | 0  |                   |                    | High output at GTCCRA/GTCCRB compare match     |  |  |  |  |
| 0                     | 0  | 0  | 1  | 1  |                   |                    | Output toggled at GTCCRA/GTCCRB compare match  |  |  |  |  |
| 0                     | 0  | 1  | 0  | 0  |                   | Low output at      | Output retained at GTCCRA/GTCCRB compare match |  |  |  |  |
| 0                     | 0  | 1  | 0  | 1  |                   | cycle end          | Low output at GTCCRA/GTCCRB compare match      |  |  |  |  |
| 0                     | 0  | 1  | 1  | 0  |                   |                    | High output at GTCCRA/GTCCRB compare match     |  |  |  |  |
| 0                     | 0  | 1  | 1  | 1  |                   |                    | Output toggled at GTCCRA/GTCCRB compare match  |  |  |  |  |
| 0                     | 1  | 0  | 0  | 0  |                   | High output at     | Output retained at GTCCRA/GTCCRB compare match |  |  |  |  |
| 0                     | 1  | 0  | 0  | 1  |                   | cycle end          | Low output at GTCCRA/GTCCRB compare match      |  |  |  |  |
| 0                     | 1  | 0  | 1  | 0  |                   |                    | High output at GTCCRA/GTCCRB compare match     |  |  |  |  |
| 0                     | 1  | 0  | 1  | 1  |                   |                    | Output toggled at GTCCRA/GTCCRB compare match  |  |  |  |  |
| 0                     | 1  | 1  | 0  | 0  |                   |                    | Output retained at GTCCRA/GTCCRB compare match |  |  |  |  |
| 0                     | 1  | 1  | 0  | 1  |                   |                    | Low output at GTCCRA/GTCCRB compare match      |  |  |  |  |
| 0                     | 1  | 1  | 1  | 0  |                   |                    | High output at GTCCRA/GTCCRB compare match     |  |  |  |  |
| 0                     | 1  | 1  | 1  | 1  |                   |                    | Output toggled at GTCCRA/GTCCRB compare match  |  |  |  |  |
| 1                     | 0  | 0  | 0  | 0  | Initial output is | Output retained at | Output retained at GTCCRA/GTCCRB compare match |  |  |  |  |
| 1                     | 0  | 0  | 0  | 1  | high              | cycle end          | Low output at GTCCRA/GTCCRB compare match      |  |  |  |  |
| 1                     | 0  | 0  | 1  | 0  |                   |                    | High output at GTCCRA/GTCCRB compare match     |  |  |  |  |
| 1                     | 0  | 0  | 1  | 1  |                   |                    | Output toggled at GTCCRA/GTCCRB compare match  |  |  |  |  |
| 1                     | 0  | 1  | 0  | 0  |                   | Low output at      | Output retained at GTCCRA/GTCCRB compare match |  |  |  |  |
| 1                     | 0  | 1  | 0  | 1  |                   | cycle end          | Low output at GTCCRA/GTCCRB compare match      |  |  |  |  |
| 1                     | 0  | 1  | 1  | 0  |                   |                    | High output at GTCCRA/GTCCRB compare match     |  |  |  |  |
| 1                     | 0  | 1  | 1  | 1  |                   |                    | Output toggled at GTCCRA/GTCCRB compare match  |  |  |  |  |
| 1                     | 1  | 0  | 0  | 0  |                   | High output at     | Output retained at GTCCRA/GTCCRB compare match |  |  |  |  |
| 1                     | 1  | 0  | 0  | 1  |                   | cycle end          | Low output at GTCCRA/GTCCRB compare match      |  |  |  |  |
| 1                     | 1  | 0  | 1  | 0  |                   |                    | High output at GTCCRA/GTCCRB compare match     |  |  |  |  |
| 1                     | 1  | 0  | 1  | 1  |                   |                    | Output toggled at GTCCRA/GTCCRB compare match  |  |  |  |  |
| 1                     | 1  | 1  | 0  | 0  |                   | Output toggled at  | Output retained at GTCCRA/GTCCRB compare match |  |  |  |  |
| 1                     | 1  | 1  | 0  | 1  |                   | cycle end          | Low output at GTCCRA/GTCCRB compare match      |  |  |  |  |
| 1                     | 1  | 1  | 1  | 0  |                   |                    | High output at GTCCRA/GTCCRB compare match     |  |  |  |  |
| 1                     | 1  | 1  | 1  | 1  |                   |                    | Output toggled at GTCCRA/GTCCRB compare match  |  |  |  |  |

Note 1. The cycle end means an overflow (GTCNT changes from GTPR to 0 in up-counting), an underflow (GTCNT changes from 0 to GTPR in down-counting), or counter clearing for saw-wave mode, and means a trough (GTCNT changes from 0 to 1) for triangle-wave mode.



Note 2. When the timing of a cycle end and the timing of a GTCCRA/GTCCRB compare match are the same in a compare-match operation, the b3 and b2 settings are given priority in saw-wave PWM mode, and the b1 and b0 settings are given priority in any other mode.

Note 3. In event count operation where at least one bit in GTUPSR or GTDNSR is set to 1, the setting of b3 and b2 is ignored.

# 20.2.15 GTINTAD: General PWM Timer Interrupt Output Setting Register

Base address:  $GPT16m = 0x4007\_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x38

| Bit position:      | 31 | 30         | 29         | 28 | 27 | 26 | 25  | 24     | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|----|------------|------------|----|----|----|-----|--------|----|----|----|----|----|----|----|----|
| Bit field:         | _  | GRPA<br>BL | GRPA<br>BH | _  | _  | _  | GRP | P[1:0] | _  | _  | _  | _  | _  | _  | _  | _  |
| Value after reset: | 0  | 0          | 0          | 0  | 0  | 0  | 0   | 0      | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15 | 14         | 13         | 12 | 11 | 10 | 9   | 8      | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         | _  | _          | _          | _  | _  | _  | _   | _      | _  | _  | _  | _  | _  | _  | _  | _  |
| Value after reset: | 0  | 0          | 0          | 0  | 0  | 0  | 0   | 0      | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol   | Function  | R/W |
|-------|----------|---|-----|
| 23:0  | _        | These bits are read as 0. The write value should be 0.  | R/W |
| 25:24 | GRP[1:0] | Output Disable Source Select  0 0: Group A output disable source is selected 0 1: Group B output disable source is selected Others: Setting prohibited              | R/W |
| 28:26 | _        | These bits are read as 0. The write value should be 0.  | R/W |
| 29    | GRPABH   | Same Time Output Level High Disable Request Enable  0: Same time output level high disable request disabled  1: Same time output level high disable request enabled | R/W |
| 30    | GRPABL   | Same Time Output Level Low Disable Request Enable  0: Same time output level low disable request disabled  1: Same time output level low disable request enabled    | R/W |
| 31    |          | This bit is read as 0. The write value should be 0.   | R/W |

The GTINTAD enables or disables interrupt requests and output disable requests.

#### **GRP[1:0] bits (Output Disable Source Select)**

These bits select the group of output disable request from GPT to POEG and the group of output disable for GTIOCnA pin and GTIOCnB pin from POEG to GPT.

The output disable request to POEG is output to the group selected in the GRP[1:0] bit, with dead-time errors, simultaneous high output, and simultaneous low output factors following their respective disable request enable bits.

GTST.ODF shows the request of the output disable source group that is selected with the GRP[1:0] bits. Set the GRP[1:0] bits when both GTIOR.OAE and GTIOR.OBE bits are 0.

#### **GRPABH** bit (Same Time Output Level High Disable Request Enable)

The GRPABH bit enables or disables the output disable request when the GTIOCnA pin and GTIOCnB pin output 1 at the same time.

### **GRPABL** bit (Same Time Output Level Low Disable Request Enable)

The GRPABL bit enables or disables the output disable request when the GTIOCnA pin and GTIOCnB pin output 0 at the same time.



# 20.2.16 GTST: General PWM Timer Status Register

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x3C

| Bit position:      | 31   | 30        | 29        | 28 | 27 | 26 | 25 | 24  | 23        | 22        | 21   | 20   | 19   | 18   | 17   | 16   |
|--------------------|------|-----------|-----------|----|----|----|----|-----|-----------|-----------|------|------|------|------|------|------|
| Bit field:         | _    | OABL<br>F | OABH<br>F | _  | _  | _  | _  | ODF | _         | _         | _    | _    | _    | _    | _    | _    |
| Value after reset: | 0    | 0         | 0         | 0  | 0  | 0  | 0  | 0   | 0         | 0         | 0    | 0    | 0    | 0    | 0    | 0    |
| Bit position:      | 15   | 14        | 13        | 12 | 11 | 10 | 9  | 8   | 7         | 6         | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit field:         | TUCF | _         | _         | _  | _  | _  | _  | _   | TCFP<br>U | TCFP<br>O | TCFF | TCFE | TCFD | TCFC | TCFB | TCFA |
| Value after reset: | 1    | 0         | 0         | 0  | 0  | 0  | 0  | 0   | 0         | 0         | 0    | 0    | 0    | 0    | 0    | 0    |

| Bit   | Symbol | Function  | R/W   |
|-------|--------|---|-------|
| 0     | TCFA   | Input Capture/Compare Match Flag A  | R/W*1 |
|       |        | <ul><li>0: No input capture/compare match of GTCCRA is generated</li><li>1: An input capture/compare match of GTCCRA is generated</li></ul> |       |
| 1     | TCFB   | Input Capture/Compare Match Flag B  | R/W*1 |
|       |        | <ul><li>0: No input capture/compare match of GTCCRB is generated</li><li>1: An input capture/compare match of GTCCRB is generated</li></ul> |       |
| 2     | TCFC   | Input Compare Match Flag C  | R/W*1 |
|       |        | No compare match of GTCCRC is generated     A compare match of GTCCRC is generated  |       |
| 3     | TCFD   | Input Compare Match Flag D  | R/W*1 |
|       |        | No compare match of GTCCRD is generated     A compare match of GTCCRD is generated  |       |
| 4     | TCFE   | Input Compare Match Flag E  | R/W*1 |
|       |        | No compare match of GTCCRE is generated     A compare match of GTCCRE is generated  |       |
| 5     | TCFF   | Input Compare Match Flag F  | R/W*1 |
|       |        | No compare match of GTCCRF is generated     A compare match of GTCCRF is generated  |       |
| 6     | TCFPO  | Overflow Flag   | R/W*1 |
|       |        | O: No overflow (crest) occurred  An overflow (crest) occurred   |       |
| 7     | TCFPU  | Underflow Flag  | R/W*1 |
|       |        | O: No underflow (trough) occurred  1: An underflow (trough) occurred  |       |
| 14:8  | _      | These bits are read as 0. The write value should be 0.  | R/W   |
| 15    | TUCF   | Count Direction Flag  | R     |
|       |        | GTCNT counter counts downward     GTCNT counter counts upward   |       |
| 23:16 | _      | These bits are read as 0. The write value should be 0.  | R/W   |
| 24    | ODF    | Output Disable Flag   | R     |
|       |        | <ul><li>0: No output disable request is generated</li><li>1: An output disable request is generated</li></ul>                               |       |
| 28:25 | _      | These bits are read as 0. The write value should be 0.  | R/W   |
| 29    | OABHF  | Same Time Output Level High Flag  | R     |
|       |        | <ol> <li>No simultaneous generation of 1 both for the GTIOCA and GTIOCB pins has<br/>occurred.</li> </ol>                                   |       |
|       |        | <ol> <li>A simultaneous generation of 1 both for the GTIOCA and GTIOCB pins has<br/>occurred.</li> </ol>                                    |       |

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 30  | OABLF  | Same Time Output Level Low Flag  0: No simultaneous generation of 0 both for the GTIOCA and GTIOCB pins has occurred.  1: A simultaneous generation of 0 both for the GTIOCA and GTIOCB pins has occurred. | R   |
| 31  | _      | This bit is read as 0. The write value should be 0.  | R/W |

Note 1. Only 0 can be written to this bit. Do not write 1.

The GTST indicates the status of the GPT.

#### TCFA flag (Input Capture/Compare Match Flag A)

The TCFA flag indicates the status for the input capture or compare match of GTCCRA.

[Setting conditions]

- GTCNT = GTCCRA, when the GTCCRA register functions as a compare match register
- GTCNT counter value is transferred to GTCCRA by the input capture signal when the GTCCRA register functions as an input capture register.

#### [Clearing condition]

• 0 is written to this flag.

### TCFB flag (Input Capture/Compare Match Flag B)

The TCFB flag indicates the status for the input capture or compare match of GTCCRB.

[Setting conditions]

- GTCNT = GTCCRB, when the GTCCRB register functions as a compare match register
- GTCNT counter value is transferred to GTCCRB by the input capture signal when the GTCCRB register functions as an input capture register.

# [Clearing condition]

• 0 is written to this flag.

#### TCFC flag (Input Compare Match Flag C)

The TCFC flag indicates the status for the compare match of GTCCRC.

When GTCCRC performs buffer operation, GTCCRC does not perform compare match.

[Setting condition]

• GTCNT = GTCCRC.

#### [Clearing condition]

• 0 is written to this flag.

[Not comparing condition]

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (triangle-wave PWM mode 3)
- GTBER.CCRA[1:0] = 01b, 10b, 11b (GTCCRC performs buffer operation).

#### TCFD flag (Input Compare Match Flag D)

The TCFD flag indicates the status for the compare match of GTCCRD.

When GTCCRD performs buffer operation, GTCCRD does not perform compare match.

[Setting condition]

• GTCNT = GTCCRD.



#### [Clearing condition]

• 0 is written to this flag.

#### [Not comparing condition]

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (Triangle-wave PWM mode 3)
- GTBER.CCRA[1:0] = 10b, 11b (GTCCRD performs buffer operation).

#### TCFE flag (Input Compare Match Flag E)

The TCFE flag indicates the status for the compare match of GTCCRE.

When GTCCRE performs buffer operation, GTCCRE does not perform compare match.

#### [Setting condition]

• GTCNT = GTCCRE.

#### [Clearing condition]

• 0 is written to this flag.

#### [Not comparing condition]

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (Triangle-wave PWM mode 3)
- GTBER.CCRB[1:0] = 01b, 10b, 11b (GTCCRE performs buffer operation).

### TCFF flag (Input Compare Match Flag F)

The TCFF flag indicates the status for the compare match of GTCCRF.

When GTCCRF performs buffer operation, GTCCRF does not perform compare match.

### [Setting condition]

• GTCNT = GTCCRF.

#### [Clearing condition]

• 0 is written to this flag.

#### [Not comparing condition]

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (Triangle-wave PWM mode 3)
- GTBER.CCRB[1:0] = 10b, 11b (GTCCRF performs buffer operation).

#### **TCFPO flag (Overflow Flag)**

The TCFPO flag indicates when an overflow or crest has occurred.

#### [Setting conditions]

- In saw-wave mode, an overflow (GTCNT changes from GTPR to 0 in up-counting) has occurred
- In triangle-wave mode, a crest (GTCNT changes from GTPR to GTPR 1) has occurred
- In counting by hardware sources, an overflow (GTCNT changes from GTPR to 0 in up-counting) has occurred.

#### [Clearing condition]

• 0 is written to this flag.

#### TCFPU flag (Underflow Flag)

The TCFPU flag indicates when an underflow or trough has occurred.

[Setting conditions]



- In saw-wave mode, an underflow (GTCNT changes from 0 to GTPR in down-counting) has occurred
- In triangle-wave mode, a trough (GTCNT changes from 0 to 1) has occurred
- In counting by hardware sources, an underflow (GTCNT changes from 0 to GTPR in down-counting) has occurred.

#### [Clearing condition]

• 0 is written to this bit.

### **TUCF flag (Count Direction Flag)**

The TUCF flag indicates the count direction of GTCNT. In event count operation, this flag is set to 1 in up-counting and to 0 in down-counting.

#### **ODF flag (Output Disable Flag)**

The ODF flag shows the request of the output disable source group that is selected in the GRP[1:0] bits.

When output is disabled, an output disable control is not released within the same cycle in which an output disable request is negated. It is released in the next cycle.

### OABHF flag (Same Time Output Level High Flag)

The OABHF flag indicates that the GTIOCnA pin and GTIOCnB pin output 1 at the same time.

When the GTIOCnA or GTIOCnB pin outputs 0, this flag returns to 0. This flag is read only. Writing 0 to clear the flag is prohibited.

When an interrupt by the OABHF flag is enabled (GTINTAD.GRPABH = 1), the OABHF flag is output to POEG as an output disable request.

### [Setting condition]

• The GTIOCnA and GTIOCnB pins output 1 at the same time when both OAE and OBE bits are set to 1.

#### [Clearing conditions]

- The GTIOCnA pin output value is different from the GTIOCnB pin output value when both OAE and OBE bits are set to 1
- The GTIOCnA and GTIOCnB pins output 0 at the same time when both OAE and OBE bits are set to 1
- Either the OAE bit or OBE bit is set to 0.

#### OABLF flag (Same Time Output Level Low Flag)

The OABLF flag indicates that the GTIOCnA and GTIOCnB pins output 0 at the same time.

When the GTIOCnA pin or GTIOCnB pin outputs 1, this flag returns to 0. This flag is read only. Writing 0 to clear the flag is prohibited.

When an interrupt by the OABLF flag is enabled (GTINTAD.GRPABL = 1), the OABLF flag is output to POEG as an output disable request.

#### [Setting condition]

• The GTIOCnA and GTIOCnB pins output 0 at the same time when both OAE and OBE bits are set to 1.

#### [Clearing conditions]

- The GTIOCnA pin output value is different from the GTIOCnB pin output value when both OAE and OBE bits are set to 1
- The GTIOCnA and GTIOCnB pins output 1 at the same time when both OAE and OBE bits are set to 1
- Either the OAE bit or the OBE bit is set to 0.

The compare-target signals to generate the OABHF/OABLF flag are the compare match outputs (PWM outputs) signals before they are masked by the output disable function. Even during the output disable condition, compare match operation continues internally, where the OABHF or OABLF flag is updated based on the operation results.



# 20.2.17 GTBER: General PWM Timer Buffer Enable Register

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x40

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22         | 21  | 20   | 19   | 18     | 17  | 16     |
|--------------------|----|----|----|----|----|----|----|----|----|------------|-----|------|------|--------|-----|--------|
| Bit field:         | _  | _  | -  | -  | -  | _  | _  | _  | _  | CCRS<br>WT | PR[ | 1:0] | CCRI | B[1:0] | CCR | A[1:0] |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0          | 0   | 0    | 0    | 0      | 0   | 0      |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6          | 5   | 4    | 3    | 2      | 1   | 0      |
| Bit field:         | _  | _  |    | _  | -  | _  | _  | _  | _  | _          | -   | -    |      | _      | BD1 | BD0    |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0          | 0   | 0    | 0    | 0      | 0   | 0      |

| Bit   | Symbol    | Function  | R/W |
|-------|-----------|---|-----|
| 0     | BD0       | GTCCR Buffer Operation Disable  | R/W |
|       |           | Buffer operation is enabled     Buffer operation is disabled  |     |
| 1     | BD1       | GTPR Buffer Operation Disable   | R/W |
|       |           | Buffer operation is enabled     Buffer operation is disabled  |     |
| 15:2  | _         | These bits are read as 0. The write value should be 0.  | R/W |
| 17:16 | CCRA[1:0] | GTCCRA Buffer Operation   | R/W |
|       |           | <ul> <li>0 0: No buffer operation</li> <li>0 1: Single buffer operation (GTCCRA ↔GTCCRC)</li> <li>Others: Double buffer operation (GTCCRA ↔ GTCCRC ↔ GTCCRD)</li> </ul>                         |     |
| 19:18 | CCRB[1:0] | GTCCRB Buffer Operation   | R/W |
|       |           | <ul> <li>0 0: No buffer operation</li> <li>0 1: Single buffer operation (GTCCRB ↔ GTCCRE)</li> <li>Others: Double buffer operation (GTCCRB ↔ GTCCRE ↔ GTCCRF)</li> </ul>                        |     |
| 21:20 | PR[1:0]   | GTPR Buffer Operation   | R/W |
|       |           | <ul> <li>0 0: No buffer operation</li> <li>0 1: Single buffer operation (GTPBR → GTPR)</li> <li>Others: Setting prohibited</li> </ul>   |     |
| 22    | CCRSWT    | GTCCRA and GTCCRB Forcible Buffer Operation Writing 1 to this bit forces a buffer transfer of GTCCRA and GTCCRB. This bit automatically returns to 0 after 1 is written. This bit is read as 0. | W   |
| 31:23 | _         | These bits are read as 0. The write value should be 0.  | R/W |

The GTBER register provides settings for the buffer operation. Set the GTBER register while the GTCNT counter is stopped.

## **BD0** bit (GTCCR Buffer Operation Disable)

The BD0 bit disables the buffer operation using GTCCRA, GTCCRB, GTCCRC, GTCCRD, GTCCRE, and GTCCRF combined.

When GTDTCR.TDE is 1 and when BD0 is set to 0, GTCCRB does not perform buffer operation. The GTCCRB register is automatically set to a compare match value for negative-phase waveform with dead time.

#### **BD1 bit (GTPR Buffer Operation Disable)**

The BD1 bit disables the buffer operation using GTPR and GTPBR combined.

#### CCRA[1:0] bits (GTCCRA Buffer Operation)

The CCRA[1:0] bits set the buffer operation with GTCCRA, GTCCRC, and GTCCRD combined. When the buffer operation is restricted by the operating mode set in GTCR, the GTCR setting is given priority.



The buffer operation mode is fixed in saw-wave one-shot pulse mode or triangle-wave PWM mode 3 (64-bit transfer at trough).

### CCRB[1:0] bits (GTCCRB Buffer Operation)

The CCRB[1:0] bits set the buffer operation using GTCCRB, GTCCRE, and GTCCRF combined. When the buffer operation is restricted by the operating mode set in GTCR, the GTCR setting is given priority.

The buffer operation mode is fixed in saw-wave one-shot pulse mode or triangle-wave PWM mode 3 (64-bit transfer at trough).


### PR[1:0] bits (GTPR Buffer Operation)

The PR[1:0] bits set the buffer operation with GTPR and GTPBR combined.

## **CCRSWT bit (GTCCRA and GTCCRB Forcible Buffer Operation)**

Writing 1 to the CCRSWT bit forces a buffer transfer of GTCCRA and GTCCRB. This bit automatically returns to 0 after the 1 is written. This bit is read as 0, and is valid only when counting is stopped with a compare match operation specified.

### 20.2.18 GTCNT: General PWM Timer Counter



| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 31:0 | n/a    | For GPT16m (m = 4 to 9), GTCNT is a 16-bit register. GTCNT can only be written to after counting stops.  For GPT16m (m = 4 to 9), the upper 16 bits for access in a 32-bit unit are always read as 0x0000, and writing to these bits is ignored.  GTCNT must be set within the range of 0 ≤ GTCNT ≤ GTPR. | R/W |

# 20.2.19 GTCCRk: General PWM Timer Compare Capture Register k (k = A to F)

| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 31:0 | n/a    | GTCCRk registers are read/write registers. The effective size of GTCCRk is the same as GTCNT (16- or 32-bit). If the effective size of GTCCRk is 16 bits, the upper 16 bits for access in a 32-bit unit are always read as 0x0000, and writing to these bits is ignored. GTCCRA and GTCCRB are registers used for both output compare and input capture. GTCCRC and GTCCRE are compare match registers, and can also function as buffer registers for GTCCRA and GTCCRB.  GTCCRD and GTCCRF are compare match registers, and can also function as buffer registers for GTCCRC and GTCCRE (double-buffer registers for GTCCRA and GTCCRB). | R/W |

Note 1. For GPT16m (m = 4 to 9), the value of the upper 16 bits after reset is 0x0000.



# 20.2.20 GTPR: General PWM Timer Cycle Setting Register

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x64



| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 31:0 | n/a    | GTPR is a read/write register that sets the maximum count value of GTCNT. The effective size of GTPR is the same as GTCNT (16- or 32-bit). If the effective size of GTPR is 16 bits, the upper 16 bits for access in a 32-bit unit are always read as 0x0000, and writing to these bits is ignored.  For saw waves, the value of (GTPR + 1) is the cycle. For triangle waves, the value of (GTPR value × 2) is the cycle. | R/W |

Note 1. For GPT16m (m = 4 to 9), the value of the upper 16 bits after reset is 0x0000.

# 20.2.21 GTPBR: General PWM Timer Cycle Setting Buffer Register

Base address:  $GPT16m = 0x4007_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x68



| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 31:0 | n/a    | GTPBR is a read/write register that functions as a buffer register for GTPR. The effective size of GTPBR is the same as GTCNT (16- or 32-bit). If the effective size of GTPBR is 16 bits, the upper 16 bits for access in a 32-bit unit are always read as 0x0000, and writing to these bits is ignored. | R/W |

Note 1. For GPT16m (m = 4 to 9), the value of the upper 16 bits after reset is 0x0000.

# 20.2.22 GTDTCR: General PWM Timer Dead Time Control Register

Base address:  $GPT16m = 0x4007\_8000 + 0x0100 \times m (m = 4 to 9)$ 

Offset address: 0x88

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16  |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _   |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0   |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | TDE |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   |

| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | TDE    | Negative-Phase Waveform Setting   | R/W |
|     |        | GTCCRB is set without using GTDVU     GTDVU is used to set the compare match value for negative-phase waveform with dead time automatically in GTCCRB |     |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 31:1 | _      | These bits are read as 0. The write value should be 0. | R/W |

GTDTCR enables automatic setting of a compare match value for negative-phase waveform with dead time. GPT has a dead time control function and the GTDVU register is used for setting dead time value.

# **TDE bit (Negative-Phase Waveform Setting)**

The TDE bit specifies whether to use GTDVU. When GTDVU is used, the compare match value for a negative-phase waveform with dead time obtained by the compare match value of a positive-phase waveform (GTCCRA) and the dead time value (GTDVU) is automatically set in GTCCRB.

The TDE bit setting is ignored in saw-wave PWM mode, and the GTCCRB is not automatic setting.

The GTCCRB value is automatically set and has the following upper and lower limit values. If the obtained GTCCRB value is not within the upper or lower limit, the following limit value is set in GTCCRB.

• Triangle waves:

Upper limit value: GTPR – 1

Lower limit value: 1 in up-counting, 0 in down-counting

Saw-wave one-shot pulse mode:
 Upper limit value: GTPR
 Lower limit value: 0.

# 20.2.23 GTDVU: General PWM Timer Dead Time Value Register U

| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 31:0 | n/a    | GTDVU is a read/write register that sets the dead time for generating PWM waveforms with dead time. The effective size of GTDVU is the same as GTCNT (16 or 32 bits). If the effective size of GTDVU is 16 bits, the upper 16 bits for access in a 32-bit unit are always read as 0x0000, and writing to these bits is ignored.  Setting a GTDVU value greater than or equal to GTPR is prohibited. When using the automatic dead time setting function, do not set a value that makes a change point of the waveform exceeding the count period. The set value can be confirmed by reading from GTCCRB. When GTDVU is used, writing to GTCCRB is prohibited. When this register is set to 0, waveforms without dead time are output.  While GPT is running, changing the GTDVU values is prohibited. To change GTDVU to a new value, stop the GPT with the CST bit in the GTCR register. | R/W |

Note 1. For GPT16m (m = 4 to 9), the value of the upper 16 bits after reset is 0x0000.

# 20.2.24 OPSCR : Output Phase Switching Control Register

Base address: GPT\_OPS = 0x4007\_8FF0

Offset address: 0x00

| Bit position:      | 31  | 30     | 29   | 28 | 27 | 26   | 25  | 24     | 23 | 22 | 21    | 20 | 19  | 18 | 17 | 16 |
|--------------------|-----|--------|------|----|----|------|-----|--------|----|----|-------|----|-----|----|----|----|
| Bit field:         | NFC | S[1:0] | NFEN | _  | _  | GODF | GRP | P[1:0] | _  | _  | ALIGN | RV | INV | N  | Р  | FB |
| Value after reset: | 0   | 0      | 0    | 0  | 0  | 0    | 0   | 0      | 0  | 0  | 0     | 0  | 0   | 0  | 0  | 0  |
| Bit position:      | 15  | 14     | 13   | 12 | 11 | 10   | 9   | 8      | 7  | 6  | 5     | 4  | 3   | 2  | 1  | 0  |
| Bit field:         | _   | _      | _    | _  | _  | _    | _   | EN     | _  | _  | _     | _  | _   | WF | VF | UF |
| Value after reset: | 0   | 0      | 0    | 0  | 0  | 0    | 0   | 0      | 0  | 0  | 0     | 0  | 0   | 0  | 0  | 0  |

| Bit   | Symbol   | Function   | R/W |
|-------|----------|--|-----|
| 0     | UF       | Input Phase Soft Setting   | R/W |
| 1     | VF       | These bits set the input phase from software settings.   | R/W |
| 2     | WF       | Setting these bits is valid when OPSCR.FB = 1.   | R/W |
| 7:3   | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 8     | EN       | Output Phase Enable  | R/W |
|       |          | 0: Do not output (Hi-Z external pin) 1: Output*1   |     |
| 15:9  | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 16    | FB       | External Feedback Signal Enable This bit is the input phase from software settings.                                      | R/W |
|       |          | 0: Do not use 1: Select the soft setting (OPSCR.UF, VF, WF)  |     |
| 17    | Р        | Positive-Phase Output (P) Control  | R/W |
|       |          | Cevel signal output     PWM signal output  |     |
| 18    | N        | Negative-Phase Output (N) Control  | R/W |
|       |          | Cevel signal output     PWM signal output  |     |
| 19    | INV      | Output Phase Invert Control  | R/W |
|       |          | Positive logic (active-high) output     Negative logic (active-low) output   |     |
| 20    | RV       | Output Phase Rotation Direction Reversal Control   | R/W |
|       |          | Positive rotation     Reverse rotation   |     |
| 21    | ALIGN    | Input Phase Alignment  | R/W |
|       |          | <ul><li>0: Input phase aligned to PCLKD</li><li>1: Input phase aligned to the falling edge of PWM</li></ul>              |     |
| 23:22 | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 25:24 | GRP[1:0] | Output Disabled Source Selection   | R/W |
|       |          | O 0: Select group A output disable source     O 1: Select group B output disable source Others: Setting prohibited       |     |
| 26    | GODF     | Group Output Disable Function  | R/W |
|       |          | 0: This bit function is ignored  |     |
|       |          | 1: Group disable clears the OPSCR.EN bit <sup>*1</sup>   |     |
| 28:27 | -        | These bits are read as 0. The write value should be 0.   | R/W |
| 29    | NFEN     | External Input Noise Filter Enable   | R/W |
|       |          | <ul><li>0: Do not use a noise filter on the external input</li><li>1: Use a noise filter on the external input</li></ul> |     |

| Bit   | Symbol    | Function   | R/W |
|-------|-----------|--|-----|
| 31:30 | NFCS[1:0] | External Input Noise Filter Clock Selection Noise filter sampling clock setting of the external input. | R/W |
|       |           | 0 0: PCLKD/1<br>0 1: PCLKD/4<br>1 0: PCLKD/16<br>1 1: PCLKD/64   |     |

Note 1. When OPSCR.GODF = 1 and the signal value selected by the OPSCR.GRP[1:0] bit is high, the OPSCR.EN bit is set to 0.

The OPSCR register sets the output of the signal waveform required for brushless DC motor control.

#### UF, VF, WF bits (Input Phase Soft Setting)

The UF, VF, WF bits set the input phase from the software settings. When OPSCR.FB bit is 1, these bits are valid.

#### **EN bit (Output Phase Enable)**

The EN bit controls the output enable signal of output phase (positive phase/negative phase).

When the OPSCR.EN bit is 1, the signal waveform is output.

When the OPSCR.EN bit is 0, first set OPSCR.FB, OPSCR.UF /VF /WF (software setting is selected), OPSCR.P/N, OPSCR.INV, OPSCR.RV, OPSCR.ALIGN, OPSCR.GRP[1:0], OPSCR.GODF, OPSCR.NFEN, OPSCR.NFCS. Then, set the EN bit to 1. The EN bit should be set when output disable request does not occur from POEG. Also when OPSCR.GODF is 1 and the signal value selected in the OPSCR.GRP[1:0] bit is high, the OPSCR.EN bit is set to 0. Even if 1 is written by software, the EN bit remains at 0.

For the return, after clearing the Output Disable Request by software, set the EN bit to 1.

Priority order of the EN bit is as follows (when the conflict occurs).

When writing 1 by software and clearing to 0 by the Output Disable Request conflict for the EN bit, clearing to 0 by the Output Disable Request is enabled.

#### FB bit (External Feedback Signal Enable)

The FB bit selects the input phase from the software settings (OPSCR.UF, VF, WF) and external input such as a Hall element.

#### P bit (Positive-Phase Output (P) Control)

The P bit selects one of the level signal output or PWM signal output for the positive-phase output (GTOUUP, GTOVUP and GTOWUP pins).

### N bit (Negative-Phase Output (N) Control)

The N bit selects one of the level signal output or PWM signal output for the negative-phase output (GTOULO, GTOVLO and GTOWLO pins).

# **INV bit (Output Phase Invert Control)**

The INV bit selects one of the positive logic (active-high) output or negative logic (active-low) output for the output phase.

#### **RV** bit (Output Phase Rotation Direction Reversal Control)

The RV bit reverses the direction of rotation of the motor by inverting the input phase.

#### **ALIGN bit (Input Phase Alignment)**

The ALIGN bit selects the PCLKD or PWM for the sampling of the input phase (input phase is specified in the OPSCR.FB bit).

When OPSCR.ALIGN bit is 0, input phase is aligned to PCLKD.

Note: When the chopping is performed, there are cases where the PWM width of output is shorter than the width of the PWM used to chop just before or after switching of output phase, depending on the phase difference between the phase output switch timing and the phase of PWM.

When OPSCR.ALIGN bit is 1, input phase is aligned with the falling edge of PWM.



#### **GRP[1:0] bit (Output Disabled Source Selection)**

The GRP[1:0] bit selects the output disable source.

The GRP bits should be set when GODF bit is 0. If GRP bits select a POEG except for the connected groups, the status of output pin never change to disable.

#### **GODF** bit (Group Output Disable Function)

When OPSCR.GODF is 1 and the signal value selected by the OPSCR.GRP[1:0] bit is high, the OPSCR.EN bit is set to 0.

When OPSCR.GODF bit is 0, this bit is ignored.

The GODF bit should be set when output disable request does not occur from POEG.

### NFEN bit (External Input Noise Filter Enable)

The NFEN bit selects the noise filter for external input. When OPSCR.NFEN bit is 0, a noise filter for the external input is not used.

Note: Set this bit during the EN bit is 0 to avoid generation of unintentional internal edge caused by switching this bit.

## NFCS[1:0] bits (External Input Noise Filter Clock Selection)

The NFCS[1:0] bits select the clock for the external input noise filter. When the OPSCR.NFEN bit is 1, noise filter sampling clock setting of the external input is enabled.

- 1. Set the NFCS[1:0].
- 2. Wait for 2 cycles.
- 3. Set the OPSCR.EN bit to 1.

#### 20.3 Operation

## 20.3.1 Basic Operation

Each channel has a 16-bit timer that performs a periodic count operation using the count clock and hardware sources. The count function provides both up-counting and down-counting. The GTPR controls the count cycle.

When the GTCNT counter value matches the value in GTCCRA or GTCCRB, the output from the associated GTIOCnA or GTIOCnB can be changed (n = 4 to 9). GTCCRA or GTCCRB can be used as an input capture register with hardware resources.

GTCCRC and GTCCRD can function as buffer registers for GTCCRA. GTCCRE and GTCCRF can function as buffer registers for GTCCRB.

## 20.3.1.1 Counter operation

# (1) Counter start and stop

The counter of each channel starts the count operation when GTCR.CST is set to 1, and stops counting when the bit is set to 0. The GTCR.CST bit value is changed by the following sources:

- Writing to GTCR register
- Writing 1 to the bit in GTSTR associated with the GPT channel number when the GTSSR.CSTRT bit set to 1
- Writing 1 to the bit in GTSTP associated with the GPT channel number when the GTPSR.CSTOP bit set to 1
- The hardware source selected in the GTSSR register
- The hardware source selected in the GTPSR register

#### (2) Periodic count operation in up-counting by count clock

The GTCNT counter in each channel starts up-counting when the associated GTCR.CST bit is set to 1 with GTUPSR and GTDNSR registers set to 0x00000000. When the GTCNT value changes from the GTPR value to 0 (overflow), the GTST.TCFPO flag is set to 1, and the overflow interrupt(GPTn\_OVF) is also generated. After GTCNT overflows, up-counting resumes from 0x00000000.



Figure 20.3 shows an example of a periodic count operation in up-counting by the count clock.




Figure 20.3 Example of periodic count operation in up-counting by the count clock

Table 20.5 shows an example for setting periodic count operation in up-counting by the count clock.

Table 20.5 Example for setting a periodic count operation in up-counting by the count clock

| No. | Step Name                     | Description   |
|-----|-------------------------------|---|
| 1   | Set operating mode            | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.3, 000b (saw-wave PWM mode) is set.   |
| 2   | Set count direction           | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.3, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). |
| 3   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.  |
| 4   | Set cycle                     | Set the cycle in the GTPR register.   |
| 5   | Set initial value for counter | Set the initial value in the GTCNT counter. In Figure 20.3, 0x00000000 is set.  |
| 6   | Start count operation         | Set the GTCR.CST bit to 1 to start count operation.   |

## (3) Periodic count operation in down-counting by count clock

The GTCNT counter in each channel can perform down-counting by setting GTUDDTYC.UD with GTUPSR and GTDNSR registers set to 0x00000000. When GTCNT changes from 0 to the GTPR value (underflow), GTST.TCFPU is set to 1, and the underflow interrupt(GPTn\_UDF) is also generated. After the GTCNT counter underflows, down-counting resumes from the GTPR value.

Figure 20.4 shows an example of periodic count operation in down-counting by the count clock.




Figure 20.4 Example of periodic count operation in down-counting by the count clock

Table 20.6 shows an example for setting periodic count operation in down-counting by the count clock.

Table 20.6 Example for setting periodic count operation in down-counting by count clock

| No. | Step Name                     | Description  |
|-----|-------------------------------|--|
| 1   | Set operating mode            | Set the operating mode with the GTCR.MD[2:0] bits.<br>In Figure 20.4, 000b (saw-wave PWM mode) is set.   |
| 2   | Set count direction           | Select the count direction with the GTUDDTYC register. In Figure 20.4, after 10b is set in the GTUDDTYC[1:0] bits, 00b is set in the GTUDDTYC[1:0] bits (down-counting). |
| 3   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.   |
| 4   | Set cycle                     | Set the cycle in the GTPR register.  |
| 5   | Set initial value for counter | Set the initial value in the GTCNT counter. In Figure 20.4, the GTPR register value is set.  |
| 6   | Start count operation         | Set the GTCR.CST bit to 1 to start count operation. In Figure 20.4, 1 is set in the CST bit.   |

#### (4) Event count operation in up-counting using hardware sources

The GTCNT counter in each channel can perform up-counting using hardware sources as set in GTUPSR.

When GTUPSR is set to enable, the count clock selected in GTCR.TPCS[2:0] and the count direction selected in GTUDDTYC.UD are ignored. If up-counting and down-counting using hardware sources occur at the same time, the GTCNT counter value does not change. The overflow behavior when up-counting using hardware sources is the same as when up-counting by the count clock.

If you are using a hardware source to count up, set the GTCR.CST bit to 1 to enable the counting operation. After GTCR.CST is set to 1, the counter cannot count up for 1 clock cycle as specified in GTCR.TPCS[2:0] because the count operation is synchronized by the count clock selected in GTCR.TPCS[2:0]. Set GTCR.TPCS[2:0] to 000b to count up with a 1 PCLKD delay after GTCR.CST is set to 1.

Figure 20.5 shows an example of an event count operation in up-counting by a hardware resource (the rising edge of GTETRGA pin input).




Figure 20.5 Example of event count operation in up-counting using hardware sources

Table 20.7 shows an example for setting event count operation in up-counting by a hardware source.

Table 20.7 Example for setting an event count operation in up-counting using hardware sources

| No. | Step Name                     | Description  |
|-----|-------------------------------|--|
| 1   | Set count source              | Select the counting-up hardware source with the GTUPSR register. |
| 2   | Set cycle                     | Set the cycle in the GTPR register.                              |
| 3   | Set initial value for counter | Set the initial value in the GTCNT counter.                      |
| 4   | Start count operation         | Set the GTCR.CST bit to 1 to start count operation.              |

## (5) Event count operation in down-counting using hardware sources

The GTCNT counter in each channel can perform down-counting using hardware sources set in the GTDNSR.

When GTDNSR is set to enable, the count clock selected in GTCR.TPCS[2:0] and the count direction selected in GTUDDTYC.UD are ignored. If up-counting and down-counting using hardware sources occur at the same time, the GTCNT counter value does not change. The underflow behavior when down-counting using hardware sources is the same as when down-counting by the count clock.

When GTCR.CST bit is set to 1 to count down using hardware sources, the count operation is enabled. After GTCR.CST is set to 1, the counter cannot count down for 1 clock cycle as specified in GTCR.TPCS[2:0] because the count operation is synchronized with the count clock selected in GTCR.TPCS[2:0]. Set GTCR.TPCS[2:0] to 000b to count down with a 1 PCLKD delay after GTCR.CST is set to 1.

Figure 20.6 shows an example of a event count operation in down-counting by a hardware resource (rising edge of GTETRGA pin).




Figure 20.6 Example of event count operation in down-counting using hardware sources

Table 20.8 shows an example for setting a periodic count operation in down-counting using a hardware resource.

Table 20.8 Example for setting an event count operation in down-counting using hardware sources

| No. | Step Name                     | Description  |
|-----|-------------------------------|--|
| 1   | Set count source              | Select the counting-down hardware source with the GTDNSR register. |
| 2   | Set cycle                     | Set the cycle in the GTPR register.                                |
| 3   | Set initial value for counter | Set the initial value in the GTCNT counter.                        |
| 4   | Start count operation         | Set the GTCR.CST bit to 1 to start count operation.                |

# (6) Counter clear operation

The counter of each channel is cleared by following sources:

- Writing 0 to GTCNT register
- Writing 1 to the bit in GTCLR associated with the GPT channel number when the GTCSR.CCLR bit set to 1
- The hardware source selected in GTCSR register.

Writing to the GTCNT register is prohibited during count operation. The GTCNT counter can be cleared both by writing 1 to the GTCLR and by the clear request of hardware sources, whether GTCNT is counting (GTCR.CST is 1) or not (GTCR.CST is 0).

When the count direction flag is set as decrement (GTST.TCUF flag = 0) in saw-wave mode selected with GTCR.MD[2:0] bits, the GTCNT register is set to the value of the GTPR register when writing 1 to the GTCLR register and when clearing by hardware sources are performed.

When not in saw-waves mode and down-counting, the GTCNT register is set to 0 when writing 1 to the GTCLR register and when clearing by hardware sources are performed.

In event count operation when at least 1 bit in the GTUPSR or GTDNSR is set to 1, after clear sources occur, both writing to GTCLR register and clearing by hardware sources are performed immediately to synchronize with PCLKD. If other settings are used, clear is synchronized with the counter clock selected in GTCR.TPCS[2:0].

# 20.3.1.2 Waveform output by compare match

Compare match means that the GTCNT counter value matches the value of GTCCRA or GTCCRB. When a compare match occurs, the compare match flag is generated synchronously with the count clock, including the event count. At the same time, the GPT can output low, high, or toggled output from the associated GTIOCnA or GTIOCnB output pin (n = 4 to 9). In addition, the GTIOCnA or GTIOCnB pin output can be low, high, or toggled at the cycle end which is determined by GTPR.

The cycle end is:

- For saw waves in up-counting when GTCNT changes from the GTPR value to 0 (overflow)
- For saw waves in down-counting when GTCNT changes from 0 to GTPR value (underflow)
- For saw waves when the GTCNT counter is cleared
- For triangle waves when the GTCNT changes from 0 to 1 (trough).

## (1) Low output and high output

Figure 20.7 shows an example of low output and high output operation by a compare match of GTCCRA and GTCCRB.

In this example, the GTCNT counter performs up-counting, and settings are made so that high is output from the GTIOCnA pin by a GTCCRA compare match, and low is output from the GTIOCnB pin by a GTCCRB compare match. The pin level does not change when the specified level and pin level match.




Figure 20.7 Example of low output and high output operation

Table 20.9 shows an example for setting low output and high output operation.

Table 20.9 Example for setting low output and high output operation (1 of 2)

| No. | Step Name Description  |   |  |
|-----|--|---|--|
| 1   | Set operating mode  Set the operating mode with the GTCR.MD[2:0] bits.  In Figure 20.7, 000b (saw-wave PWM mode) is set. |   |  |
| 2   | Set count direction  | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.7, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). |  |
| 3   | Select count clock   | Select the count clock with the GTCR.TPCS[2:0] bits.  |  |
| 4   | Set cycle  | Set the cycle in the GTPR register.   |  |
| 5   | Set initial value for counter  | Set the initial value in the GTCNT counter.   |  |

Table 20.9 Example for setting low output and high output operation (2 of 2)

| No. | Step Name                 | Description   |
|-----|---------------------------|---|
| 6   | Set GTIOCnm pin function  | Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.7, GTIOA[4:0] = 00010b, GTIOB[4:0] = 10001b. |
| 7   | Enable GTIOCnm pin output | Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.   |
| 8   | Set compare match value   | Set compare match values in the GTCCRA and GTCCRB registers.  |
| 9   | Start count operation     | Set the GTCR.CST bit to 1 to start count operation.   |

Note: n: 4 to 9 m: A, B

## (2) Toggled output

Figure 20.8 and Figure 20.9 show examples of toggled output operation by compare matches of GTCCRA and GTCCRB.

In Figure 20.8, the GTCNT counter performs up-counting, and settings are made so that the GTIOCnA pin output by a GTCCRA compare match and GTIOCnB pin output by a GTCCRB compare match are toggled.

In Figure 20.9, the GTCNT counter performs up-counting, and settings are made so that a GTCCRA compare match toggles the GTIOCnA pin output level and a cycle end toggles the GTIOCnB pin output level.




Figure 20.8 Example of toggled output operation (1)




Figure 20.9 Example of toggled output operation (2)

Table 20.10 shows an example for setting toggled output operation.

Table 20.10 Example for setting toggled output operation

| No. | Step Name                     | Description   |
|-----|-------------------------------|---|
| 1   | Set operating mode            | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.8 and Figure 20.9, 000b (saw-wave PWM mode) is set.   |
| 2   | Set count direction           | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.8 and Figure 20.9, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (upcounting).                  |
| 3   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.  |
| 4   | Set cycle                     | Set the cycle in the GTPR register.   |
| 5   | Set initial value for counter | Set the initial value in the GTCNT counter.   |
| 6   | Set GTIOCnm pin function      | Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.8, GTIOA[4:0] = 10011b, GTIOB[4:0] = 00011b, and in Figure 20.9, GTIOA[4:0] = 10011b, GTIOB[4:0] = 01100b. |
| 7   | Enable GTIOCnm pin output     | Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.   |
| 8   | Set compare match value       | Set compare match values in the GTCCRA and GTCCRB registers.  |
| 9   | Start count operation         | Set the GTCR.CST bit to 1 to start count operation.   |

Note: n: 4 to 9 m: A, B

# 20.3.1.3 Input Capture Function

The GTCNT counter value can be transferred to either GTCCRA or GTCCRB on detection of the hardware source that is set in GTICASR and GTICBSR.

Figure 20.10 shows an example of the input capture function.

In this example, the GTCNT counter performs up-counting by the count clock, and settings are made so that an input capture is performed to GTCCRA at both edges of the GTIOCnA input pin and to GTCCRB on the rising edge of the GTIOCnB input pin.




Figure 20.10 Example of input capture operation

Table 20.11 and Table 20.14 show the example for setting an input capture operation with count operation by the count clock.

Table 20.11 Example for setting input capture operation

| No. | Step Name                     | Description  |
|-----|-------------------------------|--|
| 1   | Set operating mode            | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.10, 000b (saw-wave PWM mode) is set.   |
| 2   | Set count direction           | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.10, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). |
| 3   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.   |
| 4   | Set cycle                     | Set the cycle in the GTPR register.  |
| 5   | Set initial value for counter | Set the initial value in the GTCNT counter.  |
| 6   | Select input capture source   | Select the input capture source in the GTICASR and GTICBSR registers. In Figure 20.10, GTICASR = 0x00000F00, GTICBSR = 0x00003000.   |
| 7   | Start count operation         | Set the GTCR.CST bit to 1 to start count operation.  |

# 20.3.2 Buffer Operation

The following buffer operations can be set with GTBER:

- GTPR and GTPBR
- GTCCRA, GTCCRC, and GTCCRD
- GTCCRB, GTCCRE, and GTCCRF

# 20.3.2.1 GTPR Register Buffer Operation

GTPBR can function as a buffer register for GTPR.

The buffer transfer is performed at an overflow (during up-counting) or an underflow (during down-counting) in saw-wave mode or in event count, and at a trough in triangle-wave mode.

In saw-wave mode or in event count, the buffer transfer is performed when the following counter clear operations occur during counting:

- Clear by hardware sources (the clear source is selected in GTCSR register)
- Clear by software (when GTCSR.CCLR bit is 1 and GTCLR.CCLRn bit is set to 1, n = 4 to 9).

To set GTPR to function as a buffer, set the GTBER.PR bit to 1. To set GTPR not to function as a buffer, set the GTBER.PR bit to 0.

Figure 20.11 to Figure 20.13 show examples of GTPR buffer operation and Table 20.12 shows an example for setting GTPR buffer operation.




Figure 20.11 Example of GTPR buffer operation with saw waves in up-counting




Figure 20.12 Example of GTPR buffer operation with saw waves in down-counting




Figure 20.13 Example of GTPR buffer operation with triangle waves

Table 20.12 Example for setting GTPR register buffer operation

| No. | Step Name                       | Description   |
|-----|---------------------------------|---|
| 1   | Set operating mode              | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.11 and Figure 20.12, 000b (saw-wave PWM mode) is set, and in Figure 20.13, 100b (triangle-wave PWM mode 1) is set.  |
| 2   | Set count direction             | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.11, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). In Figure 20.12, after 10b is set in the GTUDDTYC[1:0] bits, 00b is set in the GTUDDTYC[1:0] bits (down-counting). |
| 3   | Select count clock              | Select the count clock with the GTCR.TPCS[2:0] bits.  |
| 4   | Set cycle                       | Set the cycle in the GTPR register.   |
| 5   | Set initial value for counter   | Set the initial value in the GTCNT counter.   |
| 6   | Set buffer operation            | Set buffer operation with the GTBER.PR[1:0] bits. In Figure 20.11, Figure 20.12, and Figure 20.13, PR[1:0] = 01b.   |
| 7   | Set buffer value                | For buffer operation, set a value in one cycle after the current cycle in the GTPBR register.   |
| 8   | Start count operation           | Set the GTCR.CST bit to 1 to start count operation.   |
| 9   | Set buffer value for each cycle | For buffer operation, set a value in one cycle after the current cycle in the GTPBR register.   |

# 20.3.2.2 Buffer Operation for GTCCRA and GTCCRB Registers

GTCCRC can function as the GTCCRA buffer register and GTCCRD can function as the GTCCRC buffer register (double-buffer register for GTCCRA). Similarly, GTCCRE can function as the GTCCRB buffer register and GTCCRF can function as the GTCCRE buffer register (double-buffer register for GTCCRB).

To set GTCCRA or GTCCRB to function as a double buffer, set GTBER.CCRA[1:0] or GTBER.CCRB[1:0] to 10b or 11b. For single buffer operation, set 01b. To set GTCCRA or GTCCRB to not function as a buffer, set 00b.

## (1) When GTCCRA or GTCCRB Functions as Output Compare Register

Buffer transfer occurs in the following situations:

- Buffer transfer by overflow or underflow Buffer transfer is performed at an overflow (during up-counting) or an underflow (during down-counting) in saw-wave mode or in event count operation. In triangle-wave mode, buffer transfer is performed at a trough (triangle-wave PWM mode 1) or a crest and trough (triangle-wave PWM mode 2).
- Buffer transfer by counter clear



In saw-wave mode or in event count operation, during counting, buffer transfer (which is the same as an overflow during up-counting or an underflow during down-counting) is performed by the counter clear sources similar to the case shown in section 20.3.2.1. GTPR Register Buffer Operation.

In triangle-wave mode, buffer transfer is not performed by the counter clear.

• Forcible buffer transfer
When GTBER.CCRSWT bit is set to 1 while the count operation is stopped, the GTCCRA and the GTCCRB register
buffer transfer are performed forcibly in saw-wave mode, in event count operation and in triangle-wave mode.
Additionally buffer transfer from the GTCCRD register to temporary register A and from the GTCCRF register to
temporary register B are performed in saw-wave one-shot pulse mode or triangle-wave PWM mode 3.

Figure 20.14 to Figure 20.16 show examples of GTCCRA and GTCCRB buffer operation and Table 20.13 shows an example for setting GTCCRA and GTCCRB buffer operation.




Figure 20.14 Example of GTCCRA and GTCCRB buffer operation with output compare, saw waves in upcounting, high output at GTCCRA compare match, and low output at cycle end




Figure 20.15 Example of GTCCRA and GTCCRB double buffer operation with output compare, triangle waves, buffer operation at trough, output toggled at GTCCRA compare match, and output retained at cycle end




Figure 20.16 Example of GTCCRA and GTCCRB double buffer operation with output compare, triangle waves, buffer operation at both troughs and crests, output toggled at GTCCRB compare match, and output retained at cycle end

Table 20.13 Example for setting GTCCRA and GTCCRB buffer operation for output compare

| No. | Step Name                       | Description  |  |  |  |
|-----|---------------------------------|--|--|--|--|
| 1   | Set operating mode              | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.14, 000b (saw-wave PWM mode) is set, in Figure 20.15, 100b (triangle-wave PWM mode 1) is set, and in Figure 20.16, 101b (triangle-wave PWM mode 2) is set.   |  |  |  |
| 2   | Set count direction             | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.14, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).   |  |  |  |
| 3   | Select count clock              | Select the count clock with the GTCR.TPCS[2:0] bits.   |  |  |  |
| 4   | Set cycle                       | Set the cycle in the GTPR register.  |  |  |  |
| 5   | Set initial value for counter   | Set the initial value in the GTCNT counter.  |  |  |  |
| 6   | Set GTIOCnm pin function        | Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.14, GTIOA[4:0] = 00110b, in Figure 20.15, GTIOA[4:0] = 00011b, and in Figure 20.16, GTIOB[4:0] = 00011b.  |  |  |  |
| 7   | Enable GTIOCnm pin output       | Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.  |  |  |  |
| 8   | Set buffer operation            | Set buffer operation with the CCRA[1:0] and CCRB[1:0] bits in the GTBER register. In Figure 20.14, CCRA[1:0] = 01b, in Figure 20.15, CCRA[1:0] = 1xb, and in Figure 20.16, CCRB[1:0] = 1xb.  |  |  |  |
| 9   | Set compare match value         | Set the GTIOCnA pin transition in the GTCCRA register and the GTIOCnB pin transition in the GTCCRB register.   |  |  |  |
| 10  | Set buffer value                | For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle (in saw-wave mode or triangle-wave mode with buffer transfer at trough or crest) or half cycle after the current cycle (in triangle-wave mode with buffer transfer at both trough and crest) in the GTCCRC and GTCCRE registers, respectively.  For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles after the current cycle (in saw-wave mode or triangle-wave mode with buffer transfer at trough or crest) or 1 cycle after the current cycle (in triangle-wave mode with buffer transfer at both trough and crest) in the GTCCRD and GTCCRF registers, respectively. |  |  |  |
| 11  | Start count operation           | Set the GTCR.CST bit to 1 to start count operation.  |  |  |  |
| 12  | Set buffer value for each cycle | For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the curricycle (in saw-wave mode or triangle-wave mode with buffer transfer at trough or crest) or half after the current cycle (in triangle-wave mode with buffer transfer at both trough and crest) in GTCCRC and GTCCRE registers, respectively.  For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles the current cycle (in saw-wave mode or triangle-wave mode with buffer transfer at trough or or 1 cycle after the current cycle (in triangle-wave mode with buffer transfer at both trough and crest) in the GTCCRD and GTCCRF registers, respectively.                           |  |  |  |

## (2) When GTCCRA or GTCCRB Functions as Input Capture Register

When an input capture is generated, the GTCNT counter value is transferred to GTCCRA and GTCCRB and the stored GTCCRA and GTCCRB register values are transferred to the buffer registers. In input capture operation, the buffer transfer is not performed by the counter clear.

Figure 20.17 and Figure 20.18 show examples of GTCCRA and GTCCRB buffer operation and Table 20.14 shows an example for setting GTCCRA and GTCCRB buffer operation.




Figure 20.17 Example of GTCCRA and GTCCRB buffer operation with input capture at both edges of GTIOCnA input, saw waves in up-counting, and GTCNT counter cleared at both edges of GTIOCnA input




Figure 20.18 Example of GTCCRA and GTCCRB double buffer operation with input capture at both edges of GTIOCnB input, saw waves in up-counting, and GTCNT counter cleared at both edges of GTIOCnB input

Table 20.14 Example for setting GTCCRA and GTCCRB buffer operation for input capture

| No. | Step Name                                    | Description  |  |  |
|-----|--|--|--|--|
| 1   | Set operating mode and counter clear sources | Set the operating mode with the GTCR.MD[2:0] bits and count clear source with the GTCSR register.  In Figure 20.17, MD[2:0] = 000b (saw-wave PWM mode) and GTCSR = 0x00000F00, and in Figure 20.18, MD[2:0] = 000b (saw-wave PWM mode) and GTCSR = 0x0000F000. |  |  |
| 2   | Set count direction                          | Select the count direction (up or down) with the GTUDDTYC register.  In Figure 20.17, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).  |  |  |
| 3   | Select count clock                           | Select the count clock with the GTCR.TPCS[2:0] bits.   |  |  |
| 4   | Set cycle                                    | Set the cycle in the GTPR register.  |  |  |
| 5   | Set initial value for counter                | Set the initial value in the GTCNT counter.  |  |  |
| 6   | Select input capture source                  | Select input capture source in the GTICASR register and GTICBSR register. In Figure 20.17, GTICASR = 0x00000F00, and in Figure 20.18, GTICBSR = 0x0000F000.  |  |  |
| 7   | Set buffer operation                         | Set buffer operation with the CCRA and CCRB bits in the GTBER register. In Figure 20.17, CCRA[1:0] = 01b, and in Figure 20.18, CCRB[1:0] = 1xb.  |  |  |
| 8   | Start count operation                        | Set the GTCR.CST bit to 1 to start count operation.  |  |  |

# 20.3.3 PWM Output Operating Mode

The GPT can output PWM waveforms to the GTIOCnA or GTIOCnB pin (n = 4 to 9) by a compare match between the GTCNT counter and GTCCRA or GTCCRB.

By setting GTDTCR and GTDVU, the compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB.

#### 20.3.3.1 Saw-Wave PWM Mode

In saw-wave PWM mode, GTCNT performs saw-wave (half-wave) operation by setting the cycle in GTPR and a PWM waveform is output to the GTIOCnA or GTIOCnB pin (n = 4 to 9) when a GTCCRA or GTCCRB compare match occurs. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the cycle end according to the GTIOR setting.

Figure 20.19 shows an example of saw-wave PWM mode operation, and Table 20.15 shows an example for setting saw-wave PWM mode.




Figure 20.19 Example of saw-wave PWM mode operation with up-counting, buffer operation, high output at GTCCRA/GTCCRB compare match, and low output at cycle end

Table 20.15 Example for setting saw-wave PWM mode (1 of 2)

| No. | Step Name                     | Description  |  |
|-----|-------------------------------|--|--|
| 1   | Set operating mode            | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.19, 000b (saw-wave PWM mode) is set.   |  |
| 2   | Set count direction           | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.19, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). |  |
| 3   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.   |  |
| 4   | Set cycle                     | Set the cycle in the GTPR register.  |  |
| 5   | Set initial value for counter | Set the initial value in the GTCNT counter.  |  |
| 6   | Set GTIOCnm pin function      | Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.19, GTIOA[4:0] = 00110b and GTIOB[4:0] = 00110b.                            |  |
| 7   | Enable GTIOCnm pin output     | Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.  |  |
| 8   | Set buffer operation          | Set buffer operation with the CCRA[1:0] and CCRB[1:0] bits in the GTBER register. In Figure 20.19, CCRA[1:0] = 01b and CCRB[1:0] = 01b.  |  |
| 9   | Set compare match value       | Set the GTIOCnA pin transition in the GTCCRA register and the GTIOCnB pin transition in the GTCCRB register.   |  |

Table 20.15 Example for setting saw-wave PWM mode (2 of 2)

| No. | Step Name                       | Description   |  |  |
|-----|---------------------------------|---|--|--|
| 10  | Set buffer value                | For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively.  For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles after the current cycle in the GTCCRD and GTCCRF registers, respectively. |  |  |
| 11  | Start count operation           | Set the GTCR.CST bit to 1 to start count operation.   |  |  |
| 12  | Set buffer value for each cycle | For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively.  For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles after the current cycle in the GTCCRD and GTCCRF registers, respectively. |  |  |

#### 20.3.3.2 Saw-Wave One-Shot Pulse Mode

The saw-wave one-shot pulse mode is a mode in which the cycle is set in GTPR, the GTCNT counter performs saw-wave (half-wave) operation and a PWM waveform is output to the GTIOCnA or GTIOCnB pin (n = 4 to 9) at a compare match of GTCCRA or GTCCRB with buffer operation fixed.

Buffer operation in saw-wave one-shot pulse mode is different from the usual buffer operation. Buffer transfer is performed from:

- GTCCRC to GTCCRA at the cycle end
- GTCCRE to GTCCRB at the cycle end
- GTCCRD to temporary register A at the cycle end
- GTCCRF to temporary register B at the cycle end
- Temporary register A to GTCCRA at a GTCCRA compare match
- Temporary register B to GTCCRB at a GTCCRB compare match.

The pin output value can be selected from low output, high output, or toggled output separately for a compare match and the cycle end according to the GTIOR setting. When the GTBER.CCRSWT bit is set to 1 while count operation is stopped, the buffer is transferred forcibly from the GTCCRD register to temporary register A and from the GTCCRF register to temporary register B. By setting GTDTCR, GTDVU, a compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB.

Figure 20.20 shows an example of saw-wave one-shot pulse mode operation, and Table 20.16 shows an example for setting saw-wave one-shot pulse mode.




Figure 20.20 Example of saw-wave one-shot pulse mode operation with up-counting, low output from the GTIOCnA pin and high output from the GTIOCnB pin at count start, output toggled at GTCCRA/GTCCRB compare match, and output retained at cycle end

Table 20.16 Example setting for saw-wave one-shot pulse mode

| No. | Step Name                       | Description   |  |  |  |
|-----|---------------------------------|---|--|--|--|
| 1   | Set operating mode              | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.20, 001b (saw-wave one-shot pulse mode) is set.   |  |  |  |
| 2   | Set count direction             | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.20, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).            |  |  |  |
| 3   | Select count clock              | Select the count clock with the GTCR.TPCS[2:0] bits.  |  |  |  |
| 4   | Set cycle                       | Set the cycle in the GTPR register.   |  |  |  |
| 5   | Set initial value for counter   | Set the initial value in the GTCNT counter.   |  |  |  |
| 6   | Set GTIOCnm pin function        | Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.20, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.                                       |  |  |  |
| 7   | Enable GTIOCnm pin output       | Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.   |  |  |  |
| 8   | Set compare match value         | Set the GTIOCnA pin transition immediately after the count start in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers.                          |  |  |  |
| 9   | Set forcible buffer transfer    | Set the GTBER.CCRSWT bit to 1 to transfer buffer register data forcibly.  |  |  |  |
| 10  | Set buffer value                | For buffer operation, set the GTIOCnA pin transition in one cycle after the current cycle in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers. |  |  |  |
| 11  | Start count operation           | Set the GTCR.CST bit to 1 to start count operation.   |  |  |  |
| 12  | Set buffer value for each cycle | For buffer operation, set the GTIOCnA pin transition in one cycle after the current cycle in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers. |  |  |  |

## 20.3.3.3 Triangle-Wave PWM Mode 1 (32-Bit Transfer at Trough)

The triangle-wave PWM mode 1 is a mode in which the cycle is set in GTPR. The GTCNT counter performs triangle-wave (full-wave) operation, and a PWM waveform is output to the GTIOCnA or GTIOCnB pin (n = 4 to 9) when a GTCCRA or GTCCRB compare match occurs. Buffer transfer is performed at the trough. The pin output value can be selected from low output, high output, or toggled output separately for a compare match and for the cycle end according to the GTIOR setting.

By setting GTDTCR, GTDVU, a compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB.

Figure 20.21 shows an example of a triangle-wave PWM mode 1 operation, and Table 20.17 shows an example for setting a triangle-wave PWM mode 1.




Figure 20.21 Example of triangle-wave PWM mode 1 operation with buffer operation, low output from the GTIOCnA pin and high output from the GTIOCnB pin at count start, output toggled at GTCCRA/GTCCRB register compare match, and output retained at cycle end

Table 20.17 Example setting for triangle-wave PWM mode 1 (1 of 2)

| No. | Step Name                     | Description  |  |
|-----|-------------------------------|--|--|
| 1   | Set operating mode            | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.21, 100b (triangle-wave PWM mode 1) is set.  |  |
| 2   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.   |  |
| 3   | Set cycle                     | Set the cycle in the GTPR register.  |  |
| 4   | Set initial value for counter | Set the initial value in the GTCNT counter.  |  |
| 5   | Set GTIOCnm pin function      | Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.21, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.  |  |
| 6   | Enable GTIOCnm pin output     | Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.  |  |
| 7   | Set buffer operation          | Set buffer operation with the CCRA[1:0] and CCRB[1:0] bits in the GTBER register. In Figure 20.21, CCRA[1:0] = 01b and CCRB[1:0] = 01b.  |  |
| 8   | Set compare match value       | Set the GTIOCnA and GTIOCnB pins transitions in the GTCCRA and GTCCRB registers, respectively.   |  |
| 9   | Set buffer value              | For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively.  For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles afte the current cycle in the GTCCRD and GTCCRF registers, respectively. |  |

Table 20.17 Example setting for triangle-wave PWM mode 1 (2 of 2)

| No. | Step Name                       | Description   |  |
|-----|---------------------------------|---|--|
| 10  | Start count operation           | Set the GTCR.CST bit to 1 to start count operation.   |  |
| 11  | Set buffer value for each cycle | For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively.  For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles after the current cycle in the GTCCRD and GTCCRF registers, respectively. |  |

# 20.3.3.4 Triangle-Wave PWM Mode 2 (32-Bit Transfer at Crest and Trough)

Similarly to triangle-wave PWM mode 1, in triangle-wave PWM mode 2 the cycle is set in GTPR. The GTCNT counter performs triangle-wave (full-wave) operation, and a PWM waveform is output to the GTIOCnA or GTIOCnB pin (n = 4 to 9) when a GTCCRA or GTCCRB compare match occurs. The buffer transfer is performed at both crests and troughs. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the cycle end according to the GTIOR setting.

By setting GTDTCR, GTDVU, a compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB.

Figure 20.22 shows an example of triangle-wave PWM mode 2 operation, and Table 20.18 shows an example for setting triangle-wave PWM mode 2.




Figure 20.22 Example of triangle-wave PWM mode 2 operation with buffer operation, low output from the GTIOCnA pin and high output from the GTIOCnB pin at count start, output toggled at GTCCRA/GTCCRB compare match, and output retained at cycle end

Table 20.18 Example for setting triangle-wave PWM mode 2 (1 of 2)

| No. | Step Name                     | Description   |  |  |  |
|-----|-------------------------------|---|--|--|--|
| 1   | Set operating mode            | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.22, 101b (triangle-wave PWM mode 2) is set.   |  |  |  |
| 2   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.  |  |  |  |
| 3   | Set cycle                     | Set the cycle in the GTPR register.   |  |  |  |
| 4   | Set initial value for counter | Set the initial value in the GTCNT counter.   |  |  |  |
| 5   | Set GTIOCnm pin function      | Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.22, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b. |  |  |  |
| 6   | Enable GTIOCnm pin output     | Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.   |  |  |  |
| 7   | Set buffer operation          | Set buffer operation with the CCRA[1:0] and CCRB[1:0] bits in the GTBER register. In Figure 20.22, CCRA[1:0] = 01b and CCRB[1:0] = 01b.                   |  |  |  |
| 8   | Set compare match value       | Set the GTIOCnA and GTIOCnB pins transitions in the GTCCRA and GTCCRB registers, respectively.  |  |  |  |

Table 20.18 Example for setting triangle-wave PWM mode 2 (2 of 2)

| No. | Step Name                            | Description   |  |  |
|-----|--------------------------------------|---|--|--|
| 9   | Set buffer value                     | For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in half cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively.  For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in the GTCCRD and GTCCRF registers, respectively. |  |  |
| 10  | Start count operation                | Set the GTCR.CST bit to 1 to start count operation.   |  |  |
| 11  | Set buffer value for each half cycle | For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in half cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively.  For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in GTCCRD and GTCCRF registers, respectively.     |  |  |

## 20.3.3.5 Triangle-Wave PWM Mode 3 (64-Bit Transfer at Trough)

The triangle-wave PWM mode 3 is a mode in which the cycle is set in GTPR. The GTCNT counter performs triangle-wave (full-wave) operation and a PWM waveform is output to the GTIOCnA or GTIOCnB pin (n = 4 to 9) at a compare match of GTCCRA or GTCCRB with buffer operation fixed. Buffer operation in triangle-wave PWM mode 3 is different from the usual buffer operation. Buffer transfer is performed from the following:

- GTCCRC to GTCCRA at the trough
- GTCCRE to GTCCRB at the trough
- GTCCRD to temporary register A at the trough
- GTCCRF to temporary register B at the trough
- Temporary register A to GTCCRA at the crest
- Temporary register B to GTCCRB at the crest.

The pin output value can be selected from low output, high output, or toggled output separately for a compare match and for the cycle end according to the GTIOR setting.

By setting GTDTCR, GTDVU, a compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB.

Figure 20.23 shows an example of triangle-wave PWM mode 3 operation, and Table 20.19 shows an example for setting triangle-wave PWM mode 3.




Figure 20.23 Example of triangle-wave PWM mode 3 operation with low output from the GTIOCnA pin and high output from the GTIOCnB pin at count start, output toggled at GTCCRA/GTCCRB compare match, and output retained at cycle end

Table 20.19 Example setting for triangle-wave PWM mode 3 (1 of 2)

| No. | Step Name          | Description   |  |
|-----|--------------------|---|--|
| 1   | Set operating mode | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.23, 110b (triangle-wave PWM mode 3) is set. |  |

Table 20.19 Example setting for triangle-wave PWM mode 3 (2 of 2)

| No. | Step Name                       | Description   |  |  |
|-----|---------------------------------|---|--|--|
| 2   | Select count clock              | Select the count clock with the GTCR.TPCS[2:0] bits.  |  |  |
| 3   | Set cycle                       | Set the cycle in the GTPR register.   |  |  |
| 4   | Set initial value for counter   | Set the initial value in the GTCNT counter.   |  |  |
| 5   | Set GTIOCnm pin function        | Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.23, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.               |  |  |
| 6   | Enable GTIOCnm pin output       | Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.   |  |  |
| 7   | Set compare match value         | Set the GTIOCnA pin transition immediately after the count start in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers.  |  |  |
| 8   | Set forcible buffer transfer    | Set the GTBER.CCRSWT bit to 1 to transfer buffer register data forcibly.  |  |  |
| 9   | Set buffer value                | Set the GTIOCnA pin transition in 1 cycle after the current cycle in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers. |  |  |
| 10  | Start count operation           | Set the GTCR.CST bit to 1 to start count operation.   |  |  |
| 11  | Set buffer value for each cycle | Set the GTIOCnA pin transition in 1 cycle after the current cycle in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers. |  |  |

## 20.3.4 Automatic Dead Time Setting Function

By setting GTDTCR, a compare match value for a negative waveform with dead time obtained by a compare match value for a positive waveform (GTCCRA value) and specified dead time value (GTDVU value) can automatically be set to GTCCRB. The automatic dead time setting function can be used in saw-wave one-shot pulse mode and all the triangle PWM modes.

Writing to GTCCRB is prohibited when the automatic dead time setting function is used. Dead time setting beyond the cycle is also prohibited. Values for automatic dead time setting can be read from GTCCRB. The automatic dead time value setting to GTCCRB is performed at the next clock cycle count when registers that are used for calculating the automatic dead time value are updated.

When a dead time error occurs, the compare match values for positive and negative waveforms are adjusted to generate the waveforms with the dead time as shown in Table 20.20.

The adjusted value for the negative waveform is set for GTCCRB automatically.

The adjusted value for the positive waveform is used as internal signal and not set for GTCCRA.

Table 20.20 Adjustment of the Waveform Change Point When a Dead-Time Error Occurs

| Mode                | Count<br>Direction | Period        | Condition for Dead Time Error | Change Point of<br>the Positive-Phase<br>Waveform after<br>Adjustment | Change Point of<br>the Negative-Phase<br>Waveform after<br>Adjustment |
|---------------------|--------------------|---------------|-------------------------------|---|---|
| Sawtooth-wave       | Up-counting        | First half    | GTCCRA - GTDVU < 0            | GTDVU   | 0   |
| one-shot pulse mode |                    | Second half   | GTCCRA + GTDVU > GTPR         | GTPR - GTDVU  | GTPR  |
|                     | Down-counting      | First half    | GTCCRA + GTDVU > GTPR         | GTPR - GTDVU  | GTPR  |
|                     |                    | Second half   | GTCCRA - GTDVU < 0            | GTDVU   | 0   |
| Triangle-wave       | Up-counting        | (First half)  | GTCCRA - GTDVU ≤ 0            | GTDVU + 1   | 1   |
| PWM mode<br>1/2/3   | Down-counting      | (Second half) | GTCCRA - GTDVU < 0            | GTDVU   | 0   |

Figure 20.24 to Figure 20.27 show examples of automatic dead time setting function operation. Table 20.21 and Table 20.22 show the setting examples.




Figure 20.24 Example of automatic dead time setting function operation in saw-wave one-shot pulse mode, up-counting, and active-high




Figure 20.25 Example of automatic dead time setting function operation in saw-wave one-shot pulse mode, down-counting, and active-high




Figure 20.26 Example of automatic compare-match value setting function with dead time in triangle-wave PWM mode 1, and active-high




Figure 20.27 Example of automatic compare-match value setting function with dead time in triangle-wave PWM mode 2 or 3, and active-high

Table 20.21 Example setting for automatic dead time setting function in saw-wave one-shot pulse mode, and triangle-wave PWM mode 3

| No. | Step Name                                      | Description   |
|-----|--|---|
| 1   | Set operating mode                             | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.24 and Figure 20.25, 001b (saw-wave one-shot pulse mode) is set. In Figure 20.27, 110b (triangle-wave PWM mode 3) is set.   |
| 2   | Set count direction                            | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.24, 01b is set after 11b is set in the GTUDDTYC[1:0] bits (up count). In Figure 20.25, 00b is set after 10b is set in the GTUDDTYC[1:0] bits (down count). |
| 3   | Select count clock                             | Select the count clock with the GTCR.TPCS[2:0] bits.  |
| 4   | Set cycle                                      | Set the cycle in the GTPR register.   |
| 5   | Set initial value for counter                  | Set the initial value in the GTCNT counter.   |
| 6   | Set GTIOCnm pin function                       | Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.24, Figure 20.25, and Figure 20.27, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.   |
| 7   | Enable GTIOCnm pin output                      | Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.   |
| 8   | Set buffer value for compare match             | Set the GTIOCnA pin transition immediately after the count start in the GTCCRC and GTCCRD registers.  |
| 9   | Set forcible buffer transfer for compare match | Set the GTBER.CCRSWT bit to 1 to transfer buffer register data forcibly to the GTCCRA register.   |
| 10  | Set buffer value for compare match             | Set the GTIOCnA pin transition in 1 cycle after the current cycle in the GTCCRC and GTCCRD registers.   |
| 11  | Set automatic dead time setting function       | Set the GTDTCR.TDE bit to 1 to enable the automatic dead time setting function.   |
| 12  | Set dead time value                            | Set the dead time value in the GTDVU register.  |
| 13  | Start count operation                          | Set the GTCR.CST bit to 1 to start count operation.   |
| 14  | Set buffer value for each cycle                | For buffer operation, set the GTIOCnA pin transition in 1 cycle after the current cycle in the GTCCRC and GTCCRD registers.   |

Table 20.22 Example setting for automatic dead time setting function in triangle-wave PWM mode 1 or 2 (1 of 2)

| No. | Step Name                                | Description  |
|-----|--|--|
| 1   | Set operating mode                       | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.26, 100b (triangle-wave PWM mode 1) is set. In Figure 20.27, 101b (triangle-wave PWM mode 2) is set.   |
| 2   | Select count clock                       | Select the count clock with the GTCR.TPCS[2:0] bits.   |
| 3   | Set cycle                                | Set the cycle in the GTPR register.  |
| 4   | Set initial value for counter            | Set the initial value in the GTCNT counter.  |
| 5   | Set GTIOCnm pin function                 | Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.26 and Figure 20.27, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.   |
| 6   | Enable GTIOCnm pin output                | Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.  |
| 7   | Set buffer operation for compare match   | Set buffer operation with the CCRA[1:0] bits in the GTBER register.  |
| 8   | Set compare match value                  | Set the GTIOCnA pin transition in the GTCCRA register.   |
| 9   | Set buffer value for compare match       | For buffer operation, set the GTIOCnA pin transition in 1 cycle after the current cycle (in triangle-wave PWM mode 1) or half cycle after the current cycle (in triangle-wave PWM mode 2) in the GTCCRC register. For double buffer operation, also set the GTIOCnA pin transition in 2 cycles after the current cycle (in triangle-wave PWM mode 1) or 1 cycle after the current cycle (in triangle-wave PWM mode 2) in the GTCCRD registers. |
| 10  | Set automatic dead time setting function | Set the GTDTCR.TDE bit to 1 to enable the automatic dead time setting function.  |
| 11  | Set dead time value                      | Set the dead time value in the GTDVU register.   |
| 12  | Start count operation                    | Set the GTCR.CST bit to 1 to start count operation.  |

Table 20.22 Example setting for automatic dead time setting function in triangle-wave PWM mode 1 or 2 (2 of 2)

| No. | Step Name                       | Description  |
|-----|---------------------------------|--|
| 13  | Set buffer value for each cycle | When the compare match register is used for buffer operation, set the GTIOCnA pin transition in 1 cycle after the current cycle (in triangle-wave PWM mode 1) or half cycle after the current cycle (in triangle-wave PWM mode 2) in GTCCRC. |

## 20.3.5 Count Direction Changing Function

The count direction of the GTCNT counter can be changed by modifying the UD bit in GTUDDTYC.

In saw-wave mode, if the UD bit in GTUDDTYC is modified during count operation, the count direction is changed at an overflow (when modified during up-counting) or an underflow (when modified during down-counting). If the GTUDDTYC.UD bit is modified while the count operation stops and the GTUDDTYC.UDF bit is 0, the GTUDDTYC.UD bit modification is not reflected at the start of counting and the count direction is changed at an overflow or an underflow. If the UDF bit is set to 1 while the count operation stops, the GTUDDTYC.UD bit value at that time is reflected at the start of counting.

In triangle-wave mode, the count direction does not change even though the UD bit in GTUDDTYC is modified during the count operation. Similarly, even though the GTUDDTYC.UD bit is modified while the count operation stops and GTUDDTYC.UDF bit is 0, the GTUDDTYC.UD bit value is not reflected to the count operation. If the GTUDDTYC.UDF bit is set to 1 while the count operation is stopped, the GTUDDTYC.UD bit value at that time is reflected at the start of counting.

If the count direction changes during a saw-wave count operation, the GTPR value after the start of up-counting is reflected in the count cycle during up-counting and the GTPR value after the start of down-counting is reflected in the count cycle during down-counting.

Figure 20.28 shows an example of count direction changing function operation.




Figure 20.28 Example of a count direction changing function operation during buffer operation

#### 20.3.6 Function of Output Duty 0% and 100%

The output duty of the GTIOCnA pin and the GTIOCnB pin (n = 4 to 9) are set to 0% or 100% by changing the GTUDDTYC.OADTY bit or GTUDDTYC.OBDTY bit.

In saw-wave mode, if the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified during the count operation, the output duty setting is reflected at an overflow (when modified during up-counting) or an underflow (when modified during down-counting). If the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified while the count operation is stopped and the GTUDDTYC.OADTYF or the GTUDDTYC.OBDTYF bit is 0, the output duty modification is not reflected at the start of counting. The output duty changes at an overflow or an underflow. If the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified while the count operation is stopped and the GTUDDTYC.OADTYF or the GTUDDTYC.OBDTYF bit is 1, the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit value at that time is reflected at the start of counting.

In triangle-wave mode, if the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified during the count operation, the output duty setting is reflected an underflow.

If the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified while the count operation is stopped and the GTUDDTYC.OADTYF or the GTUDDTYC.OBDTYF bit is 0, the output duty modification is not reflected at the start of counting. The output duty changes at an underflow. If the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified while the count operation stops and the GTUDDTYC.OADTYF or the GTUDDTYC.OBDTYF bit is 1, the output duty modification is reflected at the start of counting.

In performing 0% or 100% duty operation, GPT internally continues to:

- Perform compare match operation
- Set compare match flag
- Output interrupt
- Perform buffer operation.

When the control is changed from 0% or 100% duty setting to compare match, the output value of GTIOCnA pin at cycle end is decided by GTIOR.GTIOA[3:2] and GTUDDTYC.OADTYR. The output value of GTIOCnB pin at cycle end is decided by GTIOR.GTIOB[3:2] and GTUDDTYC.OBDTYR.

When GTIOR.GTIOA[3:2] and GTIOR.GTIOB[3:2] are set to 01b, the output pins output low at cycle end. When GTIOR.GTIOA[3:2] and GTIOR.GTIOB[3:2] are set to 10b, the output pins output high at cycle end.

GTUDDTYC.OADTYR selects the value that is the object of output retained/toggled at cycle end, when GTIOR.GTIOm[3:2] are set to 00b (output retained at cycle end) or when GTIOR.GTIOm[3:2] are set to 11b (output toggled at cycle end). Table 20.23 shows the values of GTIOCnA and GTIOCnB pin output at cycle end.

Table 20.23 Output values after releasing 0% or 100% duty setting (m = A, B)

|                                 | Compare match value at cycle end masked by 0% or 100% | GTUDDTYC.OmDTYR in duty 0% setting |   | GTUDDTYC.OmDTYR in duty 100% setting |   |
|---------------------------------|---|------------------------------------|---|--------------------------------------|---|
| GTIOR.GTIOm[3:2]                | duty setting  | 0                                  | 1 | 0                                    | 1 |
| 00                              | 0   | 0                                  | 0 | 1                                    | 0 |
| (output retained at cycle end)  | 1   | 0                                  | 1 | 1                                    | 1 |
| 01<br>(low output at cycle end) | _   | 0                                  | 0 | 0                                    | 0 |
| 10 (high output at cycle end)   | _   | 1                                  | 1 | 1                                    | 1 |
| 11                              | 0   | 1                                  | 1 | 0                                    | 1 |
| (output toggled at cycle end)   | 1   | 1                                  | 0 | 0                                    | 0 |

Figure 20.29 shows an example of output duty 0% and 100% function.




Figure 20.29 Example of output duty 0% and 100% function

#### 20.3.7 Hardware Count Start/Count Stop and Clear Operation

The GTCNT counter can be started, stopped, or cleared by the following hardware sources:

- External trigger input
- ELC event input
- GTIOCnA and GTIOCnB pin input (n = 4 to 9).

#### 20.3.7.1 Hardware Start Operation

The GTCNT counter can be started by selecting a hardware source using GTSSR.

Figure 20.30 shows an example of a count start operation by a hardware source. Table 20.24 shows the setting example.




Figure 20.30 Example of count start operation by a hardware source started at the input of the signal from the ELC\_GPTA event

Table 20.24 Example setting for count start operation by a hardware source

| No. | Step Name                     | Description  |
|-----|-------------------------------|--|
| 1   | Set operating mode            | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.30, 000b (saw-wave PWM mode) is set.   |
| 2   | Set count direction           | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.30, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). |
| 3   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.   |
| 4   | Set cycle                     | Set the cycle in the GTPR register.  |
| 5   | Set initial value for counter | Set the initial value in the GTCNT counter. In Figure 20.30, 0x00000000 is set.  |
| 6   | Set hardware count start      | Select a hardware source for starting count operation in the GTSSR register. In Figure 20.30, GTSSR.SSELCA = 1   |
| 7   | Set hardware source operation | Set operation of the hardware source selected by the GTSSR register and start counting. In Figure 20.30, the ELC_GPTA event input operation is set.                                  |

# 20.3.7.2 Hardware Stop Operation

The GTCNT counter can be stopped by selecting a hardware source using GTPSR.

Figure 20.31 shows an example of a count stop operation by a hardware source. Table 20.25 shows the setting example. In this example, the count operation stops at the ELC\_GPTA event input and restarts at the ELC\_GPTB event input.




Figure 20.31 Example of count stop operation by hardware source started by software, stopped at ELC\_GPTA input, and restarted at ELC\_GPTB input

Table 20.25 Example setting for count stop operation by a hardware source

| No. | Step Name                     | Description  |
|-----|-------------------------------|--|
| 1   | Set operating mode            | Set the operating mode with GTCR.MD[2:0] bits. In Figure 20.31, 000b (saw-wave PWM mode) is set.   |
| 2   | Set count direction           | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.31, after 11b is set in GTUDDTYC[1:0], 01b is set in GTUDDTYC[1:0] (up-counting).                             |
| 3   | Select count clock            | Select the count clock with GTCR.TPCS[2:0].  |
| 4   | Set cycle                     | Set the cycle in GTPR.   |
| 5   | Set initial value for counter | Set the initial value in the GTCNT counter. In Figure 20.31, 0x00000000 is set.  |
| 6   | Set hardware count start      | Select a hardware source for starting count operation in GTSSR register, and wait for count start by the hardware source. In Figure 20.31, GTSSR.SSELCB = 1.                                   |
| 7   | Set hardware count stop       | Select a hardware source for stopping count operation in GTPSR register and wait for count stop by the hardware source. In Figure 20.31, GTPSR.PSELCA = 1.                                     |
| 8   | Set hardware source operation | Set operation of the hardware source selected in GTSSR register or GTPSR register, and start or stop counting. In Figure 20.31, ELC_GPTA input operation and ELC_GPTB input operation are set. |

Figure 20.32 shows an example of a count start/stop operation by a hardware source. Table 20.26 shows the setting example. In this example, the counter operates during the high-level periods of the external trigger input GTETRGA.




Figure 20.32 Example of count start/stop operation by a hardware source started on the rising edge of GTETRGA pin input, and stopped on the falling edge of GTETRGA pin input

Table 20.26 Example setting for count start/stop operation by a hardware source

| No. | Step Name                     | Description  |
|-----|-------------------------------|--|
| 1   | Set operating mode            | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.32, 000b (saw-wave PWM mode) is set.   |
| 2   | Set count direction           | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.32, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). |
| 3   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.   |
| 4   | Set cycle                     | Set the cycle in the GTPR register.  |
| 5   | Set initial value for counter | Set the initial value in the GTCNT counter. In Figure 20.32, 0x00000000 is set.  |
| 6   | Set hardware count start      | Select a hardware source for starting count operation with the GTSSR register, and wait for count start by the hardware source.  In Figure 20.32, GTSSR.SSGTRGAR = 1.                |
| 7   | Set hardware count stop       | Select a hardware source for stopping count operation with the GTPSR register, and wait for count stop by the hardware source.  In Figure 20.32, GTPSR.PSGTRGAF = 1.                 |
| 8   | Set hardware source operation | Set operation of the hardware source selected in the GTSSR register or GTPSR register and start or stop counting.  In Figure 20.32, the GTETRGA pin operation is set.                |

# 20.3.7.3 Hardware Clear Operation

The GTCNT counter can be cleared by selecting a hardware source using GTCSR. The  $GPTn_OVF/GPTn_UDF$  (n = 4 to 9) interrupt (overflow/underflow interrupt) is not generated when the GTCNT counter is cleared by a hardware source or by software.

Figure 20.33 and Figure 20.34 show examples of the GTCNT counter clearing operation by a hardware source. Table 20.27 shows the setting example. In this example, the GTCNT counter starts at the ELC\_GPTA input, and the counter stops and clears at the ELC\_GPTB input.




Figure 20.33 Examples of count clearing operation by hardware source in saw wave up-counting, started at ELC\_GPTA input, and stopped/cleared at ELC\_GPTB input




Figure 20.34 Examples of count clearing operation by hardware source in saw wave down-counting, started at ELC\_GPTA input, and stopped/cleared at ELC\_GPTB input

Table 20.27 Example setting for count clearing operation by a hardware source (1 of 2)

| No. | Step Name           | Description   |
|-----|---------------------|---|
| 1   | Set operating mode  | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.33 and Figure 20.34, 000b (saw-wave PWM mode) is set.   |
| 2   | Set count direction | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.33, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). In Figure 20.34, after 10b is set in the GTUDDTYC[1:0] bits, 00b is set in the GTUDDTYC[1:0] bits (down-counting). |

| Table | 20.27 | Example setting for | or count clearing operation by a hardware source (2 of 2) |   |
|-------|-------|---------------------|---|---|
|       |       |                     |   | Ī |

| No. | Step Name                     | Description  |
|-----|-------------------------------|--|
| 3   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.   |
| 4   | Set cycle                     | Set the cycle in the GTPR register.  |
| 5   | Set initial value for counter | Set the initial value in the GTCNT counter. In Figure 20.33, 0x00000000 is set. In Figure 20.34, the GTPR register value is set.   |
| 6   | Set hardware count start      | Select a hardware source for starting count operation in the GTSSR register, and wait for count start by the hardware source. In Figure 20.33 and Figure 20.34, GTSSR.SSELCA = 1.  |
| 7   | Set hardware count stop       | Select a hardware source for stopping count operation in the GTPSR register, and wait for count stop by the hardware source. In Figure 20.33 and Figure 20.34, GTPSR.PSELCB = 1.   |
| 8   | Set hardware count clear      | Select a hardware source for clearing count operation in the GTCSR register, and wait for count clear by the hardware source. In Figure 20.33 and Figure 20.34, GTCSR.CSELCB = 1.  |
| 9   | Set hardware source operation | Set operation of the hardware source selected in the GTSSR register, GTPSR register or GTCSR register and start, stop or clear counting.  In Figure 20.33 and Figure 20.34, the ELC_GPTA input and ELC_GPTB input are set. |

The GPTn\_OVF/GPTn\_UDF (n = 4 to 9) interrupt (overflow/underflow interrupt) is not generated when the counter is cleared by a hardware source or by software.

Figure 20.35 shows the relationship between the counter clearing by a hardware source and the  $GPTn_OVF$  (n = 4 to 9) interrupt.




Figure 20.35 Relationship between counter clearing by hardware source and GPTn\_OVF (n = 4 to 9) interrupt

## 20.3.8 Synchronized Operation

Synchronized operation on channels such as a synchronized start, stop, and clear operation can be performed.

## 20.3.8.1 Synchronized Operation by Software

The GTCNT counters can be started, stopped, and cleared on multiple channels by setting the associated GTSTR, GTSTP, or GTCLR bits simultaneously to 1.

Count start with a phase difference is possible by setting the initial value in the GTCNT counter and setting the associated GTSTR bits simultaneously to 1.

Figure 20.36 shows an example of a simultaneous start, stop, and clear by software. Figure 20.37 shows an example of phase start operation by software.




Figure 20.36 Example of a simultaneous start, stop, and clear by software with the same count cycle (GTPR register value)




Figure 20.37 Example of software phase start with the same count cycle (GTPR register value)

# 20.3.8.2 Synchronized Operation by Hardware

The counters for multiple channels can be started, stopped, and cleared simultaneously by the following hardware sources. Hardware sources that can cause a synchronized operation are external trigger input and ELC event input. Synchronized operation through the GTIOCnA and GTIOCnB pin inputs is possible by setting an ELC event due to input capture as a hardware source (n = 4 to 9).

Figure 20.38 shows an example of a simultaneous start, stop, and clear operation by a hardware source. Table 20.28 shows the setting example.




Figure 20.38 Example of a simultaneous start, stop, and clear by a hardware source with the same count cycle (GTPR register value)

Table 20.28 Example setting for simultaneous start by a hardware source (1 of 2)

| No. | Step Name                     | Description  |
|-----|-------------------------------|--|
| 1   | Set operating mode            | Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.38, 000b (saw-wave PWM mode) is set.   |
| 2   | Set count direction           | Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.38, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). |
| 3   | Select count clock            | Select the count clock with the GTCR.TPCS[2:0] bits.   |
| 4   | Set cycle                     | Set the cycle in the GTPR register.  |
| 5   | Set initial value for counter | Set the initial value in the GTCNT counter. In Figure 20.38, 0x00000000 is set.  |
| 6   | Set hardware count start      | Select a hardware source for starting count operation with the GTSSR register, and wait for count start by the hardware source.  In Figure 20.38, GTSSR.SSELCA = 1.                  |

Table 20.28 Example setting for simultaneous start by a hardware source (2 of 2)

| No. | Step Name                     | Description   |
|-----|-------------------------------|---|
| 7   | Set hardware count stop       | Select a hardware source for stopping count operation with the GTPSR register, and wait for count stop by the hardware source.  In Figure 20.38, GTPSR.PSELCB = 1.                      |
| 8   | Set hardware count clear      | Select a hardware source for clearing count operation with the GTCSR register, and wait for count clear by the hardware source.  In Figure 20.38, GTCSR.CSELCB = 1.                     |
| 9   | Set hardware source operation | Set operation of the hardware source selected in the GTSSR, GTPSR, or GTCSR registers, and start, stop, or clear counting.  In Figure 20.38, ELC_GPTA input and ELC_GPTB input are set. |

# 20.3.9 PWM Output Operation Examples

#### (1) Synchronized PWM output

The GPT outputs  $6 \times 2$  phases of linked PWM waveforms for a maximum of GPT  $\times 6$  channels.

Figure 20.39 shows an example in which four channels perform synchronized operation in saw-wave PWM mode and eight phases of PWM waveforms are output. The GTIOCnA is set so that it outputs low as the initial value, high at a GTCCRA compare match, and low at the cycle end. The GTIOCnB is set so that it outputs low as the initial value, high at a GTCCRB compare match, and low at the cycle end.




Figure 20.39 Example of synchronized PWM output

#### (2) 3-phase saw-wave complementary PWM output

Figure 20.40 shows an example in which three channels perform synchronized operation in saw-wave PWM mode and 3-phase complementary PWM waveforms are output. The GTIOCnA pin is set so that it outputs low as the initial value, high at a GTCCRA compare match, and low at the cycle end. The GTIOCnB pin is set so that it outputs high as the initial value, low at a GTCCRB compare match, and high at the cycle end.




Figure 20.40 Example of 3-phase saw-wave complementary PWM output

#### (3) 3-phase saw-wave complementary PWM output with automatic dead time setting

Figure 20.41 shows an example in which three channels perform synchronized operation in saw-wave one-shot pulse mode with automatic dead time setting and 3-phase complementary PWM waveforms are output. The GTIOCnA pin is set so that it outputs low as the initial value, toggles the output at a GTCCRA compare match, and retains the output at the cycle end. The GTIOCnB pin is set so that it outputs high as the initial value, toggles the output at a GTIOCnB compare match, and retains the output at the cycle end.




Figure 20.41 Example of 3-phase saw-wave complementary PWM output with automatic dead time setting

### (4) 3-phase triangle-wave complementary PWM output

Figure 20.42 shows an example in which three channels perform synchronized operation in triangle-wave PWM mode 1 and 3-phase complementary PWM waveforms are output. The GTIOCnA pin is set so that it outputs low as the initial value, toggles the output at a GTCCRA compare match, and retains the output at the cycle end. The GTIOCnB pin is set so that it outputs high as the initial value, toggles the output at a GTCCRB compare match, and retains the output at the cycle end.




Figure 20.42 Example of 3-phase triangle-wave complementary PWM output

## (5) 3-phase triangle-wave complementary PWM output with automatic dead time setting

Figure 20.43 shows an example in which three channels perform synchronized operation in triangle-wave PWM mode 1 with automatic dead time setting and 3-phase complementary PWM waveforms are output. The GTIOCnA pin is set so that it outputs low as the initial value, toggles the output at a GTCCRA compare match, and retains the output at the cycle end. The GTIOCnB pin is set so that it outputs high as the initial value, toggles the output at a GTCCRB compare match, and retains the output at the cycle end.




Figure 20.43 Example of 3-phase triangle-wave complementary PWM output with automatic dead time setting

# (6) 3-phase asymmetric triangle-wave complementary PWM output with automatic dead time setting

Figure 20.44 shows an example in which three channels perform synchronized operation in triangle-wave PWM mode 3 with automatic dead time setting and 3-phase complementary PWM waveforms are output. The GTIOCnA is set so that it outputs low as the initial value, toggles the output at a GTCCRA compare match, and retains the output at the cycle end. The GTIOCnB is set so that it outputs high as the initial value, toggles the output at a GTCCRB compare match, and retains the output at the cycle end.




Figure 20.44 Example of 3-phase asymmetric triangle-wave complementary PWM output with automatic dead time setting

# 20.3.10 Phase Counting Function

The phase difference between the GTIOCnA and GTIOCnB pin (n = 4 to 9) inputs is detected and the associated GTCNT counts up or counts down. The detectable phase difference is available in any combination with the relationship between the edge and the level of GTIOCnA and GTIOCnB pin inputs being set in the GTUPSR and GTDNSR registers. For details on count operation, see section 20.3.1.1. Counter operation.

Figure 20.45 to Figure 20.54 show an example of phase counting modes 1 to 5 operation when the GTIOCnA, GTIOCnB pins are used. Table 20.29 to Table 20.38 show conditions of up-counting or down-counting and list settings for the GTUPSR and GTDNSR registers which is corresponding to Figure 20.45 to Figure 20.54.




Figure 20.45 Example of phase counting mode 1

Table 20.29 Conditions of up-counting/down-counting in phase counting mode 1

: Rising edge

| GTIOCnA pin input | GTIOCnB pin input | Operation     | Register setting                           |
|-------------------|-------------------|---------------|--|
| High              |                   | Up-counting   | GTUPSR = 0x00006900<br>GTDNSR = 0x00009600 |
| Low               | ₹.                |               |  |
| _ <b>_</b>        | Low               |               |  |
| ₹_                | High              |               |  |
| High              | <b>₹</b>          | Down-counting |  |
| Low               | _ <b>_</b>        |               |  |
| <u>_</u>          | High              |               |  |
| ₹_                | Low               |               |  |




Figure 20.46 Example of phase counting mode 2 (A)

Table 20.30 Conditions of up-counting/down-counting in phase counting mode 2 (A)

: Rising edge

| GTIOCnA pin input | GTIOCnB pin input | Operation     | Register setting                           |
|-------------------|-------------------|---------------|--|
| High              | <u>_</u>          | Not counting  | GTUPSR = 0x00000800<br>GTDNSR = 0x00000400 |
| Low               | ₹_                |               |  |
| <u>_</u>          | Low               |               |  |
| ₹_                | High              | Up-counting   |  |
| High              | ₹_                | Not counting  |  |
| Low               | <u>_</u>          |               |  |
| <u>_</u>          | High              |               |  |
| ₹_                | Low               | Down-counting |  |




Figure 20.47 Example of phase counting mode 2 (B)

Table 20.31 Conditions of up-counting/down-counting in phase counting mode 2 (B)

: Rising edge

| GTIOCnA pin input | GTIOCnB pin input | Operation     | Register setting                           |
|-------------------|-------------------|---------------|--|
| High              | <u>_</u>          | Not counting  | GTUPSR = 0x00000200<br>GTDNSR = 0x00000100 |
| Low               | ₹_                |               |  |
| <b>_</b>          | Low               | Down-counting |  |
| ₹_                | High              | Not counting  |  |
| High              | <b>▼</b>          |               |  |
| Low               | <b>_</b>          |               |  |
| <u>_</u>          | High              | Up-counting   |  |
| ₹_                | Low               | Not counting  |  |




Figure 20.48 Example of phase counting mode 2 (C)

Table 20.32 Conditions of up-counting/down-counting in phase counting mode 2 (C)

| GTIOCnA pin input | GTIOCnB pin input | Operation     | Register setting                           |
|-------------------|-------------------|---------------|--|
| High              |                   | Not counting  | GTUPSR = 0x00000A00<br>GTDNSR = 0x00000500 |
| Low               | ₹_                |               |  |
| <b>_</b>          | Low               | Down-counting |  |
| ₹_                | High              | Up-counting   |  |
| High              | ₹_                | Not counting  |  |
| Low               | <b>_</b>          |               |  |
| <u>_</u>          | High              | Up-counting   |  |
| ₹_                | Low               | Down-counting |  |




Figure 20.49 Example of phase counting mode 3 (A)

Table 20.33 Conditions of up-counting/down-counting in phase counting mode 3 (A)

| GTIOCnA pin input | GTIOCnB pin input | Operation     | Register setting                           |
|-------------------|-------------------|---------------|--|
| High              | <b>_</b>          | Not counting  | GTUPSR = 0x00000800<br>GTDNSR = 0x00008000 |
| Low               | ₹_                |               |  |
| ⅎ                 | Low               |               |  |
| ₹_                | High              | Up-counting   |  |
| High              | ₹_                | Down-counting |  |
| Low               | <u>_</u>          | Not counting  |  |
| <u>_</u>          | High              |               |  |
| ₹_                | Low               |               |  |




Figure 20.50 Example of phase counting mode 3 (B)

Table 20.34 Conditions of up-counting/down-counting in phase counting mode 3 (B)

| GTIOCnA pin input | GTIOCnB pin input | Operation     | Register setting                           |
|-------------------|-------------------|---------------|--|
| High              | <u>_</u>          | Down-counting | GTUPSR = 0x00000200<br>GTDNSR = 0x00002000 |
| Low               | ₹                 | Not counting  |  |
| _                 | Low               |               |  |
| ₹_                | High              |               |  |
| High              | ₹_                |               |  |
| Low               | <u>_</u>          |               |  |
| <u>_</u>          | High              | Up-counting   |  |
| ₹_                | Low               | Not counting  |  |




Figure 20.51 Example of phase counting mode 3 (C)

Table 20.35 Conditions of up-counting/down-counting in phase counting mode 3 (C)

| GTIOCnA pin input | GTIOCnB pin input | Operation     | Register setting                           |
|-------------------|-------------------|---------------|--|
| High              | <b>_</b>          | Down-counting | GTUPSR = 0x00000A00<br>GTDNSR = 0x0000A000 |
| Low               | ₹_                | Not counting  |  |
|                   | Low               |               |  |
| <b>₽</b> _        | High              | Up-counting   |  |
| High              | <b>₽</b> _        | Down-counting |  |
| Low               | <u>_</u>          | Not counting  |  |
| <u>_</u>          | High              | Up-counting   |  |
| Ŧ.                | Low               | Not counting  |  |




Figure 20.52 Example of phase counting mode 4

Table 20.36 Conditions of up-counting/down-counting in phase counting mode 4

| GTIOCnA pin input | GTIOCnB pin input | Operation               | Register setting                           |
|-------------------|-------------------|-------------------------|--|
| High              |                   | Up-counting Up-counting | GTUPSR = 0x00006000<br>GTDNSR = 0x00009000 |
| Low               | ₹.                |                         |  |
| ⅎ                 | Low               | Not counting            |  |
| ₹_                | High              |                         |  |
| High              | T_                | Down-counting           |  |
| Low               |                   |                         |  |
| <u>_</u>          | High              | Not counting            |  |
|                   | Low               |                         |  |




Figure 20.53 Example of phase counting mode 5 (A)

Table 20.37 Conditions of up-counting/down-counting in phase counting mode 5 (A)

| GTIOCnA pin input | GTIOCnB pin input | Operation    | Register setting                           |
|-------------------|-------------------|--------------|--|
| High              |                   | Not counting | GTUPSR = 0x00000C00<br>GTDNSR = 0x00000000 |
| Low               | ₹_                |              |  |
| ⅎ                 | Low               |              |  |
| 7_                | High              | Up-counting  |  |
| High              | ₹_                | Not counting |  |
| Low               |                   |              |  |
|                   | High              |              |  |
| ₹_                | Low               | Up-counting  |  |




Figure 20.54 Example of phase counting mode 5 (B)

Table 20.38 Conditions of up-counting/down-counting in phase counting mode 5 (B)

| GTIOCnA pin input | GTIOCnB pin input | Operation    | Register setting                           |
|-------------------|-------------------|--------------|--|
| High              | <b>_</b>          | Not counting | GTUPSR = 0x0000C000<br>GTDNSR = 0x00000000 |
| Low               | ₹_                | Up-counting  |  |
| ₹                 | Low               | Not counting |  |
| ₹.                | High              |              |  |
| High              | ₹_                | Up-counting  |  |
| Low               | <b>_</b>          | Not counting |  |
|                   | High              |              |  |
|                   | Low               |              |  |

# 20.3.11 Output Phase Switching (GPT\_OPS)

GPT\_OPS provides a function for easy control of brushless DC motor operation using the Output Phase Switching Control Register (OPSCR).

GPT\_OPS outputs a PWM signal to be used for chopper control or level signal for each phase (U-positive phase/negative phase, V-positive phase/negative phase) of the 6-phase motor control. This function uses a soft setting value (OPSCR.UF, VF, WF) set by software, a PWM waveform of GPT164.GTIOC4A.

Figure 20.55 shows the conceptual diagram of GPT\_OPS control flow.




Figure 20.55 Conceptual diagram of GPT\_OPS control flow

Figure 20.56 shows a 6-phase level signals output example of a GPT\_OPS operation.

The GPT\_UVWEDGE signal in Figure 20.56 is the Hall sensor input edge that outputs to the ELC.




Figure 20.56 Example of 6-phase level output operation

Figure 20.57 shows a 6-phase PWM output example of a GPT\_OPS operation with chopper control.




Figure 20.57 Example of 6-phase PWM output operation with chopper control

Figure 20.58 shows a 6-phase PWM output example of an output disable control operation.




Figure 20.58 Example of group output disable control operation

## 20.3.11.1 Input Selection

In the GPT\_OPS control flow conceptual diagram shown in Figure 20.55, (1) is a selection of input phase from the software settings and external input by the OPSCR.FB bit.

When OPSCR.FB bit is 1, select the soft setting (OPSCR.UF, VF, WF) with the value of the input phase of PWM (PWM of GPT164.GTIOC4A) using falling edge sampling with OPSCR.ALIGN bit set to 1.

When OPSCR.ALIGN bit is 0, GPT\_OPS operates with the input phase of PCLKD synchronization with either OPSCR.FB bit set to 0 or OPSCR.FB bit set to 1. However, there are cases where the PWM pulse width of the output U/V/W phases (PWM output mode) of switch timing (just before/just after) is shortened.

Table 20.39 shows the input selection process and setting of associated OPSCR bits.

Table 20.39 Input selection processing method

| Register OPSCR |           | Selection of input phase sampling method  | Synchronization input/output selection   |  |  |
|----------------|-----------|---|--|--|--|
| FB bit         | ALIGN bit | (U/V/W-phase)   | process (GPT_OPS internal node name)   |  |  |
| 1              | 1         | Software Settings at PWM Falling Edge Sampling (OPSCR.UF, VF, WF of falling edge sample)  | Input Phase Input U-Phase (gtu_sync) Input V-Phase (gtv_sync) Input W-Phase (gtw_sync) |  |  |
|                | 0         | Software Setting Value Selection<br>(= OPSCR.UF/VF/WF value) (= PCLKD<br>synchronization) |  |  |  |

# 20.3.11.2 Input Phase Decode

In the GPT\_OPS control flow conceptual diagram shown in Figure 20.55, (3) enables the 6-phase signals by decoding the input phase selected in the OPSCR.FB bit.

Table 20.40 shows the decode table of input phase when OPSCR.RV bit is 0.

Table 20.40 Decode table of input phase (OPSCR.RV = 0)

| Input phase (U/V/W)<br>(GPT_OPS internal node name) |                   |                   | 6-phase enable {U/V/W (Up/Lo)} by decoding input phase (GPT_OPS internal node name) |                 |                 |                 |                 |                 |
|---|-------------------|-------------------|---|-----------------|-----------------|-----------------|-----------------|-----------------|
| Input U-<br>Phase                                   | Input V-<br>Phase | Input W-<br>Phase | U-phase<br>(Up)   | U-phase<br>(Lo) | V-phase<br>(Up) | V-phase<br>(Lo) | W-phase<br>(Up) | W-phase<br>(Lo) |
| (gtu_sync)  | (gtv_sync)        | (gtw_sync)        | (gtuup_en)  | (gtulo_en)      | (gtvup_en)      | (gtvlo_en)      | (gtwup_en)      | (gtwlo_en)      |
| 1   | 0                 | 1                 | 1   | 0               | 0               | 1               | 0               | 0               |
| 1   | 0                 | 0                 | 1   | 0               | 0               | 0               | 0               | 1               |
| 1   | 1                 | 0                 | 0   | 0               | 1               | 0               | 0               | 1               |
| 0   | 1                 | 0                 | 0   | 1               | 1               | 0               | 0               | 0               |
| 0   | 1                 | 1                 | 0   | 1               | 0               | 0               | 1               | 0               |
| 0   | 0                 | 1                 | 0   | 0               | 0               | 1               | 1               | 0               |
| 0   | 0                 | 0                 | 0   | 0               | 0               | 0               | 0               | 0               |
| 1   | 1                 | 1                 | 0   | 0               | 0               | 0               | 0               | 0               |

Table 20.41 Decode table of input phase (OPSCR.RV = 1)

| Input phase (U/V/W)<br>(GPT_OPS internal node name) |                   |                   | 6-phase enable {U/V/W (Up/Lo)} by decoding input phase (GPT_OPS internal node name) |                 |                 |                 |                 |                 |
|---|-------------------|-------------------|---|-----------------|-----------------|-----------------|-----------------|-----------------|
| Input U-<br>Phase                                   | Input V-<br>Phase | Input W-<br>Phase | U-phase<br>(Up)   | U-phase<br>(Lo) | V-phase<br>(Up) | V-phase<br>(Lo) | W-phase<br>(Up) | W-phase<br>(Lo) |
| (gtu_sync)  | (gtv_sync)        | (gtw_sync)        | (gtuup_en)  | (gtulo_en)      | (gtvup_en)      | (gtvlo_en)      | (gtwup_en)      | (gtwlo_en)      |
| 1   | 0                 | 1                 | 0   | 1               | 1               | 0               | 0               | 0               |
| 1   | 0                 | 0                 | 0   | 1               | 0               | 0               | 1               | 0               |
| 1   | 1                 | 0                 | 0   | 0               | 0               | 1               | 1               | 0               |
| 0   | 1                 | 0                 | 1   | 0               | 0               | 1               | 0               | 0               |
| 0   | 1                 | 1                 | 1   | 0               | 0               | 0               | 0               | 1               |
| 0   | 0                 | 1                 | 0   | 0               | 1               | 0               | 0               | 1               |
| 0   | 0                 | 0                 | 0   | 0               | 0               | 0               | 0               | 0               |
| 1   | 1                 | 1                 | 0   | 0               | 0               | 0               | 0               | 0               |

## 20.3.11.3 Rotation Direction Control

In the GPT\_OPS control flow conceptual diagram shown in Figure 20.55, (2) controls the direction of rotation of a 3-phase motor using the OPSCR.RV bit.

When the rotation direction is reverse (RV bit = 1), the input phase is inverted.

Table 20.42 shows the assigned output phases based on the OPSCR.RV bit setting (before and after rotation direction control).

Table 20.42 Rotation Direction Control Method

| Reversal of   | Output of Rotation Direction Control [U/V/W (Positive/Negative)] |                            |                            |                            |                            |                            |  |
|---|--|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|--|
| Direction of Rotation<br>Using Output<br>Phases as Specified<br>in OPSCR Register | GPT_OPS Internal Node Name after Control)                        |                            |                            |                            |                            |                            |  |
| OPSCR.RV bit  | (gtuup_ren)  | (gtulo_ren)                | (gtvup_ren)                | (gtvlo_ren)                | (gtwup_ren)                | (gtwlo_ren)                |  |
| 0   | U-phase (Up)<br>(gtuup_en)                                       | U-phase (Lo)<br>(gtulo_en) | V-phase (Up)<br>(gtvup_en) | V-phase (Lo)<br>(gtvlo_en) | W-phase (Up)<br>(gtwup_en) | W-phase (Lo)<br>(gtwlo_en) |  |
| 1   | U-phase (Up)<br>(gtuup_en)                                       | U-phase (Lo)<br>(gtulo_en) | W-phase (Up)<br>(gtwup_en) | W-phase (Lo)<br>(gtwlo_en) | V-phase (Up)<br>(gtvup_en) | V-phase (Lo)<br>(gtvlo_en) |  |

# 20.3.11.4 Output Selection Control

In the GPT\_OPS control flow conceptual diagram in Figure 20.55, (4) represents the selection of the output waveform by setting the OPSCR register bit.

For output selection, the following bits are relevant:

- The OPSCR.EN bit controls whether to output the 6-phase output, or to stop
- The OPSCR.P and OPSCR.N bits can select from the level signal or PWM signal (chopper output) for the output phase
- The polarity of the output phase can be set to a positive logic or negative logic by the OPSCR. INV bit.

Table 20.43 and Table 20.44 show the output selection control method using the OPSCR register bit.

Table 20.43 Output selection control method (positive phase)

| Enable-phase output control | Positive-phase output (P) control | Invert-phase output control | Output port name (positive phase = up) (output selection internal node allocation) |   |  |
|-----------------------------|-----------------------------------|-----------------------------|--|---|--|
| OPSCR.EN                    | OPSCR.P                           | OPSCR.INV                   | GTOUUP<br>GTOVUP<br>GTOWUP   | Mode  |  |
| 0                           | х                                 | x                           | 0  | Output Stop<br>(External pin: Hi-Z)<br>GPT_OPS → 0 output |  |
| 1                           | 0                                 | 0                           | Level signal<br>(gtuup_ren)<br>(gtvup_ren)<br>(gtwup_ren)                          | Level Output Mode<br>(Positive phase)<br>(Positive logic) |  |
| 1                           | 0                                 | 1                           | Level signal<br>(~gtuup_ren)<br>(~gtvup_ren)<br>(~gtwup_ren)                       | Level Output Mode<br>(Positive phase)<br>(Negative logic) |  |
| 1                           | 1                                 | 0                           | PWM signal<br>(PWM & gtuup_ren)<br>(PWM & gtvup_ren)<br>(PWM & gtwup_ren)          | PWM Output Mode<br>(Positive phase)<br>(Positive logic)   |  |
| 1                           | 1                                 | 1                           | PWM signal<br>(~(PWM & gtuup_ren))<br>(~(PWM & gtvup_ren))<br>(~(PWM & gtwup_ren)) | PWM Output Mode<br>(Positive phase)<br>(Negative logic)   |  |

Table 20.44 Output selection control method (negative phase)

| Enable-phase output control | Positive-phase output (N) control | Invert-phase output control | Output port name (negative phase = Lo) (output selection internal node allocation) |   |  |
|-----------------------------|-----------------------------------|-----------------------------|--|---|--|
| OPSCR.EN                    | OPSCR.N                           | OPSCR.INV                   | GTOULO<br>GTOVLO<br>GTOWLO   | Mode  |  |
| 0                           | x                                 | x                           | 0  | Output Stop<br>(External pin: Hi-Z)<br>GPT_OPS → 0 output |  |
| 1                           | 0                                 | 0                           | Level signal<br>(gtulo_ren)<br>(gtvlo_ren)<br>(gtwlo_ren)                          | Level Output Mode<br>(Negative phase)<br>(Positive logic) |  |
| 1                           | 0                                 | 1                           | Level signal<br>(~gtulo_ren)<br>(~gtvlo_ren)<br>(~gtwlo_ren)                       | Level Output Mode<br>(Negative phase)<br>(Negative logic) |  |
| 1                           | 1                                 | 0                           | PWM signal<br>(PWM & gtulo_ren)<br>(PWM & gtvlo_ren)<br>(PWM & gtwlo_ren)          | PWM Output Mode<br>(Negative phase)<br>(Positive logic)   |  |
| 1                           | 1                                 | 1                           | PWM signal<br>(~(PWM & gtulo_ren))<br>(~(PWM & gtvlo_ren))<br>(~(PWM & gtwlo_ren)) | PWM Output Mode<br>(Negative phase)<br>(Negative logic)   |  |

# 20.3.11.5 Output Selection Control (Group Output Disable Function)

When OPSCR.GODF is 1 and the signal value selected by the OPSCR.GRP bit is high (output disable request), the group output-disable function asynchronously sets the output to Hi-Z. When an output-disable request is generated, the OPSCR.EN bit is cleared to 0. For the return, set the OPSCR.EN bit to 1 after clearing the output disable request by software.

To ensure output-disable control, use the POEG\_GROUPn (n = A, B) interrupt to clear the flag in the POE or check that the OPSCR.EN bit is 0 and then clear the flag. For an example of the operation for group output disable control, see Figure 20.58.

## 20.3.11.6 Event Link Controller (ELC) Output

In the GPT\_OPS control flow conceptual diagram shown in Figure 20.55, (5) outputs the Hall sensor input signal edge to the ELC.

The Hall sensor input edge signal is the logical OR of the rising and falling edge signals of each U-phase/V-phase/W-phase input sampled at PCLKD. That is, if the high period of each of the U-phase/V-phase/W-phase of the input phase is short in duration, the Hall sensor edge input signal is not output at that time.

When the OPSCR.FB bit is 0, the Hall sensor input edge signal is the logical OR of the edge signals of the external input phase sampled at PCLKD.

When OPSCR.FB bit is 1, the Hall sensor input edge signal is the logical OR of the edge of the soft setting (OPSCR.UF, VF, WF) sampled at PCLKD.

See Figure 20.56 to Figure 20.58 for examples of the output signal to the ELC.

# 20.3.11.7 GPT\_OPS Start Operation Setting Flow

Table 20.45 Example setting of GPT\_OPS start operation (1 of 2)

| No. | Step Name                     | Description  |  |  |  |
|-----|-------------------------------|--|--|--|--|
| 1   | GPT164 operation mode setting | GPT164.GTIOC4A set the PWM output operation mode of the saw-wave or triangle-wave. For details, see section 20.3.3. PWM Output Operating Mode. |  |  |  |
| 2   | Counting of GPT164            | Start the count operation of GPT164, and outputs a PWM waveform.   |  |  |  |



Table 20.45 Example setting of GPT\_OPS start operation (2 of 2)

| No. | Step Name   | Description  |
|-----|---|--|
| 3   | GPT_OPS input data set (only software setting is selected)                              | Set software setting to OPSCR.UF, VF, and WF bits.   |
| 4   | Noise filter settings of<br>GPT_OPS external input (only<br>external input is selected) | When using a noise filter, set the sampling clock of the noise filter by OPSCR.NFCS[1:0] bits.  Then the noise filter is enabled if OPSCR.NFEN = 1.  |
| 5   | GPT_OPS input phase selection setting/input phase alignment setting                     | Select the input phase from the external input or software setting by OPSCR.FB bit. Select the alignment of the input phase by OPSCR.ALIGN bit.  |
| 6   | Setting the GPT_OPS output phase  | Set the level output/PWM output of the positive/negative phase output by OPSCR.P/OPSCR.N bit. Set the positive logic/negative logic of the output phase by OPSCR.INV bit. Set the rotation direction by OPSCR.RV bit |
| 7   | GPT_OPS setting the group output disable function                                       | Set the selection of output disable source by OPSCR.GRP bit. Perform the setting of on/off of the group output disable function by OPSCR.GODF bit.   |
| 8   | GPT_OPS Working   | Setting the OPSCR.EN = 1 outputs the 6-phase output to drive the brushless DC motor from the GPT_OPS.  |

# 20.4 Interrupt Sources

## 20.4.1 Interrupt Sources

The GPT provides the following interrupt sources:

- GTCCR input capture/compare match
- GTCNT counter overflow (GTPR compare match)/underflow.

Each interrupt source has its own status flag. When an interrupt source signal is generated, the associated status flag in GTST is set to 1. The associated status flag in GTST can be cleared by writing 0. If flag set and flag clear occur at the same time, flag clear takes priority over flag set. These flags are automatically updated by the internal state. The Interrupt Controller Unit can change the relative channel priorities. However, the priority within a channel is fixed. For details, see section 12, Interrupt Controller Unit (ICU).

Table 20.46 lists the GPT interrupt sources.

Table 20.46 Interrupt sources

| Channel    | Name       | Interrupt source                                  | Interrupt flag  | DTC activation |
|------------|------------|---|-----------------|----------------|
| n = 4 to 9 | GPTn_CCMPA | GPT16n.GTCCRA input capture/compare match         | GTST[0] (TCFA)  | Possible       |
|            | GPTn_CCMPB | GPT16n.GTCCRB input capture/compare match         | GTST[1] (TCFB)  | Possible       |
|            | GPTn_CMPC  | GPT16n.GTCCRC compare match                       | GTST[2] (TCFC)  | Possible       |
|            | GPTn_CMPD  | GPT16n.GTCCRD compare match                       | GTST[3] (TCFD)  | Possible       |
|            | GPTn_OVF   | GPT16n.GTCNT overflow (GPT164.GTPR compare match) |                 | Possible       |
|            | GPTn_UDF   | GPT16n.GTCNT underflow                            | GTST[7] (TCFPU) | Possible       |

#### (1) GPTn CCMPA interrupt (n = 4 to 9)

An interrupt request is generated under the following conditions:

- When the GTCCRA register functions as a compare match register, the GTCNT counter value matches with the GTCCRA register
- When the GTCCRA register functions as an input capture register, the input-capture signal causes transfer of the GTCNT counter value to the GTCCRA register.

## (2) GPTn CCMPB interrupt (n = 4 to 9)

An interrupt request is generated under the following conditions:

- When the GTCCRB register functions as a compare match register, the GTCNT counter value matches with the GTCCRB register
- When the GTCCRB register functions as an input capture register, the input-capture signal causes transfer of the GTCNT counter value to the GTCCRB register.

### (3) GPTn CMPC interrupt (n = 4 to 9)

An interrupt request is generated under the following condition:

• When the GTCCRC register functions as a compare match register, the GTCNT counter value matches with the GTCCRC register.

A compare match is not performed and therefore, an interrupt is not requested in the following conditions:

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (triangle-wave PWM mode 3)
- GTBER.CCRA[1:0] = 01b, 10b, 11b (buffer operation with the GTCCRC register).

### (4) GPTn CMPD interrupt (n = 4 to 9)

An interrupt request is generated under the following condition:

• When the GTCCRD register functions as a compare match register, the GTCNT counter value matches with the GTCCRD register.

A compare match is not performed and therefore, an interrupt is not requested in the following conditions:

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (triangle-wave PWM mode 3)
- GTBER.CCRA[1:0] = 10b, 11b (buffer operation with the GTCCRD register).

## (5) GPTn\_OVF interrupt (n = 4 to 9)

An interrupt request is generated in the following conditions:

- In saw-wave mode, interrupt requests are enabled at overflows (when the GTCNT counter value changes from GTPR to 0 during up-counting)
- In triangle-wave mode, interrupt requests are enabled at crests (the GTCNT changes from GTPR to GTPR-1)
- In counting by hardware sources, an overflow (GTCNT changes from GTPR to 0 in up count) has occurred.

#### (6) GPTn UDF interrupt (n = 4 to 9)

An interrupt request is generated in the following conditions.

- In saw-wave mode, interrupt requests are enabled at underflows (when the GTCNT counter value changes from 0 to GTPR during down-counting)
- In triangle-wave mode, interrupt requests are enabled at troughs (the GTCNT changes from 0 to 1)
- In counting by hardware sources, underflow (GTCNT changes from 0 to GTPR in down count) has occurred.

About Interrupt signals and interrupt status flags, see section 20.2.16. GTST: General PWM Timer Status Register.

#### 20.4.2 DTC Activation

The DTC can be activated by the interrupt in each channel. For details, see section 12, Interrupt Controller Unit (ICU), and section 15, Data Transfer Controller (DTC).



## 20.5 Operations Linked by ELC

## 20.5.1 Event Signal Output to ELC

The GPT can perform operation linked with another module set in advance when its interrupt request signal is used as an event signal by the Event Link Controller (ELC).

The GPT has the following ELC event signals:

- Generation of compare match and input capture A interrupt (GPTn CCMPA)
- Generation of compare match and input capture B interrupt (GPTn CCMPB)
- Generation of compare match C interrupt (GPTn CMPC)
- Generation of compare match D interrupt (GPTn CMPD)
- Generation of overflow interrupt (GPTn OVF)
- Generation of underflow interrupt (GPTn UDF)

Note: n = 4 to 9

# 20.5.2 Event Signal Inputs from ELC

The GPT can perform the following operations in response to a maximum of 4 events from the ELC:

- Start counting, stop counting, clear counting
- Up-counting, down-counting
- Input capture.

See section 16, Event Link Controller (ELC) for the connection between the ELC and the event signal input.

#### 20.6 Noise Filter Function

Each pin for use in input capture and Hall sensor input to the GPT is equipped with a noise filter. The noise filter samples input signals at the sampling clock and removes the pulses whose length is less than 3 sampling cycles.

The noise filter functionality includes enabling and disabling the noise filter for each pin and setting of the sampling clock for each channel.

Figure 20.59 shows the timing of noise filtering.




Figure 20.59 Timing of noise filtering

If noise filtering is enabled, the input capture operation or hall sensor input operation is performed on the edges of the noise filtered signal after a delay of (sampling interval  $\times$  2 + PCLKD) at the shortest. This is due to the noise filtering for the input capture input or hall sensor input.

#### 20.7 Protection Function

## 20.7.1 Write-Protection for Registers

To prevent registers from being accidentally modified, registers can be write-protected in channel units by setting GTWP.WP. Write-protection can be set for the following registers:

GTSSR, GTPSR, GTCSR, GTUPSR, GTDNSR, GTICASR, GTICBSR, GTCR, GTUDDTYC, GTIOR, GTINTAD, GTST, GTBER, GTCNT, GTCCRA, GTCCRB, GTCCRC, GTCCRD, GTCCRE, GTCCRF, GTPR, GTPBR, GTDTCR, GTDVU.

Protection using the GTWP register is only for write operations by the CPU. This protection does not cover updates to registers that occur in association with CPU writes.

## 20.7.2 Disabling of Buffer Operation

If the timing of the buffer register write is delayed relative to the timing for the buffer transfer, buffer operation can be suspended with the GTBER.BD[1] and BD[0] bits settings. Specifically, buffer transfer can be temporarily disabled even though a buffer transfer condition is generated during buffer register write, by setting the BD[1] and BD[0] bits to 1 (buffer operation disabled) before buffer register write, and setting the bits to 0 (buffer operation enabled) after completion of writing to all the buffer registers.

Figure 20.60 shows an example of operation for disabling buffer operation.




Figure 20.60 Example of operation for disabling buffer operation with triangle waves, double buffer operation, and buffer transfer at both troughs and crests

## 20.7.3 GTIOCnm Pin Output Negate Control (n = 4 to 9, m = A, B)

For protection from system failure, the output disable control that changes the GTIOCnm pin output value forcibly is provided for GTIOCnm pin output by the request of output disable from POEG. Output protection is required when the same output level being on the GTIOCnA and GTIOCnB pins is detected. GPT detects this condition and generates output disable requests to POEG according to the setting of the output disable request permission bits, such as GTINTAD.GRPABH, GTINTAD.GRPABL. After the POEG performs the logical OR of the output disable request from each channel and the output disable request from the external input, the POEG generates output disable requests to GPT.

One output disable signal (representing the shared output disable request signal of the GTIOCnA pin and the GTIOCnB pin) out of 2 output disable requests generated by the POEG is selected by setting GTINTAD.GRP[1:0]. The status of the selected disable output request is monitored by reading the GTST.ODF bit. The output level during output disable is set based on the GTIOR.OADF[1:0] bits for the GTIOCnA pin and the GTIOR.OBDF[1:0] setting for the GTIOCnB pin.

The change to the output disable state is performed asynchronously by generating the output disable request from the POEG. The release of the output disable state is performed at end of cycle by terminating the output disable request. It is after 3 PCLKD at shortest when the output disable condition is released after the output disable request becomes no longer satisfied. To reliably control output disabling, clear the flag of POEG for which the condition for the request to disable the output is no longer satisfied after 4 cycles of PCLKD.

When event count is performed or when the output disable state should be released immediately without waiting for end of cycle, GTIOR.OADF[1:0] should be set to 00b (for GTIOCnA pin) or GTIOR.OBDF[1:0] should be set to 00b (for the GTIOCnB pin).

Figure 20.61 shows an example of the GTIOCnm pin output disable control operation. (n = 4 to 9, m = A, B)




Figure 20.61 Example of GTIOCnm pin output disable control operation in saw-wave up-counting, buffer operation, active level 1, high output at GTCCRA compare match, low output at cycle end, and low output at output disable (n = 4 to 9, m = A, B)

## 20.8 Initialization Method of Output Pins

## 20.8.1 Pin Settings after Reset

The GPT registers are initialized at a reset. Start counting after selecting the port pin function with the PmnPFS register, setting GTIOR.OAE and GTIOR.OBE bits, and outputting the GPT function to external pins.




Figure 20.62 Example of pin settings after reset

## 20.8.2 Pin Initialization Due to Error during Operation

If an error occurs during GPT operation, the following four types of pin control can be performed before pin initialization:

- Set the OAHLD and OBHLD bits in GTIOR to 1 and retain the outputs at count stop
- Set the OAHLD and OBHLD bits in GTIOR to 0, specify arbitrary output values at OADFLT and OBDFLT in GTIOR, and output the arbitrary values at count stop
- Set the pin to output an arbitrary value as a general output port by setting the PDR, PODR registers and PmnPFS.PMR bit of the I/O port in advance. Set the OAE and OBE bits in GTIOR to 0, and the control bit associated with the pin in the PMR to 0 to allow arbitrary values to be output from the pin set as a general output port when an error occurs.
- Drive the output to a high impedance state using the POEG function.

If the automatic dead time setting is made, clear the GTDTCR.TDE bit to 0 after counting stops. When counting stops, only the values of registers that are changed by a GPT external source change. If counting is resumed, operation continues from where it stopped. If counting is stopped, the registers must be initialized before counting starts.

# 20.9 Usage Notes

## 20.9.1 Module-Stop Function Setting

The Module Stop Control Register can enable or disable GPT operation. The GPT is initially stopped after a reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

## 20.9.2 GTCCRn Settings during Compare Match Operation (n = A to F)

## (1) When automatic dead time setting is made in triangle-wave PWM mode

The GTCCRA register must satisfy all of the following conditions:

- GTDVU < GTCCRA
- 0 < GTCCRA < GTPR

### (2) When automatic dead time setting is not made in triangle-wave PWM mode

The GTCCRA register must be set within the range of 0 < GTCCRA < GTPR. If GTCCRA = 0 or GTCCRA = GTPR is set, a compare match occurs within the cycle only when GTCCRA = 0 or GTCCRA = GTPR is satisfied. When GTCCRA > GTPR, no compare match occurs.

Similarly, GTCCRB must be set within the range of 0 < GTCCRB < GTPR. If GTCCRB = 0 or GTCCRB = GTPR is set, a compare match occurs within the cycle only when GTCCRB is 0 or GTCCRB = GTPR is satisfied. When GTCCRB > GTPR, no compare match occurs.

## (3) When automatic dead time setting is made in saw-wave one-shot pulse mode

The GTCCRC and GTCCRD registers must be set to satisfy the following restrictions. If the restrictions are not satisfied, the correct output waveforms with secured dead time may not be obtained.

- In up-counting: GTCCRC < GTCCRD, GTCCRC > GTDVU, GTCCRD < GTPR GTDVU</li>
- In down-counting: GTCCRC > GTCCRD, GTCCRC < GTPR GTDVU, GTCCRD > GTDVU

#### (4) When automatic dead time setting is not made in saw-wave one-shot pulse mode

The GTCCRC and GTCCRD registers must be set to satisfy the following restrictions. If the restrictions are not satisfied, two compare matches do not occur and pulse output cannot be performed.

- In up-counting: 0 < GTCCRC < GTCCRD < GTPR
- In down-counting: GTPR > GTCCRC > GTCCRD > 0

Similarly, GTCCRE and GTCCRF must be set to satisfy the following restrictions. If the restrictions are not satisfied, two compare matches do not occur and pulse output cannot be performed.

- In up-counting: 0 < GTCCRE < GTCCRF < GTPR
- In down-counting: GTPR > GTCCRE > GTCCRF > 0.

#### (5) In saw-wave PWM mode

The GTCCRA register must be set with the range of 0 < GTCCRA < GTPR. If GTCCRA = 0 or GTCCRA = GTPR is set, a compare match occurs within the cycle only when GTCCRA = 0 or GTCCRA = GTPR is satisfied. If GTCCRA > GTPR is set, no compare match occurs.

Similarly, GTCCRB must be set with the range of 0 < GTCCRB < GTPR. If GTCCRB = 0 or GTCCRB = GTPR is set, a compare match occurs within the cycle only when GTCCRB = 0 or GTCCRB = GTPR is satisfied. If GTCCRB > GTPR is set, no compare match occurs.

#### 20.9.3 Setting Range for GTCNT Counter

The GTCNT counter register must be set with the range of  $0 \le GTCNT \le GTPR$ .

### 20.9.4 Starting and Stopping the GTCNT Counter

The control timing of starting and stopping the GTCNT counter by the GTCR.CST bit synchronizes the count clock that is selected in GTCR.TPCS[2:0]. When GTCR.CST is updated, the GTCNT counter starts/stops after a count clock that is selected in GTCR.TPCS[2:0]. Therefore, an event generated before the GTCNT counter actually starts is ignored, resulting in situations in which an event is accepted or an interrupt occurs after GTCR.CST is set to 0.



## 20.9.5 Priority Order of Each Event

### (1) GTCNT register

Table 20.47 shows a priority order of events updating the GTCNT register.

Table 20.47 Priority order of sources updating GTCNT

| Source updating GTCNT                                     | Priority order |
|---|----------------|
| Writing by CPU (writing to GTCNT/GTCLR)                   | High           |
| Clear by hardware sources set in GTCSR                    | <u>†</u>       |
| Count up or down by hardware sources set in GTUPSR/GTDNSR | <u>†</u>       |
| Count operation   | Low            |

If up-counting and down-counting by hardware sources occur at the same time, the GTCNT counter value does not change. When there is a conflict between updating the GTCNT register and reading by the CPU, pre-update data is read.

## (2) GTCR.CST bit

When there is a conflict between starting/stopping by hardware sources set in the GTSSR/GTPSR registers and writing by the CPU (writing to GTCR/GTSTR/GTSTP registers), the writing by CPU has priority over the starting/stopping by hardware sources.

When there is a conflict between starting by hardware sources set in the GTSSR register and stopping by hardware sources set in GTPSR register, the GTCR.CST bit value does not change. When there is a conflict between updating the GTCR.CST bit and reading by the CPU (reading from GTCR/GTSTR/GTSTP registers), pre-update data is read.

## (3) GTCCRm registers (m = A to F)

When there is a conflict between input capture/buffer transfer operation and writing to the GTCCRm registers, the writing to GTCCRm registers has priority over input capture/buffer transfer operation. When there is a conflict between input capture and writing to the counter register by the CPU or updating the counter register by hardware sources, the pre-update counter value is captured. When there is a conflict between updating the GTCCRm registers and reading by the CPU, pre-update data is read.

#### (4) GTPR register

When there is a conflict between buffer transfer operation and writing to the GTPR register, writing to GTPR register has priority over buffer transfer operation. When there is a conflict between updating GTPR register and reading by the CPU, pre-update data is read.

# 21. Low Power Asynchronous General Purpose Timer (AGTW)

## 21.1 Overview

The Low Power Asynchronous General Purpose Timer (AGTW) is a 32-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events. This timer consists of a reload register and a down counter. The reload register and the down counter are allocated to the same address, and can be accessed with the AGT register.

Table 21.1 lists the AGTW specifications, Figure 21.1 shows a block diagram, and Table 21.2 lists the I/O pins.

Table 21.1 AGTW specifications

| Parameter                         |                               | Description   |  |  |
|-----------------------------------|-------------------------------|---|--|--|
| Operating modes                   | Timer mode                    | The count source is counted   |  |  |
|                                   | Pulse output mode             | The count source is counted and the output is inverted at each timer underflow  |  |  |
|                                   | Event counter mode            | An external event is counted  |  |  |
|                                   | Pulse width measurement mode  | An external pulse width is measured   |  |  |
|                                   | Pulse period measurement mode | An external pulse period is measured  |  |  |
| Number of Channels                |                               | 32 bits × 2 channels (AGTWn (n = 0, 1))   |  |  |
| Count source (operating           | Timer mode                    | PCLKB, PCLKB/2, PCLKB/8, AGTLCLK/d (d = 1, 2, 4, 8, 16, 32, 64, or 128), or   |  |  |
| clock)* <sup>2</sup>              | Pulse output mode             | underflow signal of AGTW0 selectable.*1   |  |  |
|                                   | Pulse width measurement mode  |   |  |  |
|                                   | Pulse period measurement mode |   |  |  |
|                                   | Event counting mode           | External event input  |  |  |
| Interrupt and Event Link function |                               | Underflow event signal or measurement complete event signal  When the counter underflows  When the measurement of the active width of the external input pin (AGTIOn) completes in pulse width measurement mode  When the set edge of the external input pin (AGTIOn) is input in pulse period measurement mode.  Compare match A event signal  When the values of AGT register and AGTCMA register matched (compare match A function enabled).  Compare match B event signal  When the values of AGT and AGTCMB registers matched (compare match B function enabled).  Return from Software Standby mode can be performed with AGT1_AGTCMAI, AGT0_AGTCMAI *3 |  |  |
| Selectable functions              |                               | Compare match function     One or two of the AGT Compare Match A register and AGT Compare Match     B register is selectable.   |  |  |

Note 1. AGTW0 cannot use underflow signal. AGTW1 connects directly with the underflow event signal from the AGTW0 timer.

Note 2. Satisfy the frequency of the peripheral module clock (PCLKB) ≥ the frequency of the count source clock.

Note 3. For details, see section 10, Low Power Modes.




Figure 21.1 AGTW block diagram

Table 21.2 AGTW I/O pins

| Pin name | I/O          | Function                                       |  |  |
|----------|--------------|--|--|--|
| AGTEEn   | Input        | External event input enable for AGTW           |  |  |
| AGTIOn   | Input/output | External event input and pulse output for AGTW |  |  |
| AGTOn    | Output       | Pulse output for AGTW                          |  |  |
| AGTOAn   | Output       | Compare match A output for AGTW                |  |  |
| AGTOBn   | Output       | Compare match B output for AGTW                |  |  |

Note: Channel number: n = 0, 1

# 21.2 Register Descriptions

# 21.2.1 AGT : AGT Counter Register

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 31:0 | n/a    | 32-bit counter and reload register Setting range : 0x00000000 to 0xFFFFFFF | R/W |

AGTWn.AGT is a 32-bit register. The write value is written to the reload register and the read value is read from the counter

The states of the reload register and the counter change according to the TSTART bit in the AGTCR register and TCMEA/TCMEB bit in the AGTCMSR register. For details, see section 21.3.1. Reload Register and Counter Rewrite Operation.


When 1 is written to the TSTOP bit in the AGTCR register, AGT counter is forcibly stopped and set to 0xFFFFFFFF.

When the TCK[2:0] bits setting in the AGTMR1 register are a value other than 001b (PCLKB/8) or 011b (PCLKB/2), if the AGT register is set to 0x000000000, a request signal to the ICU, the DTC, and the ELC is generated once immediately after the count starts. The and AGTOn, AGTIOn pin output are toggled.

When the AGT register is set to 0x00000000 in event counter mode, regardless of the value of TCK[2:0] bits, a request signal to the ICU, the DTC, and the ELC is generated once immediately after the count starts.

In addition, the AGTOn pin output is toggled even during a period other than the specified count period. When the AGT register is set to 0x00000001 or more, a request signal is generated each time AGT underflows.

### 21.2.2 AGTCMA: AGT Compare Match A Register




| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 31:0 |        | 32-bit compare match A data is stored.*1 Setting range: 0x00000000 to 0xFFFFFFF | R/W |

Note 1. Set the AGTCMA register to 0xFFFFFFF when compare match A is not used.

The AGTCMA register is a read/write register to set a value for compare match with the AGT counter. The states of the reload register and compare register A change according to the TSTART bit in the AGTCR register. For details, see section 21.3.2. Reload Register and AGT Compare Match A/B Register Rewrite Operation.

## 21.2.3 AGTCMB: AGT Compare Match B Register



| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 31:0 |        | 32-bit compare match B data is stored.*1 Setting range : 0x00000000 to 0xFFFFFFF | R/W |

Note 1. Set the AGTCMB register to 0xFFFFFFF when compare match B is not used.

The AGTCMB register is a read/write register to set a value for compare match with the AGT counter. The states of the reload register and compare register B change according to the TSTART bit in the AGTCR register. For details, see section 21.3.2. Reload Register and AGT Compare Match A/B Register Rewrite Operation.

## 21.2.4 AGTCR: AGT Control Register

Base address: AGTWn =  $0x4008_4000 + 0x0100 \times n (n = 0, 1)$ 

Offset address: 0x0C

| Bit position:      | 7         | 6         | 5         | 4         | 3 | 2         | 1         | 0          |
|--------------------|-----------|-----------|-----------|-----------|---|-----------|-----------|------------|
| Bit field:         | TCMB<br>F | TCMA<br>F | TUND<br>F | TEDG<br>F | _ | TSTO<br>P | TCST<br>F | TSTA<br>RT |
| Value after reset: | 0         | 0         | 0         | 0         | 0 | 0         | 0         | 0          |

| Bit | Symbol | Function   | R/W     |
|-----|--------|--|---------|
| 0   | TSTART | AGT Count Start*2  0: Count stops 1: Count starts                                | R/W     |
| 1   | TCSTF  | AGT Count Status Flag*2  0: Count stopped  1: Count in progress                  | R       |
| 2   | TSTOP  | AGT Count Forced Stop*1  0: Writing is invalid  1: The count is forcibly stopped | W       |
| 3   | _      | This bit is read as 0. The write value should be 0.                              | R/W     |
| 4   | TEDGF  | Active Edge Judgment Flag  0: No active edge received  1: Active edge received   | R/(W)*3 |
| 5   | TUNDF  | Underflow Flag  0: No underflow  1: Underflow                                    | R/(W)*3 |
| 6   | TCMAF  | Compare Match A Flag  0: No match  1: Match                                      | R/(W)*3 |
| 7   | TCMBF  | Compare Match B Flag  0: No match  1: Match                                      | R/(W)*3 |

Note 1. When 1 (count is forcibly stopped) is written to the TSTOP bit, the TSTART bit and TCSTF flag are initialized at the same time. The pulse output level is also initialized. The read value is 0.

### **TSTART bit (AGT Count Start)**

The count operation is started by writing 1 to the TSTART bit and stopped by writing 0. When the TSTART bit is set to 1 (count starts), the TCSTF flag is set to 1 (count in progress) in synchronization with the count source. Also, after 0 is written to the TSTART bit, the TCSTF flag is set to 0 (count stops) in synchronization with the count source. For details, see section 21.4.1. Count Operation Start and Stop Control.

## **TCSTF flag (AGT Count Status Flag)**

The TCSTF flag indicates the AGT count status.

[Setting condition]

• When 1 is written to the TSTART bit (the TCSTF flag is set to 1 in synchronization with the count source).

[Clearing conditions]

- When 0 is written to the TSTART bit (the TCSTF flag is set to 0 in synchronization with the count source)
- When 1 is written to the TSTOP bit.

## **TSTOP bit (AGT Count Forced Stop)**

When 1 is written to the TSTOP bit, the count is forcibly stopped. The read value is 0.



Note 2. For information on using the TSTART bit and TCSTF flag, see section 21.4.1. Count Operation Start and Stop Control.

Note 3. Only 0 can be written to clear the flag.

# **TEDGF flag (Active Edge Judgment Flag)**

The TEDGF flag indicates that an active edge was detected.

[Setting condition]

- When the measurement of the active width of the external input pin (AGTIOn) is complete in pulse width measurement mode
- When the set edge of the external input pin (AGTIOn) is input in pulse period measurement mode.

[Clearing condition]

• When 0 is written to this flag by software.

## **TUNDF flag (Underflow Flag)**

The TUNDF flag indicates that the counter underflowed.

[Setting condition]

• When the counter underflows.

[Clearing condition]

• When 0 is written to this flag by software.

## **TCMAF flag (Compare Match A Flag)**

The TCMAF flag indicates that compare match A was detected.

[Setting condition]

• When the value in the AGT register matches the value in the AGTCMA register.

[Clearing condition]

• When 0 is written to this flag by software.

## **TCMBF flag (Compare Match B Flag)**

The TCMBF flag indicates that compare match B was detected.

[Setting condition]

• When the value in the AGT register matches the value in the AGTCMB register.

[Clearing condition]

• When 0 is written to this flag by software.

## 21.2.5 AGTMR1 : AGT Mode Register 1

Base address: AGTWn =  $0x4008_4000 + 0x0100 \times n (n = 0, 1)$ Offset address: 0x0D Bit position: 7 3 0 TEDG Bit field: TCK[2:0] TMOD[2:0] Value after reset: 0 0 0 0 0

| Bit | Symbol    | Function                             | R/W |
|-----|-----------|--------------------------------------|-----|
| 2:0 | TMOD[2:0] | Operating Mode <sup>*3</sup>         | R/W |
|     |           | 0 0 0: Timer mode                    |     |
|     |           | 0 0 1: Pulse output mode             |     |
|     |           | 0 1 0: Event counter mode            |     |
|     |           | 0 1 1: Pulse width measurement mode  |     |
|     |           | 1 0 0: Pulse period measurement mode |     |
|     |           | Others: Setting prohibited           |     |

| Bit | Symbol   | Function  | R/W |
|-----|----------|---|-----|
| 3   | TEDGPL   | Edge Polarity*4   | R/W |
|     |          | 0: Single-edge<br>1: Both-edge  |     |
| 6:4 | TCK[2:0] | Count Source*1 *2 *5 *7   | R/W |
|     |          | 0 0 0: PCLKB 0 0 1: PCLKB/8 0 1 1: PCLKB/2 1 0 0: Divided clock AGTLCLK specified by CKS[2:0] bits in the AGTMR2 register 1 0 1: Underflow event signal from AGTW0*6 1 1 0: Setting prohibited Others: Setting prohibited |     |
| 7   | _        | This bit is read as 0. The write value should be 0.   | R/W |

- Note: Write access to the AGTMR1 register initializes the output from the AGTOn, AGTIOn, AGTOAn, and AGTOBn pins. For details on the output level at initialization, see section 21.2.7. AGTIOC: AGT I/O Control Register.
- Note 1. When event counter mode is selected, the external input pin (AGTIOn) is selected as the count source regardless of the setting of TCK[2:0] bits.
- Note 2. Do not switch count sources during count operation. Only switch count sources when both the TSTART bit and TCSTF flag in the AGTCR register are set to 0 (count stops).
- Note 3. The operating mode can only be changed when the count is stopped while both the TSTART bit and TCSTF flag in the AGTCR register are set to 0 (count is stopped). Do not change the operating mode during count operation.
- Note 4. The TEDGPL bit is enabled only in event counter mode.
- Note 5. To run AGT in Software Standby mode, Snooze mode, select AGTLCLK (TCK[2:0] = 100b).
- Note 6. AGTW0 cannot use AGTW0 underflow (setting prohibited). AGTW1 uses the AGTW0 underflow.
- Note 7. Do not change the TCK[2:0] bits when the CKS[2:0] bits in the AGTMR2 register is not 000b. First, change the CKS[2:0] bits in the AGTMR2 register to 000b. Then change the TCK[2:0] bits and wait for one cycle of the count source.

## 21.2.6 AGTMR2: AGT Mode Register 2

Base address:  $AGTWn = 0x4008_4000 + 0x0100 \times n (n = 0, 1)$ 

Offset address: 0x0E



| Bit | Symbol   | Function  | R/W |
|-----|----------|---|-----|
| 2:0 | CKS[2:0] | AGTLCLK Count Source Clock Frequency Division Ratio*1 *2 *3 | R/W |
|     |          | 0 0 0: 1/1  |     |
|     |          | 0 0 1: 1/2  |     |
|     |          | 0 1 0: 1/4  |     |
|     |          | 0 1 1: 1/8  |     |
|     |          | 1 0 0: 1/16   |     |
|     |          | 1 0 1: 1/32   |     |
|     |          | 1 1 0: 1/64   |     |
|     |          | 1 1 1: 1/128  |     |
| 6:3 | _        | These bits are read as 0. The write value should be 0.      | R/W |
| 7   | LPM      | Low Power Mode  | R/W |
|     |          | 0: Normal mode  |     |
|     |          | 1: Low power mode   |     |

- Note 1. Do not rewrite the CKS[2:0] bits during count operation. Only rewrite the CKS[2:0] bits when both the TSTART bit and TCSTF flag in the AGTCR register are set to 0 (count stops).
- Note 2. When count source is AGTLCLK, the switch of CKS[2:0] bits is valid.
- Note 3. Do not switch the TCK[2:0] bits in the AGTMR1 register when CKS[2:0] bits are not 000b. Switch the TCK[2:0] bits in the AGTMR1 register after CKS[2:0] bits are set to 000b, and wait for 1 cycle of the count source.

#### CKS[2:0] bit (AGTLCLK Count Source Clock Frequency Division Ratio)

CKS[2:0] bits select the Count Source Clock Frequency Division Ratio for AGTLCLK.



#### LPM bit (Low Power Mode)

The LPM bit sets the low power operation, which impacts access to certain AGT registers. Set this bit to 1 to operate in low power.

When this bit is 1, access to the following registers is prohibited:

• AGT/AGTCMA/AGTCMB/AGTCR.

After this bit is switched from 1 to 0, the first access to the register is constrained as follows:

- When reading from the AGT register, read AGT register twice. Only the second reading of data is valid.
- When writing to the AGT, AGTCMA, AGTCMB, and AGTCR register, allow at least 2 cycles of the count source clock when writing to the register.
- When confirm the value written to the AGT, AGTCMA, AGTCMB, and AGTCR registers.
  - When the count operation is stopped; after writing data, it can be read in the next cycle.
  - When the count operation is operating; after writing data, it can be read 4 cycles after the count source clock.

Figure 21.2 shows the flow of how to write LPM bit




Figure 21.2 LPM how to write flow chart

## 21.2.7 AGTIOC: AGT I/O Control Register

Base address: AGTWn = 0x4008\_4000 + 0x0100 × n (n = 0, 1)

Offset address: 0x10

Bit position: 7 6 5 4 3 2 1 0

Bit field: TIOGT[1:0] TIPF[1:0] — TOE — TEDG SEL

Value after reset: 0 0 0 0 0 0 0 0

| Bit | Symbol  | Function   | R/W |
|-----|---------|--|-----|
| 0   | TEDGSEL | O Polarity Switch function varies depending on the operating mode (see Table 21.3 and Table 21.4). |     |
| 1   | _       | This bit is read as 0. The write value should be 0.  | R/W |
| 2   | TOE     | AGTOn pin Output Enable  0: AGTOn pin output disabled 1: AGTOn pin output enabled                  | R/W |

| Bit | Symbol     | Function   | R/W |
|-----|------------|--|-----|
| 3   | _          | This bit is read as 0. The write value should be 0.  | R/W |
| 5:4 | TIPF[1:0]  | Input Filter*3 These bits specifies the sampling frequency of the filter for the AGTIOn input. If the input to the AGTIOn pin is sampled and the value matches three successive times, that value is taken as the input value. | R/W |
|     |            | 0 0: No filter 0 1: Filter sampled at PCLKB 1 0: Filter sampled at PCLKB/8 1 1: Filter sampled at PCLKB/32   |     |
| 7:6 | TIOGT[1:0] | Count Control*1 *2  0 0: Event is always counted 0 1: Event is counted during polarity period specified for AGTEEn pin Others: Setting prohibited  | R/W |

- Note 1. When AGTEEn pin is used, the polarity to count an event can be selected with the EEPS bit in the AGTISR register.
- Note 2. TIOGT[1:0] bits are enabled only in event counter mode.
- Note 3. When event counter mode operation is performed during Software Standby mode, the digital filter function cannot be used.

## **TEDGSEL bit (I/O Polarity Switch)**

The TEDGSEL bit switches the AGTOn pin output polarity and the AGTIOn pin input/output edge and polarity.

In pulse output mode, it only controls polarity of the AGTOn pin output and AGTIOn pin output. AGTOn pin output and AGTIOn pin output are initialized when the AGTMR1 register is written or the TSTOP bit in the AGTCR register is written with 1.

#### **TOE bit (AGTOn pin Output Enable)**

The TOE bit selects whether the AGTOn pin output is disabled or enabled.

### TIPF[1:0] bits (Input Filter)

The TIPF[1:0] bits specify the sampling frequency of the AGTIOn pin input filter. When the input to the AGTIOn pin is sampled and the values match three times in succession, the value is regarded as the input value.

## **TIOGT[1:0] bits (Count Control)**

The TIOGT[1:0] bits control the event count.

Table 21.3 AGTIOn pin I/O edge and polarity switching

| Operating mode                | Function   |
|-------------------------------|--|
| Timer mode                    | Not used   |
| Pulse output mode             | 0: Output is started at high (initialization level: high) i.e. inverted output 1: Output is started at low (initialization level: low). i.e. normal output |
| Event counter mode            | 0: Count on rising edge 1: Count on falling edge.  |
| Pulse width measurement mode  | O: Low-level width is measured     High-level width is measured.   |
| Pulse period measurement mode | Measure from one rising edge to the next rising edge     Heasure from one falling edge to the next falling edge.   |

Table 21.4 AGTOn pin output polarity switching

| Operating mode | Function  |
|----------------|---|
|                | 0: Output is started at low (initial level: low): Normal output 1: Output is started at high (initial level: high): Inverted output |

# 21.2.8 AGTISR: AGT Event Pin Select Register

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 1:0 | _      | These bits are read as 0. The write value should be 0.   |     |
| 2   | EEPS   | AGTEEn Polarity Selection  0: An event is counted during the low-level period  1: An event is counted during the high-level period | R/W |
| 7:3 | _      | These bits are read as 0. The write value should be 0.   | R/W |

## **EEPS bit (AGTEEn Polarity Selection)**

Value after reset:

The EEPS bit selects the polarity of events to be counted.

# 21.2.9 AGTCMSR : AGT Compare Match Function Select Register

0

Base address: AGTWn =  $0x4008\_4000 + 0x0100 \times n (n = 0, 1)$ Offset address: 0x12 Bit position: 2 0 6 5 4 3 TCME ТОРО TCME TOPO Bit field: TOEB TOEA LB В LA Α

0

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | TCMEA  | AGT Compare Match A Register Enable*1 *2   | R/W |
|     |        | <ul><li>0: AGT Compare match A register disabled</li><li>1: AGT Compare match A register enabled</li></ul>   |     |
| 1   | TOEA   | AGTOAn Pin Output Enable*1 *2  | R/W |
|     |        | AGTOAn pin output disabled     AGTOAn pin output enabled   |     |
| 2   | TOPOLA | AGTOAn Pin Polarity Select*1 *2  | R/W |
|     |        | <ul><li>0: AGTOAn pin output is started on low. i.e. normal output</li><li>1: AGTOAn pin output is started on high. i.e. inverted output</li></ul> |     |
| 3   | _      | This bit is read as 0. The write value should be 0.  | R/W |
| 4   | TCMEB  | AGT Compare Match B Register Enable*1 *2   | R/W |
|     |        | Compare match B register disabled     Compare match B register enabled   |     |
| 5   | TOEB   | AGTOBn Pin Output Enable*1 *2  | R/W |
|     |        | AGTOBn pin output disabled     AGTOBn pin output enabled   |     |
| 6   | TOPOLB | AGTOBn Pin Polarity Select*1 *2  | R/W |
|     |        | <ul><li>0: AGTOBn pin output is started on low. i.e. normal output</li><li>1: AGTOBn pin output is started on high. i.e. inverted output</li></ul> |     |
| 7   | _      | This bit is read as 0. The write value should be 0.  | R/W |

0

0

Note 2. Do not set 1 when in pulse width measurement mode or pulse period measurement mode.



Note 1. Do not rewrite the AGTCMSR register during a count operation. Only rewrite the AGTCMSR register when both the TSTART bit and TCSTF flag in the AGTCR register are set to 0 (count stops).

## 21.2.10 AGTIOSEL: AGT Pin Select Register

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 3:0 | _      | These bits are read as 0. The write value should be 0.   | R/W |
| 4   | TIES   | AGTIOn Pin Input Enable  0: External event input is disabled during Software Standby mode  1: External event input is enabled during Software Standby mode | R/W |
| 7:5 | _      | These bits are read as 0. The write value should be 0.   | R/W |

The AGTIOSEL register sets the AGTIOn pin when using the AGTIOn pin in Software Standby mode.

### **TIES bit (AGTIOn Pin Input Enable)**

The TIES bit enables or disables an external event input.

# 21.3 Operation

## 21.3.1 Reload Register and Counter Rewrite Operation

Regardless of the operating mode, the timing of the rewrite operation to the reload register and the counter differs depending on the value of the TSTART bit in the AGTCR register and of the TCMEA or TCMEB bit in the AGTCMSR register. When the TSTART bit is 0 (count stops), the count value is directly written to the reload register and the counter. When the TSTART bit is 1 (count starts) and the TCMEA bit and TCMEB bit are 0 (AGT compare match A/B register are invalid), the value is written to the reload register in synchronization with the count source, and then to the counter in synchronization with the next count source. When the TSTART bit is 1 (count starts) and the TCMEA bit or the TCMEB bit is 1 (AGT compare match A register or compare match B register is valid), the value is written to the reload register in synchronization with the count source, and then to the counter in synchronization with the underflow of the counter.

Figure 21.3 and Figure 21.4 show the timing of rewrite operation with TSTART bit value and TCMEA/TCMEB bit value.




Figure 21.3 Timing of rewrite operation with TSTART, TCMEA, and TCMEB bit value when AGT compare match A register and AGT compare match B register is invalid




Figure 21.4 Timing of rewrite operation with TSTART bit value and TCMEA or TCMEB bit value when AGT compare match A register or AGT compare match B register is valid

## 21.3.2 Reload Register and AGT Compare Match A/B Register Rewrite Operation

Regardless of the operating mode, the timing of the rewrite operation to the reload register and AGT compare register A/B depends on the value of the TSTART bit in the AGTCR register. When the TSTART bit is 0 (count stops), the count value is directly written to the reload register and AGT compare register A/B. When the TSTART bit is 1 (count starts), the value is written to the reload register in synchronization with the count source, and then to the compare register in synchronization with the underflow of the counter.

Figure 21.5 shows the timing of rewrite operation with TSTART bit value for compare register A. AGT Compare register B is of the same timing as AGT compare register A.




Figure 21.5 Timing of rewrite operation with the TSTART bit value for AGT compare register A

## 21.3.3 Timer Mode

In this mode, the AGT counter is decremented by the count source selected with the TCK[2:0] bits in the AGTMR1 register. In timer mode, the count value is decremented by 1 on each rising edge of the count source. When the count value reaches 0x00000000 and the next count source is input, an underflow occurs and an interrupt request is generated.

Figure 21.6 shows the operation example in timer mode.




Figure 21.6 Operation example in timer mode

# 21.3.4 Pulse Output Mode

In pulse output mode, the counter is decremented by the count source selected with the TCK[2:0] bits in the AGTMR1 register, and the output level of the AGTIOn and AGTOn pins inverted each time an underflow occurs.

In pulse output mode, the count value is decremented by 1 on each rising edge of the count source. When the count value reaches 0x00000000 and the next count source is input, an underflow occurs and an interrupt request is generated. In addition, a pulse can be output from the AGTIOn and AGTOn pins. The output level is inverted each time an underflow occurs. The pulse output from the AGTOn pin can be stopped with the TOE bit in the AGTIOC register. The output level can be selected with the TEDGSEL bit in the AGTIOC register.

Figure 21.7 shows the operation example in pulse output mode.




Figure 21.7 Operation example in pulse output mode

## 21.3.5 Event Counter Mode

In event counter mode, the counter is decremented by an external event signal (count source) input to the AGTIOn pin. Various periods for counting events can be set with the TIOGT[1:0] bits in the AGTIOC register and AGTISR registers. In addition, the filter function for the AGTIOn pin input can be specified with bits TIPF[1:0] in the AGTIOC register. The output from the AGTOn pin can be toggled even in event counter mode.

Figure 21.8 shows the operation example in event counter mode.




Figure 21.8 Operation example 1 in event counter mode

Figure 21.9 shows an operation example for counting during the specified period in event counter mode (TIOGT[1:0] bits in the AGTIOC register are set to 01b).




Figure 21.9 Operation example 2 in event counter mode

#### 21.3.6 Pulse Width Measurement Mode

In pulse width measurement mode, the pulse width of an external signal input to the AGTIOn pin is measured. When the level specified by the TEDGSEL bit in the AGTIOC register is input to the AGTIOn pin, the counter is decremented by the count source selected with the TCK[2:0] bits in the AGTMR1 register. When the specified level on the AGTIOn pin ends,

the counter is stopped, the TEDGF flag in the AGTCR register is set to 1 (active edge received), and an interrupt request is generated. The measurement of pulse width data is performed by reading the count value while the counter is stopped. Also, when the counter underflows during measurement, the TUNDF flag in the AGTCR register is set to 1 and an interrupt request is generated.

Figure 21.10 shows the operation example in pulse width measurement mode.




Figure 21.10 Operation example in pulse width measurement mode

#### 21.3.7 Pulse Period Measurement Mode

In pulse period measurement mode, the pulse period of an external signal input to the AGTIOn pin is measured. The counter is decremented by the count source selected with TCK[2:0] bits in the AGTMR1 register. When a pulse with the period specified by the TEDGSEL bit in the AGTIOC register is input to the AGTIOn pin, the count value is transferred to the read-out buffer on the rising edge of the count source. The value in the reload register is loaded to the counter at the next rising edge. Simultaneously, the TEDGF flag in the AGTCR register is set to 1 (active edge received) and an interrupt request is generated. The read-out buffer (AGT register) is read at this time and the difference from the reload value (see section 21.4.6. How to Calculate Event Number, Pulse Width, and Pulse Period) is the period data of the input pulse. The period data is retained until the read-out buffer is read. When the counter underflows, the TUNDF flag in the AGTCR register is set to 1 (underflow) and an interrupt request is generated.

Figure 21.11 shows the operation example in pulse period measurement mode.

Only input pulses with a period longer than twice the period of the count source are measured. Also, the low-level and high-level widths must both be longer than the period of the count source. If a pulse period shorter than these conditions is input, the input might be ignored.




Figure 21.11 Operation example in pulse period measurement mode

#### 21.3.8 Compare Match function

The compare match function detects matches (compare match) between the content of the AGTCMA or AGTCMB register and the content of the AGT register. This function is enabled when the TCMEA or TCMEB bit in the AGTCMSR register is 1 (compare match A register or compare match B register is valid). The counter is decremented by the count source selected with the TCK[2:0] bits in the AGTMR1 register, and when the values of AGT and AGTCMA or AGTCMB match, the TCMAF/TCMBF flag in the AGTCR register is set to 1 (match), and an interrupt request is generated.

When the compare match function is enabled, the timing of the rewrite operation to the reload register and the counter differs. See section 21.3.1. Reload Register and Counter Rewrite Operation for details. In addition, the output level of the AGTOAn, AGTOBn pins is inverted by the match and by the underflow. The output level can be selected with the TOPOLA or TOPOLB bit in the AGTCMSR register.

Figure 21.12 shows the operation example in compare match function.




Figure 21.12 Operation example in compare match function (TOPOLA = 0, TOPOLB = 0)

## 21.3.9 Output Settings for Each Mode

Table 21.5 to Table 21.8 list the states of pins AGTOn, AGTIOn, AGTOAn, and AGTOBn pins in each mode.

## Table 21.5 AGTOn pin setting

|                |         | AGTIOC register |                  |  |
|----------------|---------|-----------------|------------------|--|
| Operating mode | TOE bit | TEDGSEL bit     | AGTOn pin output |  |
| All modes      | 1       | 1               | Inverted output  |  |
|                |         | 0               | Normal output    |  |
|                | 0       | 0 or 1          | Output disabled  |  |

## Table 21.6 AGTIOn pin setting

|                               | AGTIOC register |                  |
|-------------------------------|-----------------|------------------|
| Operating mode                | TEDGSEL bit     | AGTIOn pin I/O   |
| Timer mode                    | 0 or 1          | Input (not used) |
| Pulse output mode             | 1               | Normal output    |
|                               | 0               | Inverted output  |
| Event counter mode            | 0 or 1          | Input            |
| Pulse width measurement mode  |                 |                  |
| Pulse period measurement mode |                 |                  |

## Table 21.7 AGTOAn pin setting

|                               | AGTCMSR register |            |                            |  |
|-------------------------------|------------------|------------|----------------------------|--|
| Operating mode                | TOEA bit         | TOPOLA bit | AGTOAn pin output          |  |
| Timer mode                    | 1                | 1          | Inverted output            |  |
|                               |                  | 0          | Normal output              |  |
|                               | 0                | 0 or 1     | Output disabled (not used) |  |
| Pulse output mode             | 1                | 1          | Inverted output            |  |
|                               |                  | 0          | Normal output              |  |
|                               | 0                | 0 or 1     | Output disabled (not used) |  |
| Event counter mode            | 1                | 1          | Inverted output            |  |
|                               |                  | 0          | Normal output              |  |
|                               | 0                | 0 or 1     | Output disabled (not used) |  |
| Pulse width measurement mode  | 0                | 0          | Prohibited                 |  |
| Pulse period measurement mode |                  |            |                            |  |

## Table 21.8 AGTOBn pin setting (1 of 2)

|                    |          | AGTCMSR register |                            |
|--------------------|----------|------------------|----------------------------|
| Operating mode     | TOEB bit | TOPOLB bit       | AGTOBn pin output          |
| Timer mode         | 1        | 1                | Inverted output            |
|                    |          | 0                | Normal output              |
|                    | 0        | 0 or 1           | Output disabled (not used) |
| Pulse output mode  | 1        | 1                | Inverted output            |
|                    |          | 0                | Normal output              |
|                    | 0        | 0 or 1           | Output disabled (not used) |
| Event counter mode | 1        | 1                | Inverted output            |
|                    |          | 0                | Normal output              |
|                    | 0        | 0 or 1           | Output disabled (not used) |

Table 21.8 AGTOBn pin setting (2 of 2)

|                               | AGTCMSR register |            |                   |
|-------------------------------|------------------|------------|-------------------|
| Operating mode                | TOEB bit         | TOPOLB bit | AGTOBn pin output |
| Pulse width measurement mode  | 0                | 0          | Prohibited        |
| Pulse period measurement mode |                  |            |                   |

## 21.3.10 Standby Mode

The AGT can operate in Software Standby mode. Set it to Software Standby mode with count operation start (TSTART = 1, TCSTF = 1).

Table 21.9 and Table 21.10 show the setting that can be used in Software Standby mode.

Table 21.9 Usable settings in Software Standby mode (AGTW0)

| Operating mode                | AGTMR1.TCK[2:0] | Operating clock  | Resurgence factor of CPU |
|-------------------------------|-----------------|------------------|--------------------------|
| Timer mode                    | 100b            | AGTLCLK          | _                        |
| Pulse output mode             | 100b            | AGTLCLK          | _                        |
| Event counter mode            | _               | AGTIOn (n = 0)*1 | _                        |
| Pulse width measurement mode  | 100b            | AGTLCLK          | _                        |
| Pulse period measurement mode | 100b            | AGTLCLK          | _                        |

Note: —: invalid

Note 1. When using the AGTIOn pin for external event input in Software Standby mode, set AGTIOSEL.TIES = 1.

Table 21.10 Usable settings in Software Standby mode (AGTW1)

| Operating mode                | AGTMR1.TCK[2:0] | Operating clock            | Resurgence factor of CPU        |
|-------------------------------|-----------------|----------------------------|---------------------------------|
| Timer mode                    | 100b or 101b*1  | AGTLCLK or AGTW0 underflow | Underflow     Compare match A/B |
| Pulse output mode             | 100b or 101b*1  | AGTLCLK or AGTW0 underflow | Underflow     Compare match A/B |
| Event counter mode            | _               | AGTIOn (n = 1)*2           | Underflow     Compare match A/B |
| Pulse width measurement mode  | 100b or 101b*1  | AGTLCLK or AGTW0 underflow | Underflow     Active edge       |
| Pulse period measurement mode | 100b or 101b*1  | AGTLCLK or AGTW0 underflow | Underflow     Active edge       |

Note: —: invalid

Note: Release of Software Standby mode is only AGT1.

Note 1. Only when AGTW0 operates in Table 21.9

Note 2. When using the AGTIOn pin for external event input in Software Standby mode, set AGTIOSEL.TIES = 1.

## 21.3.11 Interrupt Sources

The AGTWn has three interrupt sources as listed in Table 21.11.

Table 21.11 AGTW interrupt sources

| Name         | Interrupt source  | DTC activation |
|--------------|---|----------------|
| AGTn_AGTI    | <ul> <li>When the counter underflows</li> <li>When measurement of the active width of the external input pin (AGTIOn) is complete in pulse width measurement mode</li> <li>When the set edge of the external input pin (AGTIOn) is input in pulse period measurement mode.</li> </ul> | Possible       |
| AGTn_AGTCMAI | When the values of AGT register and AGTCMA register match   | Possible       |
| AGTn_AGTCMBI | When the values of AGT register and AGTCMB register match   | Possible       |

Note: Channel number (n = 0, 1)



#### 21.3.12 Event Signal Output to ELC

The AGTWn (n = 0, 1) uses the Event Link Controller (ELC) to perform a link operation to a specified module using the interrupt request signal as the event signal. The AGTWn (n = 0, 1) outputs compare match A, compare match B, and underflow/measurement complete signals as event signals. For details, see section 16, Event Link Controller (ELC).

#### 21.4 Usage Notes

## 21.4.1 Count Operation Start and Stop Control

- When the operating mode (see Table 21.1) is set to other than the event counter mode, or the count source is set to other than AGTWn underflow event signal (TCK[2:0] = 101b):
  - After 1 (count starts) is written to the TSTART bit in the AGTCR register while the count is stopped, the TCSTF flag in the AGTCR register remains 0 (count stops) for 3 cycles of the count source. Do not access the registers associated with AGTW\*1 other than the TCSTF flag until this flag is set to 1 (count in progress).
  - After 0 (count stops) is written to the TSTART bit during a count operation, the TCSTF flag remains 1 for 3 cycles of the count source. When the TCSTF flag is set to 0, the count is stopped. Do not access the registers associated with AGTW\*1 other than the TCSTF flag until this flag is set to 0.
  - Clear the interrupt register before changing the TSTART bit from 0 to 1. See section 12, Interrupt Controller Unit (ICU) for details.
- When the operating mode (see Table 21.1) is set to event counter mode, or the count source is set to AGTW1 underflow event signal (TCK[2:0] = 101b):
  - After 1 (count starts) is written to the TSTART bit in the AGTCR register while the count is stopped, the TCSTF flag in the AGTCR register remains 0 (count stops) for 2 PCLKB cycles. Do not access the registers associated with AGTW<sup>\*1</sup> other than the TCSTF flag until this flag is set to 1 (count in progress).
  - After 0 (count stops) is written to the TSTART bit during a count operation, the TCSTF flag remains 1 for 2
     PCLKB cycles. When the TCSTF flag is set to 0, the count is stopped. Do not access the registers associated with AGTW<sup>\*1</sup> other than the TCSTF flag until this flag is set to 0.
  - Clear the interrupt register before changing the TSTART bit from 0 to 1. See section 12, Interrupt Controller Unit (ICU) for details.

Note 1. Registers associated with AGT: AGT, AGTCMA, AGTCMB, AGTCR, AGTMR1, AGTMR2, AGTIOC, AGTISR and AGTCMSR.

#### 21.4.2 Access to Counter Register

When the TSTART bit and TCSTF flag in the AGTCR register are both 1 (count starts), allow at least 3 cycles of the count source clock between writes when writing to the AGT register successively.

## 21.4.3 When Changing Mode

The registers associated with AGT operating mode (AGTMR1, AGTMR2, AGTIOC, AGTISR, and AGTCMSR) can be changed only when the count is stopped with both the TSTART bit and TCSTF flag set to 0 (count stops). Do not change these registers during count operation.

When the registers associated with AGT operating mode are changed, the values of TEDGF, TUNDF, TCMAF, and TCMBF flags are undefined. Before starting the count, write 0 to the following flags:

- TEDGF (no active edge received)
- TUNDF (no underflow)
- TCMAF (no match)
- TCMBF (no match).



#### 21.4.4 Output pin setting

When using the AGTOn, AGTIOn, AGTOAn, or AGTOBn as an output pin, set up the Operation and determine the initial output values. Then set an output mode in the port register.

When using the AGTIOn as an input pin in pulse width measurement mode or pulse period measurement mode, set up the Operation and start count operation. Then start to enter external events from the AGTIOn pin. Invalidate the first measurement and validate the second and later completed measurements.

## 21.4.5 Digital Filter

When using the digital filter, do not start the timer operation for 5 cycles of the digital filter clock after setting TIPF[1:0] bits and when the TEDGSEL bit in the AGTIOC register changes.

#### 21.4.6 How to Calculate Event Number, Pulse Width, and Pulse Period

- In event counter mode, event number is expressed mathematically as follows: Event number = initial value of counter [AGT register] - counter value of active event end
- In pulse width measurement mode, pulse width is expressed mathematically as follows: Pulse width = counter value of stopping measurement - counter value of next stopping measurement
- In pulse period measurement mode, input pulse period is expressed mathematically as follows: Period of input pulse = (initial value of counter [AGT register] - reading value of the read-out buffer) + 1.

#### 21.4.7 When Count is Forcibly Stopped by TSTOP Bit

After the counter is forcibly stopped by the TSTOP bit in the AGTCR register, do not access the following I/O registers for 1 cycle of the count source:

- AGT
- AGTCMA
- AGTCMB
- AGTCR
- AGTMR1
- AGTMR2.

#### 21.4.8 When Selecting AGTW0 Underflow as the Count Source

Operate according to the following procedures described in this section when selecting the underflow event signal as the count source.

#### (1) Procedure for starting operation

- 1. Set AGTW.
- 2. Start the count operation of AGTW1.
- 3. Start the count operation of AGTW0.

#### (2) Procedure for stopping operation

- 1. Stop the count operation of AGTW0.
- 2. Stop the count operation of AGTW1.
- 3. Stop the count source clock of AGTW1 (write 000b in the AGTMR1.TCK[2:0] bits).

### 21.4.9 Module-stop function

AGTW operation can be disabled or enabled using Module Stop Control Register D (MSTPCRD). The AGTW module is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes



# 22. Watchdog Timer (WDT)

## 22.1 Overview

The Watchdog Timer (WDT) is a 14-bit down counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, the WDT can be used to generate a non-maskable interrupt or an underflow interrupt or watchdog timer reset.

Table 22.1 lists the WDT specifications and Figure 22.1 shows a block diagram.

Table 22.1 WDT specifications

| Parameter                                | Specifications   |
|--|--|
| Count source*1                           | Peripheral clock (PCLKB)   |
| Clock division ratio                     | Division by 4, 64, 128, 512, 2048, or 8192   |
| Counter operation                        | Counting down using a 14-bit down-counter  |
| Condition for starting the counter       | <ul> <li>Auto start mode: Counting automatically starts after a reset or after an underflow or refresh error occurs</li> <li>Register start mode: Counting is started with a refresh by writing to the WDTRR register</li> </ul> |
| Conditions for stopping the counter      | <ul> <li>Reset (the down-counter and other registers return to their initial values)</li> <li>A counter underflows or a refresh error is generated</li> </ul>  |
| Window function                          | Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)   |
| Watchdog timer reset sources             | <ul> <li>Down-counter underflows</li> <li>Refreshing outside the refresh-permitted period (refresh error)</li> </ul>   |
| Non-maskable interrupt/interrupt sources | <ul> <li>Down-counter underflows</li> <li>Refreshing outside the refresh-permitted period (refresh error)</li> </ul>   |
| Reading of the counter value             | The down-counter value can be read by the WDTSR register   |
| Event link function (output)             | Down-counter underflow event output     Refresh error event output   |
| Output signal (internal signal)          | Reset output     Interrupt request output     Sleep-mode count stop control output   |

Note 1. Satisfy the frequency of the peripheral module clock (PCLKB) ≥ 4 × (the frequency of the count clock source after division).





Figure 22.1 WDT block diagram

## 22.2 Register Descriptions

## 22.2.1 WDTRR: WDT Refresh Register



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 7:0 | n/a    | The down-counter is refreshed by writing 0x00 and then writing 0xFF to this register. | R/W |

The WDTRR register refreshes the down-counter of the WDT.

The down-counter of the WDT is refreshed by writing 0x00 and then writing 0xFF to WDTRR register (refresh operation) within the refresh-permitted period.


After the down-counter is refreshed, it starts counting down from the value selected by setting the WDT Timeout Period Select bits (OFS0.WDTTOPS[1:0]) in the Option Function Select Register 0 in auto start mode. In register start mode, counting down starts from the value selected by setting the Timeout Period Select bits (WDTCR.TOPS[1:0]) in the WDT Control Register.

When 0x00 is written, the read value is 0x00. When a value other than 0x00 is written, the read value is 0xFF. For details of the refresh operation, see section 22.3.3. Refresh Operation.

## 22.2.2 WDTCR: WDT Control Register

Base address: WDT = 0x4004\_4200

Offset address: 0x02



| Bit   | Symbol    | Function   | R/W |
|-------|-----------|--|-----|
| 1:0   | TOPS[1:0] | Timeout Period Select  0 0: 1024 cycles (0x03FF)  0 1: 4096 cycles (0x0FFF)  1 0: 8192 cycles (0x1FFF)   | R/W |
| 3:2   |           | 1 1: 16384 cycles (0x3FFF)  These bits are read as 0. The write value should be 0.   | R/W |
| 7:4   | CKS[3:0]  | Clock Division Ratio Select  0x1: PCLKB/4  0x4: PCLKB/64  0xF: PCLKB/128  0x6: PCLKB/512  0x7: PCLKB/2048  0x8: PCLKB/8192  Others: Setting prohibited | R/W |
| 9:8   | RPES[1:0] | Window End Position Select  0 0: 75%  0 1: 50%  1 0: 25%  1 1: 0% (do not specify window end position).  | R/W |
| 11:10 | _         | These bits are read as 0. The write value should be 0.   | R/W |
| 13:12 | RPSS[1:0] | Window Start Position Select  0 0: 25%  0 1: 50%  1 0: 75%  1 1: 100% (do not specify window start position).  | R/W |
| 15:14 | _         | These bits are read as 0. The write value should be 0.   | R/W |

The WDTCR register is used to set the clock division ratio, and window start and end positions for refresh, and the timeout period until the down-counter underflows in register start mode.

Some constraints apply to writes to the WDTCR register. For details, see section 22.3.2. Controlling Writes to the WDTCR, WDTRCR, and WDTCSTPR Registers.

In auto start mode, the settings in the WDTCR register are disabled, and the settings in the Option Function Select Register 0 (OFS0) are enabled. The settings for the WDTCR register can also be made in the OFS0 register. For details, see section 22.3.8. Association between Option Function Select Register 0 (OFS0) and WDT Registers.

#### TOPS[1:0] bits (Timeout Period Select)

The TOPS[1:0] bits select the timeout period, the period until the down-counter underflows, from 1024, 4096, 8192, and 16384 cycles, taking the divided clock specified in the CKS[3:0] bits as 1 cycle. After the down-counter is refreshed, the combination of the CKS[3:0] and TOPS[1:0] bits determines the number of PCLKB cycles until the counter underflows.

Table 22.2 lists the relationship between the CKS[3:0] and TOPS[1:0] bit settings, the timeout period, and the number of PCLKB cycles.

Table 22.2 Timeout period settings

| CKS[3:0] bits | TOPS[1:0] bits | Clock division ratio | Timeout period (number of cycles)  | PCLKB clock cycles |
|---------------|----------------|----------------------|--|--------------------|
| 0x1           | 00b            | PCLKB/4              | 1024   | 4096               |
|               | 01b            |                      | 4096   | 16384              |
|               | 10b            |                      | 8192   | 32768              |
|               | 11b            |                      | 16384  | 65536              |
| 0x4           | 00b            | PCLKB/64             | 1024   | 65536              |
|               | 01b            |                      | 4096   | 262144             |
|               | 10b            |                      | 8192   | 524288             |
|               | 11b            |                      | 16384  | 1048576            |
| 0xF           | 00b            | PCLKB/128            | 1024   | 131072             |
|               | 01b            |                      | 4096   | 524288             |
|               | 10b            |                      | 8192   | 1048576            |
|               | 11b            | 1                    | 16384  | 2097152            |
| 0x6           | 00b            | PCLKB/512            | 1024   | 524288             |
|               | 01b            | _                    | 4096   | 2097152            |
|               | 10b            |                      | 8192   | 4194304            |
|               | 11b            |                      | 16384  | 8388608            |
| 0x7           | 00b            | PCLKB/2048           | 1024   | 2097152            |
|               | 01b            |                      | 4096   | 8388608            |
|               | 10b            |                      | 8192   | 16777216           |
|               | 11b            |                      | 16384  | 33554432           |
| 0x8           | 00b            | PCLKB/8192           | 1024   | 8388608            |
|               | 01b            | 1                    | 4096   | 33554432           |
|               | 10b            | 1                    | 8192   | 67108864           |
|               | 11b            | 1                    | 4096 8192 16384 1024 4096 8192 16384 1024 4096 8192 16384 1024 4096 8192 16384 1024 4096 8192 16384 4096 | 134217728          |

## CKS[3:0] bits (Clock Division Ratio Select)

The CKS[3:0] bits specify the division ratio of the clock used for the down-counter. The division ratio can be selected from the PCLKB divided by 4, 64, 128, 512, 2048, and 8192. Combined with the TOPS[1:0] bit setting, this allows the WDT to be configured to a count period between 4096 and 134217728 PCLKB clock cycles.

#### RPES[1:0] bits (Window End Position Select)

The RPES[1:0] bits specify the window end position that indicates the refresh-permitted period. 75%, 50%, 25%, or 0% of the timeout period can be selected for the window end position. Set the window end position to a value less than the value for the window start position (window start position > window end position). If the window start position is set to a value less than or equal to the window end position, the window start position setting is enabled and the window end position is set to 0%.

#### RPSS[1:0] bits (Window Start Position Select)

The RPSS[1:0] bits specify the window start position that indicates the refresh-permitted period. 100%, 75%, 50%, or 25% of the timeout period can be selected for the window start position. Set the window start position to a value greater than the value for the window end position. If the window start position is set to a value less than or equal to the window end position, the window start position setting is enabled and the window end position is set to 0%.

Table 22.3 lists the counter values for the window start and end positions, and Figure 22.2 shows the refresh-permitted period set in the RPSS[1:0], RPES[1:0], and TOPS[1:0] bits.

Table 22.3 Relationship between the timeout period and window start and end counter values

|           | Timeout period |               | Window start and end counter value |        |        |        |  |  |  |  |
|-----------|----------------|---------------|------------------------------------|--------|--------|--------|--|--|--|--|
| TOPS[1:0] | Cycles         | Counter value | 100%                               | 75%    | 50%    | 25%    |  |  |  |  |
| 00b       | 1024           | 0x03FF        | 0x03FF                             | 0x02FF | 0x01FF | 0x00FF |  |  |  |  |
| 01b       | 4096           | 0x0FFF        | 0x0FFF                             | 0x0BFF | 0x07FF | 0x03FF |  |  |  |  |
| 10b       | 8192           | 0x1FFF        | 0x1FFF                             | 0x17FF | 0x0FFF | 0x07FF |  |  |  |  |
| 11b       | 16384 0x3FFF   |               | 0x3FFF                             | 0x2FFF | 0x1FFF | 0x0FFF |  |  |  |  |




Figure 22.2 RPSS[1:0] and RPES[1:0] bits setting and refresh-permitted period

## 22.2.3 WDTSR: WDT Status Register

Base address: WDT = 0x4004\_4200

Offset address: 0x04

| Bit position:      | 15        | 14        | 13 | 12 | 11 | 10 | 9 | 8 | 7     | 6       | 5 | 4 | 3 | 2 | 1 | 0 |  |
|--------------------|-----------|-----------|----|----|----|----|---|---|-------|---------|---|---|---|---|---|---|--|
| Bit field:         | REFE<br>F | UNDF<br>F |    |    |    |    |   |   | CNTVA | L[13:0] |   |   |   |   | • |   |  |
| Value after reset: | 0         | 0         | 0  | 0  | 0  | 0  | 0 | 0 | 0     | 0       | 0 | 0 | 0 | 0 | 0 | 0 |  |

| Bit  | Symbol       | Function   | R/W   |
|------|--------------|--|-------|
| 13:0 | CNTVAL[13:0] | Down-Counter Value Value counted by the down-counter | R     |
| 14   | UNDFF        | Underflow Flag                                       | R/W*1 |
|      |              | No underflow occurred     Underflow occurred         |       |

| Bit | Symbol | Function                     | R/W   |
|-----|--------|------------------------------|-------|
| 15  | REFEF  | Refresh Error Flag           | R/W*1 |
|     |        | 0: No refresh error occurred |       |
|     |        | 1: Refresh error occurred    |       |

Note 1. Only 0 can be written to clear the flag.

The WDTSR register indicates the counter value of the down-counter and the status of whether an underflow or refresh error occurred in the down-counter.

#### CNTVAL[13:0] bits (Down-Counter Value)

Read the CNTVAL[13:0] bits to confirm the value of the down-counter. The read value might differ from the actual count by 1.

#### **UNDFF flag (Underflow Flag)**

Read the UNDFF flag to confirm whether an underflow occurred in the counter. A value of 1 indicates that the down counter underflowed. Write 0 to the flag to set the value to 0. Writing 1 has no effect.

Clearing of the UNDFF flag takes (N+1) PCLKB cycles. In addition, clearing of the flag is ignored for (N+1) PCLKB cycles after an underflow. N is specified in the WDTCR.CKS[3:0] bits as follows:

- When WDTCR.CKS[3:0] = 0x1, N = 4
- When WDTCR.CKS[3:0] = 0x4, N = 64
- When WDTCR.CKS[3:0] = 0xF, N = 128
- When WDTCR.CKS[3:0] = 0x6, N = 512
- When WDTCR.CKS[3:0] = 0x7, N = 2048
- When WDTCR.CKS[3:0] = 0x8, N = 8192

#### REFEF flag (Refresh Error Flag)

Read the REFEF flag to confirm whether a refresh error occurred, indicating that a refresh operation was performed during a prohibited period. A value of 1 indicates that a refresh error occurred. Write 0 to the flag to set the value to 0. Writing 1 has no effect.


Clearing of the REFEF flag takes (N+1) PCLKB cycles. In addition, clearing of the flag is ignored for (N+1) PCLKB cycles after a refresh error. N is specified in the WDTCR.CKS[3:0] bits as follows:

- When WDTCR.CKS[3:0] = 0x1, N = 4
- When WDTCR.CKS[3:0] = 0x4, N = 64
- When WDTCR.CKS[3:0] = 0xF, N = 128
- When WDTCR.CKS[3:0] = 0x6, N = 512
- When WDTCR.CKS[3:0] = 0x7, N = 2048
- When WDTCR.CKS[3:0] = 0x8, N = 8192

## 22.2.4 WDTRCR: WDT Reset Control Register

Base address: WDT = 0x4004\_4200

Offset address: 0x06



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 6:0 | _      | These bits are read as 0. The write value should be 0. | R/W |


| Bit | Symbol  | Function               | R/W |
|-----|---------|------------------------|-----|
| 7   | RSTIRQS | WDT Behavior Selection | R/W |
|     |         | 0: Interrupt           |     |
|     |         | 1: Reset               |     |

The WDTRCR register controls reset output by a WDT down-counter underflow or interrupt request output.

Some constraints apply to writes to the WDTRCR register. For details, see section 22.3.2. Controlling Writes to the WDTCR, WDTRCR, and WDTCSTPR Registers.

In auto start mode, the WDTRCR register settings are disabled, and the settings in the Option Function Select register 0 (OFS0) are enabled. The settings for the WDTRCR register can also be made for the OFS0 register. For details, see section 22.3.8. Association between Option Function Select Register 0 (OFS0) and WDT Registers.

## 22.2.5 WDTCSTPR: WDT Count Stop Control Register



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 6:0 | _      | These bits are read as 0. The write value should be 0.                                    | R/W |
| 7   | SLCSTP | Sleep-Mode Count Stop Control Register  | R/W |
|     |        | <ul><li>0: Disable count stop</li><li>1: Stop count on transition to Sleep mode</li></ul> |     |

The WDTCSTPR register controls whether to stop the WDT counter in Sleep mode. Some constraints apply to writes to the WDTCSTPR register. For details, see section 22.3.2. Controlling Writes to the WDTCR, WDTRCR, and WDTCSTPR Registers.

In auto start mode, the WDTCSTPR register settings are disabled, and the settings in the Option Function Select register 0 (OFS0) are enabled. The settings for the WDTCSTPR register can also be made for the OFS0 register. For details, see section 22.3.8. Association between Option Function Select Register 0 (OFS0) and WDT Registers.

#### SLCSTP bit (Sleep-Mode Count Stop Control Register)

The SLCSTP bit selects whether to stop counting on transition to Sleep mode.

## 22.2.6 Option Function Select Register 0 (OFS0)

For information on the OFS0 register, see section 22.3.8. Association between Option Function Select Register 0 (OFS0) and WDT Registers.

#### 22.3 Operation

## 22.3.1 Count Operation in each Start Mode

The WDT has two start modes:

- Auto start mode, in which counting automatically starts after a release from the reset state
- Register start mode, in which counting starts with a refresh by writing to the register.

In auto start mode, counting automatically starts after a release from the reset state according to the settings in the Option Function Select register 0 (OFS0) in the flash.

In register start mode, counting starts with a refresh by writing to the WDTRR register after the respective registers are set after a release from the reset state.



Select auto start mode or register start mode by setting the WDT Start Mode Select bit (OFS0.WDTSTRT) in the OFS0 register.

When the auto start mode is selected, the settings in the WDT Control Register (WDTCR), WDT Reset Control Register (WDTRCR), and WDT Count Stop Control Register (WDTCSTPR) are disabled while the settings in the OFS0 register are enabled.

When the register start mode is selected, the setting for the OFS0 register is disabled while the settings for the WDT Control Register (WDTCR), WDT Reset Control Register (WDTRCR), and WDT Count Stop Control Register (WDTCSTPR) are enabled.

#### 22.3.1.1 Register start mode

When the WDT Start Mode Select bit (OFS0.WDTSTRT) is 1, register start mode is selected, the OFS0 register setting is invalid, and the WDT control register (WDTCR), WDT Reset Control Register (WDTRCR), and WDT Count Stop Control Register (WDTCSTPR) are enabled.

After the reset state is released, set the following:

- Clock division ratio in the WDTCR register
- Window start and end positions in the WDTCR register
- Timeout period in the WDTCR register
- Reset output or interrupt request output in the WDTRCR register
- Counter stop control during transitions to Sleep mode in the WDTCSTPR register

The WDT refresh register (WDTRR) refreshes the down counter. As a result, the downcount starts at the value set by the timeout period selection bit (WDTCR.TOPS[1:0]).

Thereafter, as long as the counter is refreshed in the refresh-permitted period, the value in the counter is reset each time the counter is refreshed and counting down continues. The WDT does not output the reset signal or non-maskable interrupt request/interrupt request as long as counting continues. However, if the down-counter underflows because the down-counter cannot be refreshed due to a program runaway, or if a refresh error occurs because the counter was refreshed outside the refresh-permitted period, the WDT outputs the reset signal or a non-maskable interrupt request/interrupt request (WDT\_NMIUNDF). Reset output or interrupt request output can be selected in the WDT Reset Interrupt Request Select bit (WDTRCR.RSTIRQS). The interrupt enabled for operating the NMI can be selected in the WDT Underflow/Refresh Error Interrupt Enable bit (NMIER.WDTEN).

Figure 22.3 shows an example of operation under the following conditions:

- Register start mode (OFS0.WDTSTRT = 1)
- WDT reset interrupt request selection (WDTRCR.RSTIRQS = 1)
- The window start position is 75% (WDTCR.RPSS[1:0] = 10b)
- The window end position is 25% (WDTCR.RPES[1:0] = 10b)




Figure 22.3 Operation example in register start mode

#### 22.3.1.2 Auto start mode

When the WDT Start Mode Select bit (OFS0.WDTSTRT) in the Option Function Select Register 0 (OFS0) is 0, auto start mode is selected, the WDT Control Register (WDTCR), WDT Reset Control Register (WDTCRR), and WDT Count Stop Control Register (WDTCSTPR) are disabled, and the settings in the OFS0 register are enabled.

Within the reset state, the setting values for the following in the Option Function Select Register 0 (OFS0) are set in the WDT registers:

- Clock division ratio
- Window start and end positions
- Timeout period
- · Reset output or interrupt request
- Counter stop control during transition to Sleep mode

When the reset state is released, the down-counter automatically starts counting down from the value set in the WDT Timeout Period Select bits (OFS0.WDTTOPS[1:0]).

Thereafter, as long as the counter is refreshed in the refresh-permitted period, the value in the counter is reset each time the counter is refreshed and counting down continues. The WDT does not output the reset signal or non-maskable interrupt

request/interrupt request (WDT\_NMIUNDF) as long as the counting continues. However, if the down-counter underflows because refreshing of the down-counter is not possible due to a runaway program or if a refresh error occurs due to refreshing outside the refresh-permitted period, the WDT outputs the reset signal or non-maskable interrupt request/interrupt request (WDT\_NMIUNDF).

After the reset signal or non-maskable interrupt request/interrupt request is generated, the counter reloads the timeout period after counting for 1 cycle. The value of the timeout period is set in the down-counter and counting restarts.

Reset output or interrupt request output can be selected by setting the WDT Reset Interrupt Request Select bit (OFS0.WDTRSTIRQS). Non-maskable interrupt request or interrupt request can be selected in the WDT Underflow/Refresh Error Interrupt Enable bit (NMIER.WDTEN).

Figure 22.4 shows an example of operation (non-maskable interrupt) under the following conditions:

- Auto start mode (OFS0.WDTSTRT = 0)
- WDT behavior selection: interrupt (OFS0.WDTRSTIRQS = 0)
- Non-maskable Interrupt: IWDT Underflow/Refresh Error Interrupt Enabled (NMIER.WDTEN = 1)
- The window start position is 75% (OFS0.WDTRPSS[1:0] = 10b)
- The window end position is 25% (OFS0.WDTRPES[1:0] = 10b)




Figure 22.4 Operation example in auto start mode

## 22.3.2 Controlling Writes to the WDTCR, WDTRCR, and WDTCSTPR Registers

Writing to the WDT Control Register (WDTCR), WDT Reset Control Register (WDTRCR), or WDT Count Stop Control Register (WDTCSTPR) is possible once each between the release from the reset state and the first refresh operation.

After a refresh (counting starts) or a write to WDTCR, WDTRCR or WDTCSTPR register, the protection signal in the WDT becomes 1 to protect WDTCR, WDTRCR and WDTCSTPR register against subsequent write attempts. This protection is released by the reset source of the WDT. With other reset sources, the protection is not released.

Figure 22.5 shows control waveforms produced in response to writing to the WDTCR.




Figure 22.5 Control waveforms produced in response to writes to the WDTCR register

#### 22.3.3 Refresh Operation

To refresh the down counter and start the counting operation, write to the WDT Refresh Register (WDTRR) in the order of values from 0x00 to 0xFF. If a value other than 0xFF is written after 0x00, the down-counter is not refreshed. If an invalid value is written, refreshing is performed normally by writing to the WDTRR register in the order of values from 0x00 to 0xFF.

Correct refreshing is also performed when a register other than WDTRR is accessed or WDTRR is read between writing 0x00 and writing 0xFF to WDTRR. Writes to refresh the counter must be made within the refresh-permitted period, and this is determined by the 0xFF write. For this reason, correct refreshing is performed even when 0x00 is written outside the refresh-permitted period.

[Example write sequences that are valid for refreshing the counter]

- $0x00 \rightarrow 0xFF$
- $0x00 ((n-1)th time) \rightarrow 0x00 (nth time) \rightarrow 0xFF$
- $0x00 \rightarrow$  access to another register or read from WDTRR  $\rightarrow 0xFF$

[Example write sequences that are invalid for refreshing the counter]

- 0x23 (a value other than 0x00)  $\rightarrow 0xFF$
- $0x00 \rightarrow 0x54$  (a value other than 0xFF)
- $0x00 \rightarrow 0xAA (0x00 \text{ and a value other than } 0xFF) \rightarrow 0xFF$

After 0xFF is written to the WDT Refresh Register (WDTRR), refreshing the down-counter requires up to 4 cycles of the signal for counting. To meet this requirement, complete writing 0xFF to WDTRR 4 count cycles before the down-counter underflows.




Figure 22.6 shows the WDT refresh-operation waveforms when the clock division ratio is PCLKB/64.

Figure 22.6 WDT refresh operation waveforms when WDTCR.CKS[3:0] = 0x4 and WDTCR.TOPS[1:0] = 01b

Note: When setting the refresh time, consider the oscillation accuracy of the clock sources of the PCLKB and WDTCLK. Set values which ensure that refreshing is possible even when the frequency varies in the range of error of the oscillation accuracy.

## 22.3.4 Status Flags

The refresh error (WDTSR.REFEF) and underflow (WDTSR.UNDFF) flags retain the source of the interrupt request from the WDT. After a release from the interrupt request generation, read the WDTSR.REFEF and WDTSR.UNDFF flags to check for the interrupt source. For each flag, writing 0 clears the bit. Writing 1 has no effect. Leaving the status flags unchanged does not affect operation. If the flags are not cleared at the next interrupt request from the WDT, the earlier interrupt source is cleared and the new interrupt source is written. For the time period between when 0 is written in each flag and when its value is reflected, see section 22.2.3. WDTSR: WDT Status Register.

#### 22.3.5 Reset Output

When the Reset Interrupt Select bit (WDTRCR.RSTIRQS) is set to 1 in register start mode, or when the WDT Reset Interrupt Request Select bit (OFS0.WDTRSTIRQS) in the Option Function Select Register 0 (OFS0) is set to 1 in auto start mode, a reset signal is output for 1 cycle count when an underflow in the down-counter or a refresh error occurs.

In register start mode, the down-counter is initialized (all bits set to 0) and stopped in that state after output of a reset signal. After the reset state is released and the program is restarted, the counter is set up again and counting down starts again with a refresh. In auto start mode, counting down starts automatically after the reset state is released.

#### 22.3.6 Interrupt Sources

When the Reset Interrupt Select bit (WDTRCR.RSTIRQS) is set to 0 in register start mode or when the WDT Reset Interrupt Request Select bit (OFS0.WDTRSTIRQS) in the Option Function Select Register 0 (OFS0) is set to 0 in auto start mode, an interrupt (WDT\_NMIUNDF) signal is generated when an underflow in the counter or a refresh error occurs. This interrupt can be used as a non-maskable interrupt or an interrupt. For details, see section 12, Interrupt Controller Unit (ICU).

Table 22.4 WDT interrupt source

| Name        | Interrupt source   | Interrupt to CPU | Start DTC    |
|-------------|--|------------------|--------------|
| WDT_NMIUNDF | <ul><li>Down-counter underflow</li><li>Refresh error</li></ul> | Possible         | Not possible |

## 22.3.7 Reading the Down-Counter Value

The WDT stores the counter value in the down-counter value bits (WDTSR.CNTVAL[13:0]) of the WDT Status Register. Check these bits to obtain the counter value. The read value of the down-counter might differ from the actual count by one.

Figure 22.7 shows the processing for reading the WDT down-counter value when the clock division ratio is PCLKB/64.




Figure 22.7 Processing for reading WDT down-counter value when WDTCR.CKS[3:0] = 0x4 and WDTCR.TOPS[1:0] = 01b

# 22.3.8 Association between Option Function Select Register 0 (OFS0) and WDT Registers

Table 22.5 lists the association between the Option Function Select Register 0 (OFS0) used in auto start mode, and the registers used in register start mode. Do not change the OFS0 register setting during WDT operation. For details on the Option Function Select Register 0 (OFS0), see section 6.2.1. OFS0: Option Function Select Register 0.

Table 22.5 Association between Option Function Select Register 0 (OFS0) and the WDT registers

| Control target                           | Function                         | OFS0 register<br>(enabled in auto start mode)<br>OFS0.WDTSTRT = 0 | WDT registers<br>(enabled in register start<br>mode)<br>OFS0.WDTSTRT = 1 |
|--|----------------------------------|---|--|
| Down-counter                             | Timeout period selection         | OFS0.WDTTOPS[1:0]   | WDTCR.TOPS[1:0]  |
|  | Clock division ratio selection   | OFS0.WDTCKS[3:0]  | WDTCR.CKS[3:0]   |
|  | Window start position selection  | OFS0.WDTRPSS[1:0]   | WDTCR.RPSS[1:0]  |
|  | Window end position selection    | OFS0.WDTRPES[1:0]   | WDTCR.RPES[1:0]  |
| Reset output or interrupt request output | Select a reset interrupt request | OFS0.WDTRSTIRQS   | WDTRCR.RSTIRQS   |
| Count stop                               | Sleep mode count stop control    | OFS0.WDTSTPCTL  | WDTCSTPR.SLCSTP  |

## 22.4 Output to the Event Link Controller (ELC)

The WDT is capable of a link operation for the previously specified module when interrupt request signal is used as an event signal by the ELC. The event signal is output by the counter underflow and refresh error. An event signal is output regardless of the settings of the WDTRCR.RSTIRQS bit in register start mode or the OFS0.WDTRSTIRQS bit in auto start mode. An event signal can also be output when the next interrupt source is generated while the Refresh Error flag (WDTSR.REFEF) or Underflow flag (WDTSR.UNDFF) is 1. For details, see section 16, Event Link Controller (ELC).

#### 22.5 Usage Notes

## 22.5.1 ICU Event Link Setting Register n (IELSRn) Setting

Setting 0x06 to ICU Event Link Setting Register n (ICU.IELSRn) is prohibited when WDT reset interrupt request selection resets (OFS0.WDTRSTIRQS = 1 or WDTRCR.RSTIRQS = 1) or when enabling event link operation (ELSRn.ELS[7:0] = 0x18).

## 23. Independent Watchdog Timer (IWDT)

#### 23.1 Overview

The Independent Watchdog Timer (IWDT) consists of a 14-bit down counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt or an underflow interrupt. Because the timer operates with an independent, dedicated clock source, it is particularly useful in returning the MCU to a known state as a fail-safe mechanism when the system runs out of control. The IWDT can be triggered automatically by a reset, underflow, refresh error, or a refresh of the count value in the registers.

The IWDT functions differ from those of the WDT in the following respects:

- The divided IWDT-dedicated clock (IWDTCLK) is used as the count source (not affected by PCLKB)
- IWDT does not support register start mode

Table 23.1 lists the IWDT specifications and Figure 23.1 shows a block diagram.

Table 23.1 IWDT specifications

| Parameter                                | Description   |
|--|---|
| Count source*1                           | IWDT-dedicated clock (IWDTCLK)  |
| Clock division ratio                     | Division by 1, 16, 32, 64, 128, or 256  |
| Counter operation                        | Counting down using a 14-bit down-counter   |
| Condition for starting the counter       | Counting automatically starts after a reset   |
| Conditions for stopping the counter      | <ul> <li>Reset (the down-counter and other registers return to their initial values)</li> <li>A counter underflows or a refresh error is generated (counting restarts automatically).</li> </ul>  |
| Window function                          | Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)  |
| Reset output sources                     | <ul> <li>Down-counter underflows</li> <li>Refreshing outside the refresh-permitted period (refresh error).</li> </ul>   |
| Non-maskable interrupt/interrupt sources | <ul> <li>Down-counter underflows</li> <li>Refreshing outside the refresh-permitted period (refresh error).</li> </ul>   |
| Reading the counter value                | The down-counter value can be read by the IWDTSR register   |
| Event link function                      | <ul> <li>Down-counter underflow event output</li> <li>Refresh error event output.</li> </ul>  |
| Output signal (internal signal)          | Reset output Interrupt request output Sleep-mode count stop control output.   |
| Auto start mode                          | Configurable to the following triggers:  Clock frequency division ratio after a reset (OFS0.IWDTCKS[3:0] bits)  Timeout period of the Independent Watchdog Timer (OFS0.IWDTTOPS[1:0] bits)  Window start position in the Independent Watchdog Timer (OFS0.IWDTRPSS[1:0] bits)  Window end position in the Independent Watchdog Timer (OFS0.IWDTRPES[1:0] bits)  Reset output or interrupt request output (OFS0.IWDTRSTIRQS bit)  Down-count stop function at transition to Sleep, Snooze, or Software Standby mode (OFS0.IWDTSTPCTL bit). |

Note 1. Satisfy the frequency of the peripheral module clock (PCLKB)  $\geq$  4 × (the frequency of the count clock source after division).

The bus interface and registers operate with PCLKB, and the 14-bit counter and control circuits operate with IWDTCLK.





Figure 23.1 IWDT block diagram

## 23.2 Register Descriptions

## 23.2.1 IWDTRR: IWDT Refresh Register



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 7:0 | n/a    | The down-counter is refreshed by writing 0x00 and then writing 0xFF to this register | R/W |

The IWDTRR register refreshes the down-counter of the IWDT. The down-counter of the IWDT is refreshed by writing 0x00 and then writing 0xFF to IWDTRR (refresh operation) within the refresh-permitted period. After the down-counter is refreshed, it starts counting down from the value selected in the IWDT Timeout Period Select bits (OFS0.IWDTTOPS[1:0]) in the Option Function Select Register 0 (OFS0).

When 0x00 is written, the read value is 0x00. When a value other than 0x00 is written, the read value is 0xFF. For details of the refresh operation, see section 23.3.2. Refresh Operation.

## 23.2.2 IWDTSR: IWDT Status Register

Base address: IWDT = 0x4004\_4400

Offset address: 0x04

| Bit position:      | 15        | 14        | 13 | 12 | 11 | 10 | 9 | 8 | 7     | 6       | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|-----------|-----------|----|----|----|----|---|---|-------|---------|---|---|---|---|---|---|
| Bit field:         | REFE<br>F | UNDF<br>F |    |    |    |    |   |   | CNTVA | L[13:0] |   |   |   |   |   |   |
| Value after reset: | 0         | 0         | 0  | 0  | 0  | 0  | 0 | 0 | 0     | 0       | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit  | Symbol       | Function  | R/W   |
|------|--------------|---|-------|
| 13:0 | CNTVAL[13:0] | Down-counter Value Value counted by the down-counter                        | R     |
| 14   | UNDFF        | Underflow Flag  0: No underflow occurred  1: Underflow occurred             | R/W*1 |
| 15   | REFEF        | Refresh Error Flag  0: No refresh error occurred  1: Refresh error occurred | R/W*1 |

Note 1. Only 0 can be written to clear the flag.

The IWDTSR register indicates the counter value of the down-counter and whether an underflow or refresh error occurred in the down-counter.

#### CNTVAL[13:0] bits (Down-counter Value)

Read the CNTVAL[13:0] bits to confirm the value of the down-counter. The read value might differ from the actual count by 1.

#### **UNDFF flag (Underflow Flag)**

Read the UNDFF flag to confirm whether an underflow occurred in the down-counter. The value 1 indicates that the down-counter underflowed. Write 0 to the UNDFF flag to set the value to 0. Writing 1 has no effect.

Clearing of the UNDFF flag takes (N + 2) IWDTCLK cycles and 2 PCLKB cycles. In addition, clearing of this flag is ignored for (N + 2) IWDTCLK cycles after an underflow. N is specified in the IWDTCKS[3:0] bits as follows:

- When OFS0.IWDTCKS[3:0] = 0x0, N = 1
- When OFS0.IWDTCKS[3:0] = 0x2, N = 16
- When OFS0.IWDTCKS[3:0] = 0x3, N = 32
- When OFS0.IWDTCKS[3:0] = 0x4, N = 64
- When OFS0.IWDTCKS[3:0] = 0xF, N = 128
- When OFS0.IWDTCKS[3:0] = 0x5, N = 256.

#### REFEF flag (Refresh Error Flag)

Read the REFEF flag to confirm whether a refresh error occurred. This indicates that a refresh operation was performed during a prohibited period. The value 1 indicates that a refresh error occurred. Write 0 to the REFEF flag to set the value to 0. Writing 1 has no effect.

Clearing of the REFEF flag takes (N + 2) IWDTCLK cycles and 2 PCLKB cycles. In addition, clearing of this flag is ignored for (N + 2) IWDTCLK cycles following a refresh error. N is specified in the IWDTCKS[3:0] bits as follows:

- When OFS0.IWDTCKS[3:0] = 0x0, N = 1
- When OFS0.IWDTCKS[3:0] = 0x2, N = 16
- When OFS0.IWDTCKS[3:0] = 0x3, N = 32
- When OFS0.IWDTCKS[3:0] = 0x4, N = 64
- When OFS0.IWDTCKS[3:0] = 0xF, N = 128
- When OFS0.IWDTCKS[3:0] = 0x5, N = 256.



#### 23.2.3 OFS0: Option Function Select Register 0

For information on the Option Function Select Register 0 (OFS0), see section 6.2.1. OFS0: Option Function Select Register 0.

#### IWDTTOPS[1:0] bits (IWDT Timeout Period Select)

The IWDTTOPS[1:0] bits select the timeout period, that is, the period until the down-counter underflows, from 128, 512, 1024, or 2048 cycles, taking the divided clock specified in the IWDTCKS[3:0] bits as 1 cycle.

After the down-counter is refreshed, the combination of the IWDTCKS[3:0] and IWDTTOPS[1:0] bits determines the number of IWDTCLK cycles until the counter underflows.

Table 23.2 lists the relationship between the IWDTCKS[3:0] and IWDTTOPS[1:0] bit settings, the timeout period, and the number of IWDTCLK cycles.

Table 23.2 Timeout period settings

| IWDT | CKS[3:0 | )] bits |     | IWDTTOPS[1<br>:0] bits |    | Clock division ratio | Timeout period (number of cycles) | IWDTCLK cycles |
|------|---------|---------|-----|------------------------|----|----------------------|-----------------------------------|----------------|
| b7   | b6      | b5      | b4  | b3                     | b2 |                      |                                   |                |
| 0 0  | 0       | 0       | 0   | 0                      | 0  | IWDTCLK              | 128                               | 128            |
|      |         |         |     | 0                      | 1  |                      | 512                               | 512            |
|      |         |         |     | 1                      | 0  |                      | 1024                              | 1024           |
|      |         |         |     | 1                      | 1  |                      | 2048                              | 2048           |
| 0    | 0       | 1       | 0   | 0                      | 0  | IWDTCLK/16           | 128                               | 2048           |
|      |         |         |     | 0                      | 1  |                      | 512                               | 8192           |
|      |         |         |     | 1                      | 0  |                      | 1024                              | 16384          |
|      |         |         |     | 1                      | 1  |                      | 2048                              | 32768          |
| 0    | 0 0     | 1       | 1   | 0                      | 0  | IWDTCLK/32           | 128                               | 4096           |
|      |         |         |     | 0                      | 1  |                      | 512                               | 16384          |
|      |         |         |     | 1                      | 0  |                      | 1024                              | 32768          |
|      |         |         |     | 1                      | 1  |                      | 2048                              | 65536          |
| 0    | 1       | 0       | 0 0 | 0                      | 0  | IWDTCLK/64           | 128                               | 8192           |
|      |         |         |     | 0                      | 1  |                      | 512                               | 32768          |
|      |         |         |     | 1                      | 0  |                      | 1024                              | 65536          |
|      |         |         |     | 1                      | 1  |                      | 2048                              | 131072         |
| 1    | 1       | 1       | 1   | 0                      | 0  | IWDTCLK/128          | 128                               | 16384          |
|      |         |         |     | 0                      | 1  |                      | 512                               | 65536          |
|      |         |         |     | 1                      | 0  |                      | 1024                              | 131072         |
|      |         |         |     | 1                      | 1  |                      | 2048                              | 262144         |
| 0    | 1       | 0       | 1   | 0                      | 0  | IWDTCLK/256          | 128                               | 32768          |
|      |         |         |     | 0                      | 1  |                      | 512                               | 131072         |
|      |         |         |     | 1                      | 0  |                      | 1024                              | 262144         |
|      |         |         |     | 1                      | 1  |                      | 2048                              | 524288         |

#### IWDTCKS[3:0] bits (IWDT-Dedicated Clock Frequency Division Ratio Select)

The IWDTCKS[3:0] bits specify the division ratio of the clock used for the down-counter. The division ratio can be selected from the IWDT-dedicated clock (IWDTCLK) divided by 1, 16, 32, 64, 128, and 256. Combined with the IWDTTOPS[1:0] bit setting, the IWDT can be configured to a count period between 128 and 524,288 IWDTCLK cycles.



#### IWDTRPES[1:0] bits (IWDT Window End Position Select)

The IWDTRPES[1:0] bits specify the window end position that indicates the refresh-permitted period. 75%, 50%, 25%, or 0% of the timeout period can be selected for the window end position. Set the window end position to a value less than the window start position (window start position) window end position). If the window start position is set to a value less than or equal to the window end position, the window start position setting is enabled and the window end position is set to 0%.

#### IWDTRPSS[1:0] bits (IWDT Window Start Position Select)

The IWDTRPSS[1:0] bits specify the window start position that indicates the refresh-permitted period. 100%, 75%, 50%, or 25% of the timeout period can be selected for the window start position. Set the window start position to a value greater than the window end position. If the window start position is set to a value less than or equal to the window end position, the window start position setting is enabled and the window end position is set to 0%.

Table 23.3 lists the counter values for the window start and end positions, and Figure 23.2 shows the refresh-permitted period set in the IWDTRPSS[1:0], IWDTRPES[1:0], and IWDTTOPS[1:0] bits.

Table 23.3 Relationship between the timeout period and window start and end counter values

| IWDTTOPS[1:0] bits |    | Timeout period |               | Window start and end counter value |        |        |        |
|--------------------|----|----------------|---------------|------------------------------------|--------|--------|--------|
| b3                 | b2 | Cycles         | Counter value | 100%                               | 75%    | 50%    | 25%    |
| 0                  | 0  | 128            | 0x007F        | 0x007F                             | 0x005F | 0x003F | 0x001F |
| 0                  | 1  | 512            | 0x01FF        | 0x01FF                             | 0x017F | 0x00FF | 0x007F |
| 1                  | 0  | 1024           | 0x03FF        | 0x03FF                             | 0x02FF | 0x01FF | 0x00FF |
| 1                  | 1  | 2048           | 0x07FF        | 0x07FF                             | 0x05FF | 0x03FF | 0x01FF |




Figure 23.2 IWDTRPSS[1:0] and IWDTRPES[1:0] bit settings and refresh-permitted period

#### **IWDTRSTIRQS** bit (IWDT Reset Interrupt Request Select)

The IWDTRSTIRQS bit specifies the behavior when an underflow or a refresh error occurs. Setting 1 selects reset output. Setting 0 selects interrupt.

#### **IWDTSTPCTL** bit (IWDT Stop Control)

The IWDTSTPCTL bit selects whether to stop counting on transition to Sleep, Snooze, or Software Standby mode.

## 23.3 Operation

#### 23.3.1 Auto Start Mode

When the IWDT Start Mode Select bit (OFS0.IWDTSTRT) in the Option Function Select Register 0 is 0, auto start mode is selected, otherwise the IWDT is disabled.

Within the reset state, the setting values for the following in the Option Function Select Register 0 (OFS0) are set in the IWDT registers:

- Clock division ratio (OFS0.IWDTCKS[3:0])
- Window start and end positions (OFS0.IWDTRPSS[1:0], OFS0.IWDTRPES[1:0])
- Timeout period (OFS0.IWDTTOPS[1:0])
- Reset output or interrupt request (OFS0.IWDTRSTIRQS)

When the reset state is released, the counter automatically starts counting down from the value selected in the IWDT Timeout Period Select bits (OFS0.IWDTTOPS[1:0]).

After that, as long as the program continues normal operation and the counter is refreshed within the refresh-permitted period, the value in the counter is reset each time the counter is refreshed and down-counting continues. The IWDT does not output the reset signal as long as this procedure continues. However, if the counter underflows because the program crashed or because a refresh error occurred when an attempt is made to refresh outside the refresh-permitted period, the IWDT asserts the reset signal or non-maskable interrupt request/interrupt request (IWDT\_NMIUNDF).

After the reset signal or non-maskable interrupt request/interrupt request is generated, the counter reloads the timeout period after counting for 1 cycle, the value of the timeout period is set in the down-counter and counting starts. The reset output or interrupt request output can be selected with the IWDT Reset Interrupt Request Select bit (OFS0.IWDTRSTIRQS). The interrupt enabled for operating the NMI can be selected with the IWDT Underflow/Refresh Error Interrupt Enable bit (NMIER.IWDTEN).

Figure 23.3 shows an example of operation under the following conditions:

- Auto start mode (OFS0.IWDTSTRT = 0)
- IWDT behavior selection: interrupt (OFS0.IWDTRSTIRQS = 0)
- Non-maskable Interrupt: IWDT Underflow/Refresh Error Interrupt Enabled (NMIER.IWDTEN = 1)
- The window start position is 75% (OFS0.IWDTRPSS[1:0] = 10b)
- The window end position is 25% (OFS0.IWDTRPES[1:0] = 10b).




Figure 23.3 Operation example in auto start mode

### 23.3.2 Refresh Operation

To refresh the down counter and start the counting operation, write to the IWDT Refresh Register (IWDTRR) in the order of values from 0x00 to 0xFF. If a value other than 0xFF is written after 0x00, the down-counter is not refreshed. If an invalid value is written, refreshing is performed normally by writing to the IWDTRR register in the order of values from 0x00 to 0xFF.

When writes are made in the order of 0x00 (first time)  $\rightarrow 0x00$  (second time), and if 0xFF is written after that, the writing order  $0x00 \rightarrow 0xFF$  is satisfied. Writing 0x00 ((n - 1)th time)  $\rightarrow 0x00$  (nth time)  $\rightarrow 0xFF$  is valid, and the refresh is performed correctly. Even when the first value written before 0x00 is not 0x00, correct refreshing is performed as long as the operation contains the write sequence of  $0x00 \rightarrow 0xFF$ .

Correct refreshing is also performed regardless of whether a register other than IWDTRR is accessed or IWDTRR is read between writing 0x00 and writing 0xFF to IWDTRR. Writes to refresh the counter must be made within the refresh-permitted period. Whether writing is done within the refresh-permitted period is determined when 0xFF is written. For this reason, correct refreshing is performed even when 0x00 is written outside the refresh-permitted period.

[Example write sequences that are valid to refresh the counter]

- $0x00 \rightarrow 0xFF$
- $0x00 \text{ ((n 1)th time)} \rightarrow 0x00 \text{ (nth time)} \rightarrow 0xFF$
- $0x00 \rightarrow$  access to another register or read from IWDTRR  $\rightarrow 0xFF$ .

[Example write sequences that are not valid to refresh the counter]

• 0x23 (a value other than 0x00)  $\rightarrow 0xFF$ 

- $0x00 \rightarrow 0x54$  (a value other than 0xFF)
- $0x00 \rightarrow 0xAA (0x00 \text{ and a value other than } 0xFF) \rightarrow 0xFF.$

After 0xFF is written to the IWDTRR register, refreshing the counter requires up to 4 cycles of the signal for counting (the IWDT-Dedicated Clock Frequency Division Ratio Select bits (OFS0.IWDTCKS[3:0]) to determine how many cycles of the IWDT-dedicated clock (IWDTCLK) make up 1 cycle for counting. To meet this requirement, writing 0xFF to the IWDTRR must be completed 4 count cycles before the end of the refresh-permitted period or a down-counter underflow. The value of the counter can be checked with the counter bits (IWDTSR.CNTVAL[13:0]).

#### [Example refreshing timings]

- When the window start position is set to 0x01FF, even if 0x00 is written to IWDTRR before 0x01FF is reached at (0x0202, for example), refreshing occurs if 0xFF is written to IWDTRR after the value of the IWDTSR.CNTVAL[13:0] bits reaches 0x01FF
- When the window end position is set to 0x01FF, refreshing occurs if 0x0203 (4 count cycles before 0x01FF) or a greater value is read from the IWDTSR.CNTVAL[13:0] bits immediately after writing  $0x00 \rightarrow 0xFF$  to IWDTRR
- When the refresh-permitted period continues until count 0x0000, refreshing can be performed immediately before an underflow. In this case, if 0x0003 (4 count cycles before an underflow) or a greater value is read from the IWDTSR.CNTVAL[13:0] bits immediately after writing 0x00 → 0xFF to IWDTRR, no underflow occurs and refreshing is performed.

Figure 23.4 shows the IWDT refresh-operation waveforms when PCLKB > IWDTCLK and the clock division ratio is IWDTCLK.




Figure 23.4 IWDT refresh operation waveforms when OFS0.IWDTCKS[3:0] = 0000b, OFS0.IWDTTOPS[1:0] = 11b

## 23.3.3 Status Flags

The refresh error (IWDTSR.REFEF) and underflow (IWDTSR.UNDFF) flags retain the source of the interrupt request from the IWDT. Therefore, after a release from the interrupt request generation, read the IWDTSR.REFEF and UNDFF flags to check for the interrupt source. For each flag, writing 0 clears the bit and writing 1 has no effect.

Leaving the status flags unchanged does not affect operation. If the flags are not cleared at the time of the next interrupt request from the IWDT, the earlier interrupt source is cleared and the new interrupt source is written. For the time period between when 0 is written in each flag and when its value is reflected, see section 23.2.2. IWDTSR: IWDT Status Register.

## 23.3.4 Reset Output

When the IWDT Reset Interrupt Request Select bit (OFS0.IWDTRSTIRQS) in the Option Function Select Register 0 (OFS0) is set to 1, a reset signal is output when an underflow in the counter or a refresh error occurs. Counting down automatically starts after the reset output.

## 23.3.5 Interrupt Sources

When the IWDT Reset Interrupt Request Select bit (OFS0.IWDTRSTIRQS) in the Option Function Select Register 0 (OFS0) is set to 0, an interrupt (IWDT\_NMIUNDF) signal occurs when an underflow in the counter or a refresh error occurs. This interrupt can be used as a non-maskable interrupt or an interrupt. For details, see section 12, Interrupt Controller Unit (ICU).

Table 23.4 IWDT interrupt source

| Name Interrupt source |  | Interrupt to CPU | Start DTC    |
|-----------------------|--|------------------|--------------|
| IWDT_NMIUNDF          | Down-counter underflow     Refresh error | Possible         | Not possible |

## 23.3.6 Reading the Down-Counter Value

As the counter is a IWDT-dedicated clock (IWDTCLK), the counter value cannot be read directly. The IWDT synchronizes the counter value with the peripheral clock (PCLKB) and stores it in the down-counter value bits (IWDTSR.CNTVAL[13:0]) of the IWDT Status Register. Check these bits to obtain the counter value indirectly.

Reading the counter value requires multiple PCLKB clock cycles (up to 4 clock cycles), and the read counter value might differ from the actual counter value by a value of one count.

Figure 23.5 shows the processing for reading the IWDT counter value when PCLKB > IWDTCLK and the clock division ratio is IWDTCLK.




Figure 23.5 Processing for reading IWDT counter value when OFS0.IWDTCKS[3:0] = 0000b, OFS0.IWDTTOPS[1:0] = 11b

## 23.4 Output to the Event Link Controller (ELC)

The IWDT is capable of link operation for a specified module when the interrupt request signal is used as an event signal by the event link controller (ELC). The event signal is output by the counter underflow or refresh error.

An event signal is output regardless of the setting of the OFS0.IWDTRSTIRQS bit. An event signal can also be output at generation of the next interrupt source while the Refresh Error flag (IWDTSR.REFEF) or Underflow flag (IWDTSR.UNDFF) is 1. For details, see section 16, Event Link Controller (ELC).

## 23.5 Usage Notes

#### 23.5.1 Refresh Operations

While configuring the refresh time, consider variations in the range of errors given the accuracy of PCLKB and IWDTCLK. Set values that ensure refreshing is possible.

## 23.5.2 Clock Division Ratio Setting

Satisfy the frequency of the peripheral module clock (PCLKB)  $\geq$  4 × (the frequency of the count clock source after division).

## 23.5.3 Constraints on the ICU Event Link Setting Register n (IELSRn) Setting

Setting 0x03 to ICU Event Link Setting Register n (IELSRn.IELS[4:0]) is prohibited when enabling the IWDT reset assertion (OFS0.IWDTRSTIRQS = 0) or when enabling event link operation (ELSRn.ELS[7:0] = 0x17).

# 24. Serial Communications Interface (SCI)

#### 24.1 Overview

The Serial Communications Interface (SCI) × 1 channel has asynchronous and synchronous serial interface:

- Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA))
- 8-bit clock synchronous interface
- Simple IIC (master-only)
- Simple SPI
- Smart card interface

The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. The data transfer speed can be configured independently using an on-chip baud rate generator.

In this section, PCLK refers to PCLKB.

Table 24.1 lists the SCI specifications, Figure 24.1 shows a block diagram of SCI, and Table 24.3 lists the I/O pins.

Table 24.1 SCI specifications (1 of 2)

| Parameter                  |                            | Specifications  |
|----------------------------|----------------------------|---|
| Number of modules          |                            | 1 (SCIn (n = 9))  |
| Serial communication modes |                            | Asynchronous     Clock synchronous     Simple IIC     Simple SPI     Smart card interface   |
| Transfer speed             |                            | Bit rate specifiable with the on-chip baud rate generator   |
| Full-duplex communication  | S                          | Transmitter: Continuous transmission possible using double-buffering     Receiver: Continuous reception possible using double-buffering   |
| Data transfer              |                            | Selectable as LSB-first or MSB-first transfer   |
| Interrupt sources          |                            | Transmit end, transmit data empty, receive data full, receive error, receive data ready, address match.  Completion of generation of a start condition, restart condition, or stop condition. (for simple IIC mode) |
| Module-stop function       |                            | Module-stop state can be set  |
| Clock synchronous mode     | Data length                | 8 bits  |
|                            | Receive error detection    | Overrun error   |
|                            | Clock source               | Selectable to internal clock (master mode) or external clock (slave mode)   |
|                            | Hardware flow control      | Transmission and reception controllable with CTSn_RTSn pins   |
|                            | Transmission and reception | Selectable to 1-stage register  |
| Asynchronous mode          | Data length                | 7, 8, or 9 bits   |
|                            | Transmission stop bit      | 1 or 2 bits   |
|                            | Parity                     | Even parity, odd parity, or no parity   |
|                            | Receive error detection    | <ul><li>Parity error</li><li>Overrun error</li><li>Framing error</li></ul>  |
|                            | Hardware flow control      | Transmission and reception controllable with CTSn_RTSn pins   |
|                            | Transmission and reception | Selectable to 1-stage register  |
|                            | Address match              | Interrupt request/event output can be issued upon detecting a match between received data and the value in the compare match register   |

Table 24.1 SCI specifications (2 of 2)

| Parameter                    |   | Specifications  |
|------------------------------|---|---|
|                              | Start-bit detection                     | Selectable to low level or falling edge detection   |
|                              | Break detection                         | Breaks from framing errors detectable by read from SPTR register  |
|                              | Clock source                            | Selectable to internal or external clock  |
|                              | Double-speed mode                       | Baud rate generator double-speed mode is selectable   |
|                              | Multi-processor communications function | Serial communication enabled among multiple processors  |
|                              | Noise cancellation                      | Digital noise filters included on signal paths from the RXDn pin inputs   |
| Smart card interface mode    | Error processing                        | Error signal can be automatically transmitted upon detecting a parity error during reception  |
|                              |   | Data can be automatically retransmitted upon receiving an error signal during transmission  |
|                              | Data type                               | Both direct and inverse convention supported  |
| Simple IIC mode              | Transfer format                         | I <sup>2</sup> C bus format (MSB-first only)  |
|                              | Operating mode                          | Master (single-master operation only)   |
|                              | Transfer rate                           | Up to 400 kbps  |
|                              | Noise cancellation                      | The signal paths from input on the SCLn and SDAn pins incorporate digital noise filters and provide an adjustable interval for noise cancellation |
| Simple SPI mode              | Data length                             | 8 bits  |
|                              | Error detection                         | Overrun error   |
|                              | Clock source                            | Selectable to internal clock (master mode) or external clock (slave mode)   |
|                              | SSn input pin function                  | High impedance state can be invoked on the output pins by driving the SSn pin high.   |
|                              | Clock settings                          | Configurable among four clock phase and clock polarity settings   |
| Bit rate modulation function |   | Error reduction through correction of outputs from the on-chip baud rate generator  |
| Event link function          |   | Error event output for receive error or error signal detection (SCIn_ERI) (n = 9)   |
|                              |   | Receive data full event output (SCIn_RXI) (n = 9)   |
|                              |   | Transmit data empty event output (SCIn_TXI) (n = 9)   |
|                              |   | Address match event output (SCIn_AM) (n = 9)  |
|                              |   | Transmit end event output (SCIn_TEI) (n = 9)  |




Figure 24.1 SCI block diagram

Table 24.2 Product and support channels

|             | Product |        |        |  |  |
|-------------|---------|--------|--------|--|--|
| SCI channel | 24 pin  | 20 pin | 16 pin |  |  |
| SCI9        | 1       | ✓      | 1      |  |  |

Note: ✓ : Support
—: No support

Table 24.3 SCI I/O pins


| Function     | Pin name        | Input/<br>Output | Description  |
|--------------|-----------------|------------------|--|
| SCIn (n = 9) | RXDn/SCLn/MISOn | Input/<br>Output | SCIn receive data input SCIn I <sup>2</sup> C clock input/output SCIn slave transmit data input/output   |
|              | TXDn/SDAn/MOSIn | Input/<br>Output | SCIn transmit data output SCIn I <sup>2</sup> C data input/output SCIn master transmit data input/output |
|              | SSn/CTSn_RTSn   | Input/<br>Output | SCIn chip select input, active-low<br>SCIn transfer start control input/output, active-low               |
|              | SCKn            | Input/<br>Output | SCIn clock input/output  |

## 24.2 Register Descriptions

## 24.2.1 RSR: Receive Shift Register

RSR is a shift register that receives serial data input from the RXDn pin and converts it into parallel data. When one frame of data is received, the data is automatically transferred to the RDR, RDRHL register. The RSR register cannot be directly accessed by the CPU.

## 24.2.2 RDR: Receive Data Register




RDR is an 8-bit register that stores received data. When one frame of serial data is received, it is transferred from RSR to RDR, and the RSR register can receive more data. Because RSR and RDR function as a double buffer, continuous received operations can be performed.

Read the RDR only once after a receive data full interrupt (SCIn RXI) occurs.

Note: If the next frame of data is received before reading the received data from RDR, an overrun error occurs. The CPU cannot write to the RDR.

#### 24.2.3 RDRHL: Receive Data Register



| Bit  | Symbol    | Function                  | R/W |
|------|-----------|---------------------------|-----|
| 8:0  | RDAT[8:0] | Serial Receive Data       | R   |
| 15:9 | _         | These bits are read as 0. | R   |


RDRHL is a 16-bit register that stores received data. Use this register when asynchronous mode and 9-bit data length are selected.

The lower 8 bits of RDRHL are the shadow register of RDR, so access to RDRHL affects the RDR register. Access to the RDRHL register is prohibited if 7-bit or 8-bit data length is selected.

After one frame of data is received, the received data is transferred from the RSR register to the RDR/RDRHL registers, allowing the RSR register to receive more data.

The RSR and RDRHL registers form a double-buffered structure to enable continuous reception. RDRHL should be read only when a receive data full interrupt (SCIn\_RXI) request is issued. An overrun error occurs when the next frame of data is received before the received data is read from RDRHL. The CPU cannot write to the RDRHL register.

#### 24.2.4 TDR: Transmit Data Register



| Bit | Symbol | Function             | R/W |
|-----|--------|----------------------|-----|
| 7:0 | n/a    | Serial Transmit Data | R/W |



TDR is an 8-bit register that stores transmit data.

When the SCI detects that the TSR register is empty, it transfers the transmit data written in the TDR register to the TSR register and starts transmission.


The double-buffered structure of the TDR and TSR registers enables continuous serial transmission. If the next transmit data is already written to TDR when one frame of data is transmitted, the SCI transfers the written data to the TSR register to continue transmission.

The CPU can read from or write to TDR at any time. Only write transmit data to TDR once after each instance of the transmit data empty interrupt (SCIn TXI).

#### 24.2.5 TDRHL: Transmit Data Register

Base address:  $SCIn = 0x4007_0000 + 0x0020 \times n (n = 9)$ 

Offset address: 0x0E



| Bit  | Symbol    | Function  |  |
|------|-----------|---|--|
| 8:0  | TDAT[8:0] | erial Transmit Data                                 |  |
| 15:9 | _         | This bit is read as 1. The write value should be 1. |  |

TDRHL is a 16-bit register that stores transmit data. Use this register when asynchronous mode and 9-bit data length are selected.

The lower 8 bits of TDRHL are the shadow register of TDR, so access to TDRHL affects the TDR register. Access to the TDRHL register is prohibited if 7-bit or 8-bit data length is selected.

When empty space is detected in the TSR register, the transmit data stored in the TDRHL registers is transferred to TSR and transmission starts.

The TSR and TDRHL registers have a double-buffered structure to support continuous transmission. When the next data to be transmitted is stored in TDRHL after one frame of data is transmitted, the transmitting operation continues by transferring the data to the TSR register.

The CPU can read and write to the TDRHL register. Bits [15:9] in TDRHL are fixed to 1. These bits are read as 1. The write value should be 1.

Write transmit data to the TDRHL register only once when a transmit data empty interrupt (SCIn TXI) request is issued.


#### 24.2.6 TSR: Transmit Shift Register

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first automatically transfers transmit data from TDR or TDRHL to TSR, then sends the data to the TXDn pin. The CPU cannot directly access the TSR.

#### SMR: Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0) 24.2.7

Base address:  $SCIn = 0x4007_0000 + 0x0020 \times n (n = 9)$ 

Offset address: 0x00





| Bit | Symbol   | Function   | R/W   |
|-----|----------|--|-------|
| 1:0 | CKS[1:0] | Clock Select  0 0: PCLK clock (n = 0)*1  0 1: PCLK/4 clock (n = 1)*1  1 0: PCLK/16 clock (n = 2)*1  1 1: PCLK/64 clock (n = 3)*1   | R/W*4 |
| 2   | MP       | Multi-Processor Mode Valid only in asynchronous mode.  0: Disable multi-processor communications function 1: Enable multi-processor communications function  | R/W*4 |
| 3   | STOP     | Stop Bit Length Valid only in asynchronous mode.  0: 1 stop bit 1: 2 stop bits   | R/W*4 |
| 4   | РМ       | Parity Mode Valid only when the PE bit is 1.  0: Even parity 1: Odd parity   |       |
| 5   | PE       | Parity Enable Valid only in asynchronous mode.  0: When transmitting: Do not add parity bit When receiving: Do not check parity bit 1: When transmitting: Add parity bit When receiving: Check parity bit  |       |
| 6   | CHR      | Character Length Valid only in asynchronous mode.*2 Selects the transmit/receive character length in combination with the SCMR.CHR1 bit.  0: SCMR.CHR1 = 0: Transmit/receive in 9-bit data length SCMR.CHR1 = 1: Transmit/receive in 8-bit data length (initial value)  1: SCMR.CHR1 = 0: Transmit/receive in 9-bit data length SCMR.CHR1 = 1: Transmit/receive in 7-bit data length |       |
| 7   | СМ       | Communication Mode  0: Asynchronous mode or simple IIC mode 1: Clock synchronous mode or simple SPI mode   | R/W*4 |

- Note 1. n is the decimal notation of the value of n in the BRR register. See section 24.2.14. BRR: Bit Rate Register.
- Note 2. In any mode other than asynchronous mode, this bit setting is invalid and a fixed data length of 8 bits is used.
- Note 3. LSB-first is fixed and the MSB (bit [7]) in the TDR register is not transmitted in transmit mode.
- Note 4. Writable only when SCR.TE = 0 and SCR.RE = 0 (both serial transmission and reception are disabled).

The SMR register sets the communication format and clock source for the on-chip baud rate generator.

#### CKS[1:0] bits (Clock Select)

The CKS[1:0] bits select the clock source for the on-chip baud rate generator. For the relationship between the settings of these bits and the baud rate, see section 24.2.14. BRR: Bit Rate Register.

#### MP bit (Multi-Processor Mode)

The MP bit disables or enables the multi-processor communications function. The PE and PM bit settings are invalid in multi-processor mode.

## STOP bit (Stop Bit Length)

The STOP bit selects the stop bit length in transmission.

In reception, only the first stop bit is checked regardless of this bit setting. If the second stop bit is 0, it is treated as the start bit of the next transmit frame.

#### PM bit (Parity Mode)

The PM bit selects the parity mode (even or odd) for transmission and reception. The PM bit setting is invalid in multiprocessor mode.



#### PE bit (Parity Enable)

When the PE bit is set to 1, the parity bit is added to transmit data, and the parity bit is checked in reception. Regardless of the PE bit setting, the parity bit is not added or checked in multi-processor format.

#### **CHR bit (Character Length)**

The CHR bit selects the data length for transmission and reception in combination with the SCMR.CHR1 bit. In modes other than asynchronous, a fixed data length of 8 bits is used.

#### **CM bit (Communication Mode)**

The CM bit selects the communication mode:

- Asynchronous mode or simple IIC mode
- Clock synchronous mode or simple SPI mode

# 24.2.8 SMR\_SMCI : Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)

 Base address:
 SCIn = 0x4007\_0000 + 0x0020 × n (n = 9)

 Offset address:
 0x00

 Bit position:
 7
 6
 5
 4
 3
 2
 1
 0

 Bit field:
 GM
 BLK
 PE
 PM
 BCP[1:0]
 CKS[1:0]

 Value after reset:
 0
 0
 0
 0
 0
 0

| Bit | Symbol   | Function   | R/W   |  |  |
|-----|----------|--|-------|--|--|
| 1:0 | CKS[1:0] | Clock Select   | R/W*2 |  |  |
|     |          | 0 0: PCLK clock (n = 0)*1  |       |  |  |
|     |          | 0 1: PCLK/4 clock (n = 1)*1  |       |  |  |
|     |          | 1 0: PCLK/16 clock (n = 2)*1   |       |  |  |
|     |          | 1 1: PCLK/64 clock (n = 3)*1   |       |  |  |
| 3:2 | BCP[1:0] | Base Clock Pulse Selects the number of base clock cycles in combination with the SCMR.BCP2 bit. Table 24.4 lists the combinations of the SCMR.BCP2 and SMR.BCP[1:0] bits.    | R/W*2 |  |  |
| 4   | PM       | Parity Mode Valid only when the PE bit is 1.   | R/W*2 |  |  |
|     |          | 0: Even parity 1: Odd parity   |       |  |  |
| 5   | PE       | Parity Enable When this bit is set to 1, a parity bit is added to transmit data, and the parity of received data is checked. Set this bit to 1 in smart card interface mode. |       |  |  |
| 6   | BLK      | Block Transfer Mode  | R/W*2 |  |  |
|     |          | 0: Normal mode operation   |       |  |  |
|     |          | Block transfer mode operation  |       |  |  |
| 7   | GM       | GSM Mode   | R/W*2 |  |  |
|     |          | 0: Normal mode operation   |       |  |  |
|     |          | 1: GSM mode operation  |       |  |  |

Note 1. n is the decimal notation of the value of n in the BRR register. See section 24.2.14. BRR: Bit Rate Register.

Note 2. Writable only when SCR\_SMCI.TE = 0 and SCR\_SMCI.RE = 0 (both serial transmission and reception are disabled).

The SMR SMCI register sets the communication format and clock source for the on-chip baud rate generator.

#### CKS[1:0] bits (Clock Select)

The CKS[1:0] bits select the clock source for the on-chip baud rate generator. For the relationship between the settings of these bits and the baud rate, see section 24.2.14. BRR: Bit Rate Register.



#### BCP[1:0] bits (Base Clock Pulse)

The BCP[1:0] bits select the number of base clock cycles in a 1-bit data transfer time in smart card interface mode. Set these bits in combination with the SCMR.BCP2 bit.

For details, see section 24.6.4. Receive Data Sampling Timing and Reception Margin.

Table 24.4 Combinations of SCMR.BCP2 and SMR\_SMCI.BCP[1:0] bits

| SCMR.BCP2 bit | SMR_SMCI.BCP[1:0] bits | Number of base clock cycles for 1-bit transfer period*1 |
|---------------|------------------------|---|
| 0             | 00b                    | 93 clock cycles (S = 93)                                |
| 0             | 01b                    | 128 clock cycles (S = 128)                              |
| 0             | 10b                    | 186 clock cycles (S = 186)                              |
| 0             | 11b                    | 512 clock cycles (S = 512)                              |
| 1             | 00b                    | 32 clock cycles (S = 32) (initial value)                |
| 1             | 01b                    | 64 clock cycles (S = 64)                                |
| 1             | 10b                    | 372 clock cycles (S = 372)                              |
| 1             | 11b                    | 256 clock cycles (S = 256)                              |

Note 1. S is the value of S in BRR (see section 24.2.14. BRR: Bit Rate Register).

#### PM bit (Parity Mode)

The PM bit selects the parity mode for transmission and reception (even or odd). For details on the usage of this bit in smart card interface mode, see section 24.6.2. Data Format (Except in Block Transfer Mode).

#### PE bit (Parity Enable)

Set the PE bit to 1. The parity bit is added to transmit data before transmission, and the parity bit is checked in reception.


#### **BLK bit (Block Transfer Mode)**

Setting the BLK bit to 1 enables block transfer mode operation. For details, see section 24.6.3. Block Transfer Mode.

#### **GM bit (GSM Mode)**

Setting the GM bit to 1 enables GSM mode operation. In GSM mode, the SSR\_SMCI.TEND flag set timing is moved forward to 11.0 etus (elementary time unit = 1-bit transfer time) from the start bit, and clock output control is added. For details, see section 24.6.6. Serial Data Transmission (Except in Block Transfer Mode) and section 24.6.8. Clock Output Control.

# 24.2.9 SCR : Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)



| Bit | Symbol   | Function   | R/W   |
|-----|----------|--|-------|
| 1:0 | CKE[1:0] | Clock Enable  0 0: In asynchronous mode, the SCKn pin is available for use as an I/O port based on the I/O port settings.  In clock synchronous mode, the SCKn pin functions as the clock output pin.  0 1: In asynchronous mode, a clock with the same frequency as the bit rate is output from the SCKn pin.  In clock synchronous mode, the SCKn pin functions as the clock output pin.  Others: In asynchronous mode, input a clock with a frequency 16 times the bit rate from the SCKn pin when the SEMR.ABCS bit is 0. Input a clock signal with a frequency eight times the bit rate when the SEMR.ABCS bit is 1.  In clock synchronous mode, the SCKn pin functions as the clock input pin. | R/W*1 |
| 2   | TEIE     | Transmit End Interrupt Enable  0: Disable SCIn_TEI interrupt requests  1: Enable SCIn_TEI interrupt requests   | R/W   |
| 3   | MPIE     | Multi-Processor Interrupt Enable Valid in asynchronous mode when SMR.MP = 1.  0: Normal reception  1: When data with the multi-processor bit set to 0 is received, the data is not read, and setting the status flags RDRF, ORER, and FER in SSR to 1.  When data with the multi-processor bit set to 1 is received, the MPIE bit is automatically set to 0, and normal reception is resumed.  | R/W*3 |
| 4   | RE       | Receive Enable  0: Disable serial reception  1: Enable serial reception  |       |
| 5   | TE       | Transmit Enable  0: Disable serial transmission 1: Enable serial transmission  |       |
| 6   | RIE      | Receive Interrupt Enable  0: Disable SCIn_RXI and SCIn_ERI interrupt requests 1: Enable SCIn_RXI and SCIn_ERI interrupt requests   |       |
| 7   | TIE      | Transmit Interrupt Enable  0: Disable SCIn_TXI interrupt requests  1: Enable SCIn_TXI interrupt requests   | R/W   |

- Note 1. Writable only when TE = 0 and RE = 0.
- Note 2. 1 can be written only when TE = 0 and RE = 0, when the SMR.CM bit is 1. After setting TE or RE to 1, only 0 can be written to TE and RE. When the SMR.CM bit is 0 and the SIMR1.IICM bit is 0, writing is enabled under any condition.
- Note 3. When writing a new value to a bit other than the MPIE bit of this register in multi-processor mode (SMR.MP bit = 1), write 0 to the MPIE bit using the store instruction to avoid accidentally setting the MPIE bit to 1 by a read-modify-write operation when using a bit manipulation instruction.

The SCR register controls operation and clock source selection for transmission and reception.

## CKE[1:0] bits (Clock Enable)

The CKE[1:0] bits select the clock source and the SCKn pin function.

#### **TEIE bit (Transmit End Interrupt Enable)**

The TEIE bit enables or disables SCIn TEI interrupt requests. Set TEIE to 0 to disable an SCIn TEI interrupt request.

In simple IIC mode, SCIn\_TEI is allocated to the interrupt on completion of issuing a start, restart, or stop condition (STIn). In this case, the TEIE bit can be used to enable or disable the STI.

#### **MPIE** bit (Multi-Processor Interrupt Enable)

When the MPIE bit is set to 1 and data with the multi-processor bit set to 0 is received, the data is not read and setting the status flags RDRF, ORER, FER, RDF, and DR in SSR to 1 is disabled. When data with the multi-processor bit set to 1 is received, the MPIE bit is automatically set to 0, and normal reception resumes. For details, see section 24.4. Multi-Processor Communication Function.

When the MPB bit in the SSR register is 0, the receive data is not transferred from the RSR register to the RDR register, a receive error is not detected, and setting the flags ORER and FER to 1 is disabled.

When the MPB bit is set to 1, the MPIE bit is automatically set to 0, SCIn\_RXI and SCIn\_ERI interrupt requests are enabled (if the RIE bit in SCR is set to 1), and setting of the ORER and FER flags to 1 is enabled.



Set MPIE to 0 if the multi-processor communications function is not used.

#### RE bit (Receive Enable)

The RE bit enables or disables serial reception. When the RE bit is set to 1, serial reception starts by detecting the start bit in asynchronous mode or the synchronous clock input in clock synchronous mode. Set the reception format in the SMR register before setting the RE bit to 1.

When reception is halted by setting the RE bit to 0, the RDRF, ORER, FER, and PER flags in the SSR register are not affected, and the previous values are retained.

## TE bit (Transmit Enable)

The TE bit enables or disables serial transmission.

When the TE bit is set to 1, serial transmission is started by writing transmit data to the TDR register. Set the transmission format in the SMR register before setting the TE bit to 1.

#### RIE bit (Receive Interrupt Enable)

The RIE bit enables or disables SCIn RXI and SCIn ERI interrupt requests.

SCIn RXI and SCIn ERI interrupt requests are disabled by setting the RIE bit to 0.

An SCIn\_ERI interrupt request can be canceled by reading 1 from the ORER, FER, or PER flag in SSR then setting the flag to 0, or by setting the RIE bit to 0.

#### **TIE bit (Transmit Interrupt Enable)**

0

Value after reset:

0

The TIE bit enables or disables SCIn\_TXI interrupt requests. SCIn\_TXI interrupt requests are disabled by setting the TIE bit to 0.

# 24.2.10 SCR\_SMCI : Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)

0

 Base address:
 SCIn = 0x4007\_0000 + 0x0020 × n (n = 9)

 Offset address:
 0x02

 Bit position:
 7
 6
 5
 4
 3
 2
 1
 0

 Bit field:
 TIE
 RIE
 TE
 RE
 MPIE
 TEIE
 CKE[1:0]

0

0

0

0

| Bit | Symbol   | Function  | R/W   |
|-----|----------|---|-------|
| 1:0 | CKE[1:0] |   |       |
|     |          | <ul> <li>0 0: When SMR_SMCI.GM = 0: Disable output The SCKn pin is available for use as an I/O port if set up in the I/O port settings When SMR_SMCI.GM = 1: Fix output low</li> <li>0 1: When SMR_SMCI.GM = 0: Output clock When SMR_SMCI.GM = 1: Output clock</li> <li>1 0: When SMR_SMCI.GM = 0: Setting prohibited When SMR_SMCI.GM = 1: Fix output high</li> <li>1 1: When SMR_SMCI.GM = 0: Setting prohibited When SMR_SMCI.GM = 1: Output clock</li> </ul> |       |
| 2   | TEIE     | Transmit End Interrupt Enable Set this bit to 0 in smart card interface mode  | R/W   |
| 3   | MPIE     | Multi-Processor Interrupt Enable Set this bit to 0 in smart card interface mode   | R/W   |
| 4   | RE       | Receive Enable  0: Disable serial reception  1: Enable serial reception   | R/W*2 |
| 5   | TE       | Transmit Enable  0: Disable serial transmission  1: Enable serial transmission  | R/W*2 |

| Bit | Symbol | Function   |     |  |  |
|-----|--------|--|-----|--|--|
| 6   | RIE    | Receive Interrupt Enable   | R/W |  |  |
|     |        | Disable SCIn_RXI and SCIn_ERI interrupt requests     Enable SCIn_RXI and SCIn_ERI interrupt requests |     |  |  |
| 7   | TIE    | Transmit Interrupt Enable  0: Disable SCIn_TXI interrupt requests                                    | R/W |  |  |
|     |        | Enable SCIn_TXI interrupt requests   |     |  |  |

Note 1. Writable only when TE = 0 and RE = 0.

Note 2. 1 can be written only when TE = 0 and RE = 0. After setting TE or RE to 1, only 0 can be written to TE and RE.

The SCR\_SMCI register sets transmission and reception control, interrupt control, and clock source selection for transmission and reception.

For details on interrupt requests, see section 24.10. Interrupt Sources.

## CKE[1:0] bits (Clock Enable)

The CKE[1:0] bits control the clock output from the SCKn pin. In GSM mode, clock output can be dynamically switched. For details, see section 24.6.8. Clock Output Control.

#### **TEIE bit (Transmit End Interrupt Enable)**

Set the TEIE bit to 0 in smart card interface mode.

## MPIE bit (Multi-Processor Interrupt Enable)

Set the MPIE bit to 0 in smart card interface mode.

#### RE bit (Receive Enable)

The RE bit enables or disables serial reception. When the RE bit is set to 1, serial reception starts by detecting the start bit. Set the reception format in the SMR SMCI register before setting the RE bit to 1.

If reception is halted by setting the RE bit to 0, the ORER, FER, and PER flags in SSR\_SMCI are not affected and the previous values are retained.

## TE bit (Transmit Enable)

The TE bit enables or disables serial transmission. When the TE bit is set to 1, serial transmission is started by writing transmit data to TDR. Set the transmission format in the SMR\_SMCI register before setting the TE bit to 1.

#### **RIE bit (Receive Interrupt Enable)**

The RIE bit enables or disables SCIn\_RXI and SCIn\_ERI interrupt requests.


SCIn\_RXI and SCIn\_ERI interrupt requests are disabled by setting the RIE bit to 0.

An SCIn\_ERI interrupt request can be canceled by reading 1 from the ORER, FER, or PER flag in the SSR\_SMCI register, and then setting the flag to 0, or by setting the RIE bit to 0.

#### **TIE bit (Transmit Interrupt Enable)**

The TIE bit enables or disables SCIn\_TXI interrupt requests. SCIn\_TXI interrupt requests are disabled by setting the TIE bit to 0.

## 24.2.11 SSR: Serial Status Register for Non-Smart Card Interface (SCMR.SMIF = 0)





| Bit | Symbol | Function  | R/W     |
|-----|--------|---|---------|
| 0   | MPBT   | Multi-Processor Bit Transfer Sets the value of the multi-processor bit in the transmission frame. | R/W     |
|     |        | Data transmission cycle     ID transmission cycle   |         |
| 1   | MPB    | Multi-Processor Value of the multi-processor bit in the reception frame.                          | R       |
|     |        | Data transmission cycle     ID transmission cycle   |         |
| 2   | TEND   | Transmit End Flag   | R       |
|     |        | <ul><li>0: A character is being transmitted</li><li>1: Character transfer is complete</li></ul>   |         |
| 3   | PER    | Parity Error Flag   | R/(W)*1 |
|     |        | No parity error occurred     Parity error occurred  |         |
| 4   | FER    | Framing Error Flag  | R/(W)*1 |
|     |        | No framing error occurred     Framing error occurred  |         |
| 5   | ORER   | Overrun Error Flag  | R/(W)*1 |
|     |        | No overrun error occurred     Overrun error occurred  |         |
| 6   | RDRF   | Receive Data Full Flag  | R/(W)*1 |
|     |        | <ul><li>0: No received data in RDR register</li><li>1: Received data in RDR register</li></ul>    |         |
| 7   | TDRE   | Transmit Data Empty Flag  | R/(W)*1 |
|     |        | Transmit data in TDR register     No transmit data in TDR register                                | ,       |

Note 1. Only 0 can be written to clear the flag after reading 1.

The SSR register provides SCI status flags and transmission and reception multi-processor bits.

## MPBT bit (Multi-Processor Bit Transfer)

The MPBT bit sets the value of the multi-processor bit in the transmit frame.

#### MPB bit (Multi-Processor)

The MPB bit holds the value of the multi-processor bit in the reception frame. This bit does not change when the SCR.RE bit is 0.

#### **TEND flag (Transmit End Flag)**

The TEND flag indicates completion of transmission.

[Setting conditions]

- When the SCR.TE bit is set to 0 (serial transmission is disabled). When the SCR.TE bit is set to 1, the TEND flag is not affected and retains the value 1.
- When the TDR register is not updated on transmission of the tail-end bit of a character being transmitted.

[Clearing conditions]

- When transmit data is written to the TDR register while the SCR.TE bit is 1
- When 0 is written to TDRE after reading TDRE = 1 while the SCR.TE bit is 1

#### **PER flag (Parity Error Flag)**

The PER flag indicates that a parity error occurred during reception in asynchronous mode and the reception ended abnormally.

[Setting condition]

• When a parity error is detected during reception in asynchronous mode when the address match function is disabled (DCCR.DCME = 0).



Although receive data is transferred to the RDR register when the parity error occurs, no SCIn\_RXI interrupt request occurs. When the PER flag is set to 1, the subsequent receive data is not transferred to the RDR register.

#### [Clearing condition]

• When 0 is written to PER after reading PER = 1. After writing 0 to the PER flag, read the PER flag to check that it is actually set to 0.

When the SCR.RE bit is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

## **FER flag (Framing Error Flag)**

The FER flag indicates that a framing error occurred during reception in asynchronous mode and the reception ended abnormally.

#### [Setting condition]

• When 0 is sampled as the stop bit during reception in asynchronous mode when the address match function is disabled (DCCR.DCME = 0).

In 2-stop-bit mode, only the first stop bit is checked. The second stop bit is not checked. Although receive data is transferred to the RDR register when the framing error occurs, no SCIn\_RXI interrupt request occurs. When the FER flag is to 1, the subsequent receive data is not transferred to the RDR register.

#### [Clearing condition]

• When 0 is written to FER after reading FER = 1. After writing 0 to the FER flag, read the FER flag to check that it is actually set to 0.

When the SCR.RE bit is set to 0 (serial reception is disabled), the FER flag is not affected and retains its previous value.

#### **ORER flag (Overrun Error Flag)**

The ORER flag indicates that an overrun error occurred during reception and the reception ended abnormally.

#### [Setting condition]

• When the next data is received before receive data that does not have a parity error and a framing error is read from the RDR register.

The data received before an overrun error occurred is saved in the RDR register, but data received after the error is lost. When the ORER flag is set to 1, receive data is not forwarded to the RDR register. In clock synchronous mode, serial transmission and reception are stopped.

#### [Clearing condition]

• When 0 is written to ORER after reading ORER = 1. After writing 0 to the ORER flag, read the ORER flag to check that it is actually set to 0.

When the SCR.RE bit is set to 0 (serial reception is disabled), the ORER flag is not affected and retains its previous value.

#### RDRF flag (Receive Data Full Flag)

The RDRF flag indicates the presence of receive data in the RDR register.

#### [Setting condition]

• When the reception ends normally, and receive data is forwarded from the RSR register to the RDR register.

#### [Clearing conditions]

- When 0 is written to RDRF after reading RDRF = 1
- When data is forwarded from the RDR register

#### **TDRE flag (Transmit Data Empty Flag)**

The TDRE flag indicates the presence of transmit data in the TDR register.

#### [Setting conditions]

• When the SCR.TE bit is 0



• When data is transmitted from the TDR register to the TSR register


#### [Clearing conditions]

- When 0 is written to TDRE after reading TDRE = 1
- When the SCR.TE bit is 1 and data is written to the TDR register

# 24.2.12 SSR\_SMCI : Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1)

Base address:  $SCIn = 0x4007_0000 + 0x0020 \times n (n = 9)$ 

Offset address: 0x04



| Bit | Symbol | Function   | R/W               |
|-----|--------|--|-------------------|
| 0   | MPBT   | Multi-Processor Bit Transfer<br>Set this bit to 0 in smart card interface mode                   | R/W               |
| 1   | MPB    | Multi-Processor<br>Set this bit to 0 in smart card interface mode                                | R                 |
| 2   | TEND   | Transmit End Flag  0: A character is being transmitted  1: Character transfer is complete        | R                 |
| 3   | PER    | Parity Error Flag  0: No parity error occurred  1: Parity error occurred                         | R/W*1             |
| 4   | ERS    | Error Signal Status Flag  0: No low error signal response  1: Low error signal response occurred | R/W <sup>*1</sup> |
| 5   | ORER   | Overrun Error Flag  0: No overrun error occurred 1: Overrun error occurred                       | R/W*1             |
| 6   | RDRF   | Receive Data Full Flag  0: No received data in RDR register  1: Received data in RDR register    | R/W*1             |
| 7   | TDRE   | Transmit Data Empty Flag  0: Transmit data in TDR register  1: No transmit data in TDR register  | R/W*1             |

Note 1. Only 0 can be written, to clear the flag after reading 1.

The SSR\_SMCI register provides the SCI with smart card interface mode status flags.

#### **TEND flag (Transmit End Flag)**

When there is no error signal from the receiving side, the TEND flag is set to 1 when more data for transfer is ready to be transferred to the TDR register.

## [Setting conditions]

- When the SCR\_SMCI.TE bit = 0 (serial transmission is disabled).

  When the SCR\_SMCI.TE bit is changed from 0 to 1, the TEND flag is not affected and retains the value 1.
- When a specified period elapses after the latest transmission of 1 byte, the ERS flag is 0, and the TDR register is not updated.

The set timing is determined by the following register settings:

- When SMR SMCI.GM = 0 and SMR SMCI.BLK = 0, 12.5 etus after the start of transmission



- When SMR\_SMCI.GM = 0 and SMR\_SMCI.BLK = 1, 11.5 etus after the start of transmission
- When SMR SMCI.GM = 1 and SMR SMCI.BLK = 0, 11.0 etus after the start of transmission
- When SMR\_SMCI.GM = 1 and SMR\_SMCI.BLK = 1, 11.0 etus after the start of transmission

#### [Clearing conditions]

- When transmit data is written to the TDR register while the SCR SMCI.TE bit is 1
- When 0 is written to TDRE after reading TDRE = 1 while the SCR SMCI.TE bit is 1

#### PER flag (Parity Error Flag)

The PER flag indicates that a parity error occurred during reception in asynchronous mode and the reception ended abnormally.

#### [Setting condition]

When a parity error is detected during reception. Although receive data is transferred to RDR when a parity error
occurs, no SCIn\_RXI interrupt request occurs. After the PER flag is set to 1, the subsequent receive data is not
transferred to RDR.

#### [Clearing condition]

• When 0 is written to PER after reading PER = 1. After writing 0 to the PER flag, read the flag to check that it is actually set to 0.

When the RE bit in SCR\_SMCI is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

## **ERS flag (Error Signal Status Flag)**

#### [Setting condition]

• When a low error signal is sampled.

#### [Clearing condition]

• When 0 is written to ERS after reading ERS = 1.

#### **ORER flag (Overrun Error Flag)**

The ORER flag indicates that an overrun error occurred during reception and the reception ended abnormally.

#### [Setting condition]

• When the next data is received before receive data that does not have a parity error is read from the RDR register. The data received before an overrun error occurred is saved in the RDR, but data received after the error is lost. When the ORER flag is set to 1, receive data is not forwarded to the RDR register.

#### [Clearing condition]

• When 0 is written to ORER after reading ORER = 1. After writing 0 to the ORER flag, read the flag to check that it is actually set to 0.

When the RE bit in SCR SMCI is set to 0, the ORER flag is not affected and retains its previous value.

## RDRF flag (Receive Data Full Flag)

The RDRF flag indicates the presence of receive data in the RDR register.

#### [Setting condition]

• When the reception ends normally, and receive data is forwarded from the RSR register to the RDR register.

#### [Clearing conditions]

- When 0 is written to RDRF after reading RDRF = 1
- When data is forwarded from the RDR register



## **TDRE flag (Transmit Data Empty Flag)**

The TDRE flag indicates the presence of transmit data in the TDR register.

## [Setting conditions]

- When the SCR\_SMCI.TE bit is 0
- When data is transmitted from the TDR register to the TSR register


#### [Clearing conditions]

- When 0 is written to TDRE after reading TDRE = 1
- When the SCR\_SMCI.TE bit is 1 and data is written to the TDR register

## 24.2.13 SCMR : Smart Card Mode Register

Base address:  $SCIn = 0x4007_0000 + 0x0020 \times n (n = 9)$ 

Offset address: 0x06



| Bit      | Symbol | Function  | R/W   |  |
|----------|--------|---|-------|--|
| 0        | SMIF   | Smart Card Interface Mode Select  0: Non-smart card interface mode  | R/W*1 |  |
| 1        | _      | This bit is read as 1. The write value should be 1.   | R/W   |  |
| 2 SINV 1 |        | Transmitted/Received Data Invert Set the SINV bit to 0 for operation in simple IIC mode. The SINV bit can be used in the following modes:  Smart card interface mode Asynchronous mode (including multi-processor mode) Clock synchronous mode Simple SPI mode  |       |  |
|          |        | <ul><li>0: TDR contents are transmitted as they are. Received data is stored as received in the RDR register.</li><li>1: TDR register contents are inverted before transmission. Receive data is stored in inverted form in the RDR register.</li></ul>   |       |  |
| 3        | SDIR   | Transmitted/Received Data Transfer Direction Set the SDIR bit to 1 for operation in simple IIC mode. The SDIR bit can be used in the following modes:  Smart card interface mode Asynchronous mode (including multi-processor mode) Clock synchronous mode Simple SPI mode  | R/W*1 |  |
|          |        | 0: Transfer LSB-first 1: Transfer MSB-first   |       |  |
| 4        | CHR1   | Character Length 1 Valid only in asynchronous mode.*2 Selects the transmit/receive character length in combination with the SMR.CHR bit.  0: SMR.CHR = 0: Transmit/receive in 9-bit data length SMR.CHR = 1: Transmit/receive in 9-bit data length 1: SMR.CHR = 0: Transmit/receive in 8-bit data length (initial value) SMR.CHR = 1: Transmit/receive in 7-bit data length*3 |       |  |
| 6:5      |        | These bits are read as 1. The write value should be 1.  | R/W   |  |
| 7        | BCP2   | Base Clock Pulse 2 Selects the number of base clock cycles in combination with the SMR_SMCI.BCP[1:0] bits.  Table 24.5 lists the combinations of the SCMR.BCP2 and SMR_SMCI.BCP[1:0] bits.  |       |  |

- Note 1. Writable only when the TE and RE bits in SCR/SCR SMCI are 0 (both serial transmission and reception are disabled).
- Note 2. The setting is invalid and a fixed data length of 8 bits is used in modes other than asynchronous mode.
- Note 3. LSB-first must be selected and the value of the MSB (bit [7]) in TDR cannot be transmitted.

The SCMR register selects the smart card interface and communication format.

#### **SMIF bit (Smart Card Interface Mode Select)**

Setting the SMIF bit to 1 selects smart card interface mode. Setting it to 0 selects all other modes:

- Asynchronous mode, including multi-processor mode
- Clock synchronous mode
- Simple SPI mode
- Simple IIC mode

#### SINV bit (Transmitted/Received Data Invert)

The SINV bit inverts the transmit and receive data logic level. It does not affect the logic level of the parity bit. To invert the parity bit, invert the PM bit in SMR or SMR SMCI.

#### CHR1 bit (Character Length 1)

The CHR1 bit selects the data length of transmit and receive data in combination with the CHR bit in the SMR register. A fixed data length of 8 bits is used in modes other than asynchronous mode.

#### BCP2 bit (Base Clock Pulse 2)


The BCP2 bit selects the number of base clock cycles in a 1-bit data transfer time in smart card interface mode. Set this bit in combination with the SMR SMCI.BCP[1:0] bits.

Table 24.5 Combinations of the SCMR.BCP2 and SMR SMCI.BCP[1:0] bits

| SCMR.BCP2 bit | SMR_SMCI.BCP[1:0] bits | Number of base clock cycles for 1-bit transfer period |
|---------------|------------------------|---|
| 0             | 00b                    | 93 clock cycles (S = 93)*1                            |
| 0             | 01b                    | 128 clock cycles (S = 128)*1                          |
| 0             | 10b                    | 186 clock cycles (S = 186)*1                          |
| 0             | 11b                    | 512 clock cycles (S = 512)*1                          |
| 1             | 00b                    | 32 clock cycles (S = 32) (Initial Value)*1            |
| 1             | 01b                    | 64 clock cycles (S = 64)*1                            |
| 1             | 10b                    | 372 clock cycles (S = 372)*1                          |
| 1             | 11b                    | 256 clock cycles (S = 256)*1                          |

Note 1. S is the value of S in section 24.2.14. BRR : Bit Rate Register.

## 24.2.14 BRR: Bit Rate Register



BRR is an 8-bit register that adjusts the bit rate.

Table 24.6 shows the relationship between the setting (N) in the BRR and the bit rate (B) for normal asynchronous mode, multi-processor transfer, clock synchronous mode, smart card interface mode, simple SPI mode, and simple IIC mode.

The initial value of the BRR register is 0xFF. The BRR register can be read by the CPU, but it can be written to only when the TE and RE bits in SCR/SCR SMCI are 0.



**Table 24.6** Relationship between N setting in BRR and bit rate B

|  | SEMR settings |   | ngs           |  |   |  |
|--|---------------|---|---------------|--|---|--|
| Mode   | BGDM<br>bit   | ABCS<br>bit   | ABCS<br>E bit | BRR setting  | Error   |  |
| Asynchronous,<br>multi-processor<br>transfer | 0             | 0   | 0             | $N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$ | Error (%) = $\left\{ \frac{\text{PCLK} \times 10^6}{\text{B} \times 64 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$ |  |
|  | 1             | 0   | 0             | $N = \frac{PCLK \times 10^6}{32 \times 2^{2n-1} \times B} - 1$ | Error (%) = $\left\{ \frac{\text{PCLK} \times 10^6}{\text{R} \times 32 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$ |  |
|  | 0             | 1   | 0             | $32 \times 2^{2n-1} \times B$                                  | $ (N+1) = \left( B \times 32 \times 2^{2n-1} \times (N+1) \right)^{n-1} $   |  |
|  | 1             | 1   | 0             | $N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times B} - 1$ | Error (%) = $\left\{ \frac{\text{PCLK} \times 10^6}{\text{B} \times 16 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$ |  |
|  | Don't care    | Don't<br>care   | 1             | $N = \frac{PCLK \times 10^6}{12 \times 2^{2n-1} \times B} - 1$ | Error (%) = $\left\{ \frac{PCLK \times 10^6}{B \times 12 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$               |  |
| Clock synchronous, simple SPI                |               | $N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times B} - 1$ | _             |  |   |  |
| Smart card interface                         |               |   |               | $N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times B} - 1$  | Error (%) = $\left\{ \frac{PCLK \times 10^6}{B \times S \times 2^{2n+1} \times (N+1)} - 1 \right\} \times 100$                |  |
| Simple IIC*1                                 |               |   |               | $N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$ | _   |  |

Note: B: Bit rate (bps)

N: BRR setting for on-chip baud rate generator ( $0 \le N \le 255$ )

PCLK: Operating frequency (MHz) n and S: Determined by the SMR/SMR\_SMCI and SCMR register settings as listed in Table 24.8 and Table 24.9.

Note 1. Adjust the bit rate so that the widths of high and low level of the SCLn output in simple IIC mode satisfy the  $I^2C$  bus standard.

**Table 24.7** Calculating widths of SCLn high and low levels

| Mode | SCLn                                | Formula (result in seconds)   |
|------|-------------------------------------|---|
| IIC  | Width at high level (minimum value) | $(N+1) \times 4 \times 2^{2n-1} \times 7 \times \frac{1}{PCLK \times 10^6}$ |
|      | Width at low level (minimum value)  | $(N+1) \times 4 \times 2^{2n-1} \times 8 \times \frac{1}{PCLK \times 10^6}$ |

**Table 24.8 Clock source settings** 

| SMR or SMR_SMCI.CKS[1:0] bits setting |               |   |
|---------------------------------------|---------------|---|
| CKS[1:0] bits                         | Clock source  | n |
| 00b                                   | PCLK clock    | 0 |
| 01b                                   | PCLK/4 clock  | 1 |
| 10b                                   | PCLK/16 clock | 2 |
| 11b                                   | PCLK/64 clock | 3 |

**Table 24.9** Base clock settings in smart card interface mode (1 of 2)

| SCMR.BCP2 bit setting | SMR_SMCI.BCP[1:0] bits setting |                                    |     |
|-----------------------|--------------------------------|------------------------------------|-----|
| BCP2 bit              | BCP[1:0] bits                  | Base clock cycles for 1-bit period | s   |
| 0                     | 00ь                            | 93 clock cycles                    | 93  |
| 0                     | 01b                            | 128 clock cycles                   | 128 |
| 0                     | 10b                            | 186 clock cycles                   | 186 |
| 0                     | 11b                            | 512 clock cycles                   | 512 |
| 1                     | 00ь                            | 32 clock cycles                    | 32  |

Table 24.9 Base clock settings in smart card interface mode (2 of 2)

| SCMR.BCP2 bit setting | SMR_SMCI.BCP[1:0] bits setting |                                    |     |
|-----------------------|--------------------------------|------------------------------------|-----|
| BCP2 bit              | BCP[1:0] bits                  | Base clock cycles for 1-bit period | s   |
| 1                     | 01b                            | 64 clock cycles                    | 64  |
| 1                     | 10b                            | 372 clock cycles                   | 372 |
| 1                     | 11b                            | 256 clock cycles                   | 256 |

Table 24.10 lists examples of BRR (N) settings in normal asynchronous mode. Table 24.11 lists the maximum bit rate settable for each operating frequency. Table 24.15 lists examples of BRR (N) settings in smart card interface mode.

In smart card interface mode, the number of base clock cycles S in a 1-bit data transfer time can be selected. For details, see section 24.6.4. Receive Data Sampling Timing and Reception Margin. Table 24.12 and Table 24.14 list the maximum bit rates with external clock input.

When either the Asynchronous Mode Base Clock Select bit (ABCS) or the Baud Rate Generator Double-speed Mode Select bit (BGDM) in the Serial Extended Mode Register (SEMR) is set to 1 in asynchronous mode, the bit rate becomes twice the value listed in Table 24.16. When both of those registers are set to 1, the bit rate becomes four times the listed value.

Table 24.10 Examples of BRR settings for different bit rates in asynchronous mode (1) (1 of 3)

|          | Oper | ating f | frequency P | CLK (I | VIHz) |           |    |     |           |    |     |           |       |     |           |
|----------|------|---------|-------------|--------|-------|-----------|----|-----|-----------|----|-----|-----------|-------|-----|-----------|
| Bit rate | 8    |         |             | 9.830  | )4    |           | 10 |     |           | 12 |     |           | 12.28 | 8   |           |
| (bps)    | n    | N       | Error (%)   | n      | N     | Error (%) | n  | N   | Error (%) | n  | N   | Error (%) | n     | N   | Error (%) |
| 110      | 2    | 141     | 0.03        | 2      | 174   | -0.26     | 2  | 177 | -0.25     | 2  | 212 | 0.03      | 2     | 217 | 0.08      |
| 150      | 2    | 103     | 0.16        | 2      | 127   | 0.00      | 2  | 129 | 0.16      | 2  | 155 | 0.16      | 2     | 159 | 0.00      |
| 300      | 1    | 207     | 0.16        | 1      | 255   | 0.00      | 2  | 64  | 0.16      | 2  | 77  | 0.16      | 2     | 79  | 0.00      |
| 600      | 1    | 103     | 0.16        | 1      | 127   | 0.00      | 1  | 129 | 0.16      | 1  | 155 | 0.16      | 1     | 159 | 0.00      |
| 1200     | 0    | 207     | 0.16        | 0      | 255   | 0.00      | 1  | 64  | 0.16      | 1  | 77  | 0.16      | 1     | 79  | 0.00      |
| 2400     | 0    | 103     | 0.16        | 0      | 127   | 0.00      | 0  | 129 | 0.16      | 0  | 155 | 0.16      | 0     | 159 | 0.00      |
| 4800     | 0    | 51      | 0.16        | 0      | 63    | 0.00      | 0  | 64  | 0.16      | 0  | 77  | 0.16      | 0     | 79  | 0.00      |
| 9600     | 0    | 25      | 0.16        | 0      | 31    | 0.00      | 0  | 32  | -1.36     | 0  | 38  | 0.16      | 0     | 39  | 0.00      |
| 19200    | 0    | 12      | 0.16        | 0      | 15    | 0.00      | 0  | 15  | 1.73      | 0  | 19  | -2.34     | 0     | 19  | 0.00      |
| 31250    | 0    | 7       | 0.00        | 0      | 9     | -1.70     | 0  | 9   | 0.00      | 0  | 11  | 0.00      | 0     | 11  | 2.40      |
| 38400    | _    | _       | _           | 0      | 7     | 0.00      | 0  | 7   | 1.73      | 0  | 9   | -2.34     | 0     | 9   | 0.00      |

Table 24.10 Examples of BRR settings for different bit rates in asynchronous mode (1) (2 of 3)

|                | Operating frequency PCLK (MHz) |          |              |     |         |              |         |     |              |   |     |              |   |     |              |   |     |              |
|----------------|--------------------------------|----------|--------------|-----|---------|--------------|---------|-----|--------------|---|-----|--------------|---|-----|--------------|---|-----|--------------|
|                | OI                             | perating | trequenc     | y P | CLK (MI | HZ)          |         |     |              |   |     |              |   |     |              |   |     |              |
|                | 14                             |          |              | 16  |         |              | 17.2032 |     | 18           |   |     | 19.6608      |   |     | 20           |   |     |              |
| Bit rate (bps) | n                              | N        | Error<br>(%) | n   | N       | Error<br>(%) | n       | N   | Error<br>(%) | n | N   | Error<br>(%) | n | N   | Error<br>(%) | n | N   | Error<br>(%) |
| 110            | 2                              | 248      | -0.17        | 3   | 70      | 0.03         | 3       | 75  | 0.48         | 3 | 79  | -0.12        | 3 | 86  | 0.31         | 3 | 88  | -0.25        |
| 150            | 2                              | 181      | 0.16         | 2   | 207     | 0.16         | 2       | 223 | 0.00         | 2 | 233 | 0.16         | 2 | 255 | 0.00         | 3 | 64  | 0.16         |
| 300            | 2                              | 90       | 0.16         | 2   | 103     | 0.16         | 2       | 111 | 0.00         | 2 | 116 | 0.16         | 2 | 127 | 0.00         | 2 | 129 | 0.16         |
| 600            | 1                              | 181      | 0.16         | 1   | 207     | 0.16         | 1       | 223 | 0.00         | 1 | 233 | 0.16         | 1 | 255 | 0.00         | 2 | 64  | 0.16         |
| 1200           | 1                              | 90       | 0.16         | 1   | 103     | 0.16         | 1       | 111 | 0.00         | 1 | 116 | 0.16         | 1 | 127 | 0.00         | 1 | 129 | 0.16         |
| 2400           | 0                              | 181      | 0.16         | 0   | 207     | 0.16         | 0       | 223 | 0.00         | 0 | 233 | 0.16         | 0 | 255 | 0.00         | 1 | 64  | 0.16         |
| 4800           | 0                              | 90       | 0.16         | 0   | 103     | 0.16         | 0       | 111 | 0.00         | 0 | 116 | 0.16         | 0 | 127 | 0.00         | 0 | 129 | 0.16         |
| 9600           | 0                              | 45       | -0.93        | 0   | 51      | 0.16         | 0       | 55  | 0.00         | 0 | 58  | -0.69        | 0 | 63  | 0.00         | 0 | 64  | 0.16         |
| 19200          | 0                              | 22       | -0.93        | 0   | 25      | 0.16         | 0       | 27  | 0.00         | 0 | 28  | 1.02         | 0 | 31  | 0.00         | 0 | 32  | -1.36        |

Table 24.10 Examples of BRR settings for different bit rates in asynchronous mode (1) (3 of 3)

|                | O     | perating | frequenc     | у Р | CLK (MI | Hz)          |   |    |              |   |    |              |       |    |              |   |    |              |
|----------------|-------|----------|--------------|-----|---------|--------------|---|----|--------------|---|----|--------------|-------|----|--------------|---|----|--------------|
|                | 14 16 |          |              |     |         | 17.2032 18   |   |    | 18           |   |    | 19           | .6608 |    | 20           |   |    |              |
| Bit rate (bps) | n     | N        | Error<br>(%) | n   | N       | Error<br>(%) | n | N  | Error<br>(%) | n | N  | Error<br>(%) | n     | N  | Error<br>(%) | n | N  | Error<br>(%) |
| 31250          | 0     | 13       | 0.00         | 0   | 15      | 0.00         | 0 | 16 | 1.20         | 0 | 17 | 0.00         | 0     | 19 | -1.70        | 0 | 19 | 0.00         |
| 38400          | _     | _        | _            | 0   | 12      | 0.16         | 0 | 13 | 0.00         | 0 | 14 | -2.34        | 0     | 15 | 0.00         | 0 | 15 | 1.73         |

Note: In this example, SEMR.ABCS = 0, SEMR.ABCSE = 0, and SEMR.BGDM = 0. When either the ABCS or BGDM bit is set to 1, the bit rate doubles.

When both ABCS and BGDM are set to 1, the bit rate increases four times.

Table 24.11 maximum bit rate for each operating frequency in asynchronous mode (1 of 2)

|               | SEMR sett  | ings       |              |   |   | Maximum           |               | SEMR sett  |            | Maximum      |   |   |                   |
|---------------|------------|------------|--------------|---|---|-------------------|---------------|------------|------------|--------------|---|---|-------------------|
| PCLK<br>(MHz) | BGDM bit   | ABCS bit   | ABCSE<br>bit | n | N | bit rate<br>(bps) | PCLK<br>(MHz) | BGDM bit   | ABCS bit   | ABCSE<br>bit | n | N | bit rate<br>(bps) |
| 8             | 0          | 0          | 0            | 0 | 0 | 250000            | 17.2032       | 0          | 0          | 0            | 0 | 0 | 537600            |
|               |            | 1          | 0            | 0 | 0 | 500000            |               |            | 1          | 0            | 0 | 0 | 1075200           |
|               | 1          | 0          | 0            | 0 | 0 |                   |               | 1          | 0          | 0            | 0 | 0 |                   |
|               |            | 1          | 0            | 0 | 0 | 1000000           |               |            | 1          | 0            | 0 | 0 | 2150400           |
|               | Don't care | Don't care | 1            | 0 | 0 | 1333333           |               | Don't care | Don't care | 1            | 0 | 0 | 2867200           |
| 9.8304        | 0          | 0          | 0            | 0 | 0 | 307200            | 18            | 0          | 0          | 0            | 0 | 0 | 562500            |
|               |            | 1          | 0            | 0 | 0 | 614400            |               |            | 1          | 0            | 0 | 0 | 1125000           |
|               | 1          | 0          | 0            | 0 | 0 |                   |               | 1          | 0          | 0            | 0 | 0 |                   |
|               |            | 1          | 0            | 0 | 0 | 1228800           |               |            | 1          | 0            | 0 | 0 | 2250000           |
|               | Don't care | Don't care | 1            | 0 | 0 | 1638400           |               | Don't care | Don't care | 1            | 0 | 0 | 3000000           |
| 10            | 0          | 0          | 0            | 0 | 0 | 312500            | 19.6608       | 0          | 0          | 0            | 0 | 0 | 614400            |
|               |            | 1          | 0            | 0 | 0 | 625000            |               |            | 1          | 0            | 0 | 0 | 1228800           |
|               | 1          | 0          | 0            | 0 | 0 |                   |               | 1          | 0          | 0            | 0 | 0 |                   |
|               |            | 1          | 0            | 0 | 0 | 1250000           |               |            | 1          | 0            | 0 | 0 | 2457600           |
|               | Don't care | Don't care | 1            | 0 | 0 | 1666666           |               | Don't care | Don't care | 1            | 0 | 0 | 3276800           |
| 12            | 0          | 0          | 0            | 0 | 0 | 375000            | 20            | 0          | 0          | 0            | 0 | 0 | 625000            |
|               |            | 1          | 0            | 0 | 0 | 750000            |               |            | 1          | 0            | 0 | 0 | 1250000           |
|               | 1          | 0          | 0            | 0 | 0 |                   |               | 1          | 0          | 0            | 0 | 0 |                   |
|               |            | 1          | 0            | 0 | 0 | 1500000           | İ             |            | 1          | 0            | 0 | 0 | 2500000           |
|               | Don't care | Don't care | 1            | 0 | 0 | 2000000           |               | Don't care | Don't care | 1            | 0 | 0 | 3333333           |

Table 24.11 maximum bit rate for each operating frequency in asynchronous mode (2 of 2)

|               | SEMR sett  | ings       |              |   |   | Maximum           |               | SEMR sett | ings     |              |   |   | Maximum           |
|---------------|------------|------------|--------------|---|---|-------------------|---------------|-----------|----------|--------------|---|---|-------------------|
| PCLK<br>(MHz) | BGDM bit   | ABCS bit   | ABCSE<br>bit | n | N | bit rate<br>(bps) | PCLK<br>(MHz) | BGDM bit  | ABCS bit | ABCSE<br>bit | n | N | bit rate<br>(bps) |
| 12.288        | 0          | 0          | 0            | 0 | 0 | 384000            |               | •         |          |              |   |   |                   |
|               |            | 1          | 0            | 0 | 0 | 768000            |               |           |          |              |   |   |                   |
|               | 1          | 0          | 0            | 0 | 0 |                   |               |           |          |              |   |   |                   |
|               |            | 1          | 0            | 0 | 0 | 1536000           |               |           |          |              |   |   |                   |
|               | Don't care | Don't care | 1            | 0 | 0 | 2048000           |               |           |          |              |   |   |                   |
| 14            | 0          | 0          | 0            | 0 | 0 | 437500            |               |           |          |              |   |   |                   |
|               |            | 1          | 0            | 0 | 0 | 875000            |               |           |          |              |   |   |                   |
|               | 1          | 0          | 0            | 0 | 0 |                   |               |           |          |              |   |   |                   |
|               |            | 1          | 0            | 0 | 0 | 1750000           |               |           |          |              |   |   |                   |
|               | Don't care | Don't care | 1            | 0 | 0 | 2333333           |               |           |          |              |   |   |                   |
| 16            | 0          | 0          | 0            | 0 | 0 | 500000            |               |           |          |              |   |   |                   |
|               |            | 1          | 0            | 0 | 0 | 1000000           |               |           |          |              |   |   |                   |
|               | 1          | 0          | 0            | 0 | 0 |                   |               |           |          |              |   |   |                   |
|               |            | 1          | 0            | 0 | 0 | 2000000           | 1             |           |          |              |   |   |                   |
|               | Don't care | Don't care | 1            | 0 | 0 | 2666666           | [             |           |          |              |   |   |                   |

Table 24.12 Maximum bit rate with external clock input in asynchronous mode

| Maximum bit rate (bps) |                            |               |               |
|------------------------|----------------------------|---------------|---------------|
| PCLK (MHz)             | External input clock (MHz) | SEMR.ABCS = 0 | SEMR.ABCS = 1 |
| 8                      | 2.0000                     | 125000        | 250000        |
| 9.8304                 | 2.4576                     | 153600        | 307200        |
| 10                     | 2.5000                     | 156250        | 312500        |
| 12                     | 3.0000                     | 187500        | 375000        |
| 12.288                 | 3.0720                     | 192000        | 384000        |
| 14                     | 3.5000                     | 218750        | 437500        |
| 16                     | 4.0000                     | 250000        | 500000        |
| 17.2032                | 4.3008                     | 268800        | 537600        |
| 18                     | 4.5000                     | 281250        | 562500        |
| 19.6608                | 4.9152                     | 307200        | 614400        |
| 20                     | 5.0000                     | 312500        | 625000        |

Table 24.13 BBR settings for different bit rates in clock synchronous and simple SPI modes (1 of 2)

|                | Operating | Operating frequency PCLK (MHz) |    |     |    |     |    |     |  |  |  |  |  |  |  |  |
|----------------|-----------|--------------------------------|----|-----|----|-----|----|-----|--|--|--|--|--|--|--|--|
|                | 8         |                                | 10 |     | 16 |     | 20 |     |  |  |  |  |  |  |  |  |
| Bit rate (bps) | n N       |                                | n  | N   | n  | N   | n  | N   |  |  |  |  |  |  |  |  |
| 2.5 k          | 1         | 199                            | 1  | 249 | 2  | 99  | 2  | 124 |  |  |  |  |  |  |  |  |
| 5 k            | 1         | 99                             | 1  | 124 | 1  | 199 | 1  | 249 |  |  |  |  |  |  |  |  |
| 10 k           | 0         | 199                            | 0  | 249 | 1  | 99  | 1  | 124 |  |  |  |  |  |  |  |  |
| 25 k           | 0         | 79                             | 0  | 99  | 0  | 159 | 0  | 199 |  |  |  |  |  |  |  |  |
| 50 k           | 0         | 39                             | 0  | 49  | 0  | 79  | 0  | 99  |  |  |  |  |  |  |  |  |
| 100 k          | 0         | 19                             | 0  | 24  | 0  | 39  | 0  | 49  |  |  |  |  |  |  |  |  |

Table 24.13 BBR settings for different bit rates in clock synchronous and simple SPI modes (2 of 2)

|                | Operating | Operating frequency PCLK (MHz) |    |     |    |    |    |     |  |  |  |  |  |  |  |
|----------------|-----------|--------------------------------|----|-----|----|----|----|-----|--|--|--|--|--|--|--|
|                | 8         |                                | 10 |     | 16 |    | 20 |     |  |  |  |  |  |  |  |
| Bit rate (bps) | n         | N                              | n  | N   | n  | N  | n  | N   |  |  |  |  |  |  |  |
| 250 k          | 0         | 7                              | 0  | 9   | 0  | 15 | 0  | 19  |  |  |  |  |  |  |  |
| 500 k          | 0         | 3                              | 0  | 4   | 0  | 7  | 0  | 9   |  |  |  |  |  |  |  |
| 1 M            | 0         | 1                              |    |     | 0  | 3  | 0  | 4   |  |  |  |  |  |  |  |
| 2.5 M          |           |                                | 0  | 0*1 |    |    | 0  | 1   |  |  |  |  |  |  |  |
| 5 M            |           |                                |    |     |    |    | 0  | 0*1 |  |  |  |  |  |  |  |
| 7.5 M          |           |                                |    |     |    |    |    |     |  |  |  |  |  |  |  |

Note: Space: Setting prohibited.

Note 1. Continuous transmission or reception is not possible. After transmitting or receiving one frame of data, a 1-bit period elapses before starting to transmit or receive the next frame of data. The output of the synchronization clock is stopped for a 1-bit period. Therefore, it takes 9 bits worth of time to transfer one frame (8 bits) of data, and the average transfer rate is 8/9 times the bit rate.

Table 24.14 Maximum bit rate with external clock input in clock synchronous mode and simple SPI mode

| PCLK (MHz) | External input clock (MHz) | Maximum bit rate (Mbps) |
|------------|----------------------------|-------------------------|
| 8          | 1.3333                     | 1.3333333               |
| 10         | 1.6667                     | 1.6666667               |
| 12         | 2.0000                     | 2.0000000               |
| 14         | 2.3333                     | 2.3333333               |
| 16         | 2.6667                     | 2.6666667               |
| 18         | 3.0000                     | 3.0000000               |
| 20         | 3.3333                     | 3.3333333               |

Table 24.15 BBR settings for different bit rates in smart card interface mode (n = 0, S = 372) (1 of 2)

|                | Ope   | rating | frequency PCLI | K (MH | z) |           |               |     |           |              |       |           |  |
|----------------|-------|--------|----------------|-------|----|-----------|---------------|-----|-----------|--------------|-------|-----------|--|
|                | 7.142 | 24     |                | 10.00 |    |           | 10.7          | 136 |           | 13.00        | 13.00 |           |  |
| Bit rate (bps) | n     | N      | Error (%)      | n     | N  | Error (%) | n N Error (%) |     | Error (%) | n N Error (% |       | Error (%) |  |
| 9600           | 0     | 0      | 0.00           | 0     | 1  | -30       | 0             | 1   | -25       | 0            | 1     | -8.99     |  |

Table 24.15 BBR settings for different bit rates in smart card interface mode (n = 0, S = 372) (2 of 2)

|                | Operating frequency PCLK (MHz) |     |           |       |   |           |               |   |           |              |       |           |  |
|----------------|--------------------------------|-----|-----------|-------|---|-----------|---------------|---|-----------|--------------|-------|-----------|--|
|                | 14.28                          | 348 |           | 16.00 |   |           | 18.00         | ) |           | 20.00        | 20.00 |           |  |
| Bit rate (bps) | n                              | N   | Error (%) | n     | N | Error (%) | n N Error (%) |   | Error (%) | n N Error (% |       | Error (%) |  |
| 9600           | 0                              | 1   | 0.00      | 0     | 1 | 12.01     | 0             | 2 | -15.99    | 0            | 2     | -6.66     |  |

Table 24.16 Maximum bit rate for each operating frequency in smart card interface mode (S = 32)

| PCLK (MHz) | Maximum bit rate (bps) | n | N |
|------------|------------------------|---|---|
| 10.00      | 156250                 | 0 | 0 |
| 10.7136    | 167400                 | 0 | 0 |
| 13.00      | 203125                 | 0 | 0 |
| 16.00      | 250000                 | 0 | 0 |
| 18.00      | 281250                 | 0 | 0 |
| 20.00      | 312500                 | 0 | 0 |

Table 24.17 BBR settings for different bit rates in simple IIC mode


|                | Оре | erating f | requency PCL | K (MI    | Hz) |           |     |    |           |     |    |           |  |
|----------------|-----|-----------|--------------|----------|-----|-----------|-----|----|-----------|-----|----|-----------|--|
|                | 8   |           |              | 10       |     |           | 16  |    |           |     | 20 |           |  |
| Bit rate (bps) | n   | N         | Error (%)    | n N Erro |     | Error (%) | n N |    | Error (%) | n N |    | Error (%) |  |
| 10 k           | 0   | 24        | 0.0          | 0        | 30  | 0.8       | 1   | 12 | -3.8      | 1   | 15 | -2.3      |  |
| 25 k           | 0   | 9         | 0.0          | 0        | 12  | -3.8      | 1   | 4  | 0.0       | 1   | 5  | 4.2       |  |
| 50 k           | 0   | 4         | 0.0          | 0        | 5   | 4.2       | 1   | 2  | -16.7     | 1   | 2  | 4.2       |  |
| 100 k*1        | 0   | 2         | -16.7        | 0        | 3   | -21.9     | 0   | 4  | 0.0       | 0   | 6  | -10.7     |  |
| 250 k          | 0   | 0         | 0.0          | 0        | 0   | 25.0      | 0   | 1  | 0.0       | 0   | 2  | -16.7     |  |
| 350 k          | _   | _         | _            | -        | -   | _         | -   | _  | -         | 0   | 1  | -10.7     |  |
| 400 k*1        | _   | _         | _            | _        | _   | _         | _   | _  | _         | 0   | 1  | -21.9     |  |

Note 1. The bit rate of 100 kbps and 400 kbps indicates the set value at which the error is on the minus side.

Table 24.18 Minimum widths at SCLn high and low levels for different bit rates in simple IIC mode

|                   | 0 | perat | ing frequency PCLK (I                             | ИΗ | z)  |             |    |    |   |    |    |   |  |
|-------------------|---|-------|---|----|---|-------------|----|----|---|----|----|---|--|
|                   | 8 |       |   | 10 | )   |             | 10 | 3  |   | 20 |    |   |  |
| Bit rate<br>(bps) | n | N     | Minimum widths<br>at SCLn high/low<br>levels (µs) | n  | Minimum widths at SCLn high/low levels (µs) |             | n  | N  | Minimum widths<br>at SCLn high/low<br>levels (µs) | n  | N  | Minimum widths<br>at SCLn high/low<br>levels (µs) |  |
| 10 k              | 0 | 24    | 43.75/50.00                                       | 0  | 30  | 43.40/49.60 | 1  | 12 | 45.5/52.00  | 1  | 15 | 44.80/51.20                                       |  |
| 25 k              | 0 | 9     | 17.50/20.00                                       | 0  | 12  | 18.2/20.80  | 1  | 4  | 17.50/20.00                                       | 1  | 5  | 16.80/19.20                                       |  |
| 50 k              | 0 | 4     | 8.75/10.00  | 0  | 5   | 8.40/9.60   | 1  | 2  | 10.50/12.00                                       | 1  | 2  | 8.40/9.60   |  |
| 100 k             | 0 | 2     | 5.25/6.00   | 0  | 3   | 5.60/6.40   | 0  | 4  | 4.37/5.00   | 0  | 6  | 4.90/5.60   |  |
| 250 k             | 0 | 0     | 1.75/2.00   | 0  | 0   | 1.40/1.60   | 0  | 1  | 1.75/2.00   | 0  | 2  | 2.10/2.40   |  |
| 350 k             | - | _     | _   | _  | -   | _           | -  | _  | _   | 0  | 1  | 1.40/1.60   |  |
| 400 k             | - | _     | _   | -  | -   | _           | -  | _  | _   | 0  | 1  | 1.40/1.60   |  |

## 24.2.15 MDDR: Modulation Duty Register



MDDR corrects the bit rate adjusted by the BRR register.

When the BRME bit in SEMR is set to 1, the bit rate generated by the on-chip baud rate generator is evenly corrected using the settings in MDDR (M/256). Table 24.19 shows the relationship between the MDDR setting (M) and the bit rate (B).

The initial value of MDDR is 0xFF. Bit [7] in this register is fixed to 1.

The CPU can read the MDDR register, but this register is only writable when the TE and RE bits in SCR/SCR\_SMCI are 0.

## Table 24.19 Relationship between MDDR setting (M) and bit rate (B) when bit rate modulation function is used

B: Bit rate (bps)

M: MDDR setting (128 ≤ MDDR ≤ 256)

N: BRR setting for baud rate generator ( $0 \le N \le 255$ )

PCLK: Operating frequency (MHz)

n and S: Determined by the SMR/SMR\_SMCI and SCMR register settings as listed in Table 24.8 and Table 24.9 in section 24.2.14. BRR: Bit Rate Register.

x: Don't care

|  | SEM<br>setti |             |              |   |   |
|--|--------------|-------------|--------------|---|---|
| Mode                                       | BGDM<br>bit  | ABCS<br>bit | ABCSE<br>bit | BRR setting   | Error   |
| Asynchronous<br>multiprocessor<br>transfer | 0            | 0           | 0            | $N = \frac{\text{PCLK} \times 10^6}{64 \times 2^{2n-1} \times (256/M) \times B} - 1$      | Error(%) = $\left\{ \frac{\text{PCLK} \times 10^6}{B \times 64 \times 2^{2n-1} \times (256/M) \times (N+1)} - 1 \right\} \times 100$                              |
|  | 1            | 0           | 0            | $N = PCLK \times 10^6$  | ( DCLV v 10 <sup>6</sup>  |
|  | 0            | 1           |              |   | Error(%) = $\left\{ \frac{\text{PCLK} \times 10^6}{B \times 32 \times 2^{2n-1} \times (256/M) \times (N+1)} - 1 \right\} \times 100$                              |
|  | 1            | 1           |              |   | Error(%) = $\left\{ \frac{\text{PCLK} \times 10^6}{B \times 16 \times 2^{2n-1} \times (256/\text{M}) \times (N+1)} - 1 \right\} \times 100$                       |
|  | х            | х           | 1            | $N = \frac{\text{PCLK} \times 10^6}{12 \times 2^{2n-1} \times (256/M) \times B} - 1$      | Error(%) = $\left\{ \frac{\text{PCLK} \times 10^6}{B \times 12 \times 2^{2n-1} \times (256/M) \times (N+1)} - 1 \right\} \times 100$                              |
| Clock synchrono                            | us, sir      | nple S      | SPI*1        | $N = \frac{\text{PCLK} \times 10^6}{8 \times 2^{2n-1} \times (256/M) \times B} - 1$       | _   |
| Smart card interf                          | ace          |             |              | $N = \frac{\text{PCLK} \times 10^6}{S \times 2^{2n+1} \times (2^{56}/_{M}) \times B} - 1$ | Error(%) = $\left\{ \frac{\text{PCLK} \times 10^6}{B \times S \times 2^{2n+1} \times \left(\frac{256}{M}\right) \times \left(N+1\right)} - 1 \right\} \times 100$ |
| Simple IIC*2                               |              |             |              | $N = \frac{\text{PCLK} \times 10^6}{64 \times 2^{2n-1} \times (256/M) \times B} - 1$      | _   |

Note 1. Do not use this function in clock synchronous mode or in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).

Note 2. Adjust the bit rate so that the widths at high and low level of the SCLn output in simple IIC mode satisfy the IIC standard.

Table 24.20 and Table 24.21 list examples of N settings in BRR and M settings in MDDR in normal asynchronous mode.

Table 24.20 Examples of BRR and MDDR settings for multiple bit rates in asynchronous mode (1) (1 of 3)

|                | Opera | Operating frequency PCLK (MHz) |     |   |      |        |   |         |             |              |   |    |     |             |              |  |  |
|----------------|-------|--------------------------------|-----|---|------|--------|---|---------|-------------|--------------|---|----|-----|-------------|--------------|--|--|
|                | 8     |                                |     |   |      | 9.8304 |   |         |             |              |   | 10 |     |             |              |  |  |
| Bit rate (bps) |       |                                |     |   |      |        | N | М       | BGDM<br>bit | Error<br>(%) | n | N  | М   | BGDM<br>bit | Error<br>(%) |  |  |
| 38400          | 0     | 5                              | 236 | 0 | 0.03 | 0      | 7 | (256)*1 | 0           | 0.00         | 0 | 10 | 173 | 1           | -0.01        |  |  |
| 57600          | 0     | 3                              | 236 | 0 | 0.03 | 0      | 4 | 240     | 0           | 0.00         | 0 | 4  | 236 | 0           | 0.03         |  |  |
| 115200         | 0     | 1                              | 236 | 0 | 0.03 | 0      | 1 | 192     | 0           | 0.00         | 0 | 4  | 236 | 1           | 0.03         |  |  |
| 230400         | 0     | 0                              | 236 | 0 | 0.03 | 0      | 0 | 192     | 0           | 0.00         | 0 | 1  | 189 | 1           | 0.14         |  |  |
| 460800         | 0     | 0                              | 236 | 1 | 0.03 | 0      | 0 | 192     | 1           | 0.00         | 0 | 0  | 189 | 1           | 0.14         |  |  |



**Table 24.20** Examples of BRR and MDDR settings for multiple bit rates in asynchronous mode (1) (2 of 3)

|                | Operat | ting fred | uency P | CLK (MF     | lz)          |        |   |         |             |              |    |    |     |             |              |  |
|----------------|--------|-----------|---------|-------------|--------------|--------|---|---------|-------------|--------------|----|----|-----|-------------|--------------|--|
|                | 12     |           |         |             |              | 12.288 |   |         |             |              | 14 |    |     |             |              |  |
| Bit rate (bps) | n      | N         | М       | BGDM<br>bit | Error<br>(%) | n      | N | м       | BGDM<br>bit | Error<br>(%) | n  | N  | М   | BGDM<br>bit | Error<br>(%) |  |
| 38400          | 0      | 8         | 236     | 0           | 0.03         | 0      | 9 | (256)*1 | 0           | 0.00         | 0  | 16 | 191 | 1           | 0.00         |  |
| 57600          | 0      | 5         | 236     | 0           | 0.03         | 0      | 4 | 192     | 0           | 0.00         | 0  | 13 | 236 | 1           | 0.03         |  |
| 115200         | 0      | 2         | 236     | 0           | 0.03         | 0      | 4 | 192     | 1           | 0.00         | 0  | 6  | 236 | 1           | 0.03         |  |
| 230400         | 0      | 2         | 236     | 1           | 0.03         | 0      | 2 | 230     | 1           | -0.17        | 0  | 2  | 202 | 1           | -0.11        |  |
| 460800         | 0      | 0         | 157     | 1           | -0.18        | 0      | 0 | 154     | 1           | -0.26        | 0  | 0  | 135 | 1           | 0.14         |  |

**Table 24.20** Examples of BRR and MDDR settings for multiple bit rates in asynchronous mode (1) (3 of 3)

|                | Oper | Operating frequency PCLK (MHz) |     |             |              |        |    |         |             |              |    |    |     |             |              |  |
|----------------|------|--------------------------------|-----|-------------|--------------|--------|----|---------|-------------|--------------|----|----|-----|-------------|--------------|--|
|                | 16   |                                |     |             |              | 17.203 | 2  |         |             |              | 18 |    |     |             |              |  |
| Bit rate (bps) | n    | N                              | M   | BGDM<br>bit | Error<br>(%) | n      | N  | М       | BGDM<br>bit | Error<br>(%) | n  | N  | М   | BGDM<br>bit | Error<br>(%) |  |
| 38400          | 0    | 11                             | 236 | 0           | 0.03         | 0      | 13 | (256)*1 | 0           | 0.00         | 0  | 18 | 166 | 1           | -0.01        |  |
| 57600          | 0    | 7                              | 236 | 0           | 0.03         | 0      | 6  | 192     | 0           | 0.00         | 0  | 18 | 249 | 1           | -0.01        |  |
| 115200         | 0    | 3                              | 236 | 0           | 0.03         | 0      | 6  | 192     | 1           | 0.00         | 0  | 8  | 236 | 1           | 0.03         |  |
| 230400         | 0    | 1                              | 236 | 0           | 0.03         | 0      | 3  | 219     | 1           | -0.20        | 0  | 1  | 210 | 0           | 0.14         |  |
| 460800         | 0    | 1                              | 236 | 1           | 0.03         | 0      | 1  | 219     | 1           | -0.20        | 0  | 0  | 210 | 0           | 0.14         |  |

Note 1. In this example, ABCS and ABCSE in SEMR are 0. SEMR.BRME = 0 (M = 256) disables the bit rate modulation function.

**Table 24.21** Examples of BRR and MDDR settings for different bit rates in asynchronous mode (2)

|                   | Oper  | ating fro | quency Po | ^I K /MH-    | <b>7</b> )   |    |    |     |              | -            |  |  |
|-------------------|-------|-----------|-----------|--------------|--------------|----|----|-----|--------------|--------------|--|--|
|                   | 19.66 |           | quericy i | JEIX (IVIII) | -,           | 20 |    |     |              |              |  |  |
| Bit rate<br>(bps) | n     | N         | M         | BGDM<br>bit  | Error<br>(%) | n  | N  | M   | BGD<br>M bit | Error<br>(%) |  |  |
| 38400             | 0     | 15        | (256)*1   | 0            | 0.00         | 0  | 10 | 173 | 0            | -0.01        |  |  |
| 57600             | 0     | 9         | 240       | 0            | 0.00         | 0  | 9  | 236 | 0            | 0.03         |  |  |
| 115200            | 0     | 4         | 240       | 0            | 0.00         | 0  | 4  | 236 | 0            | 0.03         |  |  |
| 230400            | 0     | 1         | 192       | 0            | 0.00         | 0  | 4  | 236 | 1            | 0.03         |  |  |
| 460800            | 0     | 0         | 192       | 0            | 0.00         | 0  | 0  | 189 | 0            | 0.14         |  |  |


Note 1. In this example, ABCS and ABCSE in SEMR are 0.

SEMR.BRME = 0 (M = 256) disables the bit rate modulation function.

#### 24.2.16 SEMR: Serial Extended Mode Register

Base address:  $SCIn = 0x4007_0000 + 0x0020 \times n (n = 9)$ 

Offset address: 0x07



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | _      | This bit is read as 0. The write value should be 0. | R/W |

| Bit | Symbol  | Function  | R/W   |
|-----|---------|---|-------|
| 1   | _       | This bit is read as 0. The write value should be 0.   | R/W   |
| 2   | BRME    | Bit Rate Modulation Enable  0: Disable bit rate modulation function  1: Enable bit rate modulation function   | R/W*1 |
| 3   | ABCSE   | Asynchronous Mode Extended Base Clock Select 1 Valid only in asynchronous mode with SCR.CKE[1] = 0.  0: Clock cycles for 1-bit period determined by combination of the BGDM and ABCS bits in the SEMR register  1: Baud rate is 6 base clock cycles for 1-bit period  | R/W*1 |
| 4   | ABCS    | Asynchronous Mode Base Clock Select Valid only in asynchronous mode.  0: Select 16 base clock cycles for 1-bit period 1: Select 8 base clock cycles for 1-bit period  | R/W*1 |
| 5   | NFEN    | Digital Noise Filter Function Enable The NFEN bit must be 0 in all other modes.  0: In asynchronous mode: Disable noise cancellation function for RXDn input signal In simple I <sup>2</sup> C mode: Disable noise cancellation function for SCLn and SDAn input signals  1: In asynchronous mode: Enable noise cancellation function for RXDn input signal In simple I <sup>2</sup> C mode: Enable noise cancellation function for SCLn and SDAn input signals |       |
| 6   | BGDM    | Baud Rate Generator Double-Speed Mode Select Valid only in asynchronous mode with SCR.CKE[1] = 0.  0: Output clock from baud rate generator with normal frequency 1: Output clock from baud rate generator with doubled frequency   | R/W*1 |
| 7   | RXDESEL | Asynchronous Start Bit Edge Detection Select Valid only in asynchronous mode.  0: Detect low level on RXDn pin as start bit 1: Detect falling edge of RXDn pin as start bit   | R/W*1 |

Note 1. Writable only when the TE and RE bits in SCR/SCR\_SMCI are 0 (both serial transmission and reception are disabled).

The SEMR register selects the clock source for the 1-bit period in asynchronous mode.

#### **BRME** bit (Bit Rate Modulation Enable)

The BRME bit enables or disables the bit rate modulation function. The bit rate generated by the on-chip baud rate generator is evenly corrected when this function is enabled.

## ABCSE bit (Asynchronous Mode Extended Base Clock Select 1)

The ABCSE bit sets the pulse number for the base clock in a 1-bit period to 6, and the double-frequency clock is output from the baud rate generator. When the bit rate is set to 6 while dividing the bus clock frequency, use this bit and set SMR.CKS[1:0] = 00b and BRR = 0.

Set it to 0 in modes other than asynchronous mode. Even in asynchronous mode, set it to 0 when using external clock.

#### ABCS bit (Asynchronous Mode Base Clock Select)

The ABCS bit selects the number of clock cycles for a 1-bit period.

## NFEN bit (Digital Noise Filter Function Enable)

The NFEN bit enables or disables the digital noise filter function.

When the digital noise filter function is enabled:

- Noise cancellation is applied to the RXDn input signal in asynchronous mode
- Noise cancellation is applied to the SDAn and SCLn input signals in simple I<sup>2</sup>C mode

In all other modes, set the NFEN bit to 0 to disable the digital noise filter function. When the function is disabled, input signals are transferred as received.



#### **BGDM** bit (Baud Rate Generator Double-Speed Mode Select)

The BGDM bit selects whether or not to double the base clock frequency output from the baud rate generator.

The BGDM bit is valid when the on-chip baud rate generator is selected as the clock source (SCR.CKE[1] = 0) in asynchronous mode (SMR.CM = 0). When external clock is selected (SCR.CKE[1] = 1), set it to 0. The base clock is generated by the clock output from the baud rate generator. When the BGDM bit is set to 1, the base clock cycle is halved and the bit rate is doubled.

Set this bit to 0 in modes other than asynchronous mode.

#### **RXDESEL bit (Asynchronous Start Bit Edge Detection Select)**

The RXDESEL bit selects the detection method of the start bit for reception in asynchronous mode. When a break occurs, data reception operation depends on the setting of this bit. Set this bit to 1 when reception must be stopped while a break occurs or when reception must be started without keeping the RXDn pin input at the high level for the period of one data frame or longer after completion of the break.

Set this bit to 0 in modes other than asynchronous mode.

## 24.2.17 SNFR: Noise Filter Setting Register

Base address: SCIn = 0x4007\_0000 + 0x0020 × n (n = 9)

Offset address: 0x08

Bit position: 7 6 5 4 3 2 1 0

Bit field: - - - - NFCS[2:0]

Value after reset: 0 0 0 0 0 0 0 0 0

| Bit | Symbol    | Function   | R/W   |
|-----|-----------|--|-------|
| 2:0 | NFCS[2:0] | Noise Filter Clock Select In asynchronous mode, selects the standard setting for the base clock. In simple I <sup>2</sup> C mode, selects the standard settings for the clock source of the on-chip baud rate generator selected in the SMR.CKS[1:0] bits.   | R/W*1 |
|     |           | <ul> <li>0 0 0: In asynchronous mode: Use clock signal divided by 1 with noise filter In simple I<sup>2</sup>C mode: Setting prohibited</li> <li>0 0 1: In asynchronous mode: Setting prohibited In simple I<sup>2</sup>C mode: Use clock signal divided by 1 with noise filter</li> <li>0 1 0: In asynchronous mode: Setting prohibited In simple I<sup>2</sup>C mode: Use clock signal divided by 2 with noise filter</li> <li>0 1 1: In asynchronous mode: Setting prohibited In simple I<sup>2</sup>C mode: Use clock signal divided by 4 with noise filter</li> <li>1 0 0: In asynchronous mode: Setting prohibited In simple I<sup>2</sup>C mode: Use clock signal divided by 8 with noise filter</li> <li>Others: Setting prohibited</li> </ul> |       |
| 7:3 | _         | These bits are read as 0. The write value should be 0.   | R/W   |

Note 1. Writing to these bits is only possible when the RE and TE bits in SCR/SCR\_SMCI are 0 (serial reception and transmission disabled).

The SNFR register sets the digital noise filter clock.

## NFCS[2:0] bits (Noise Filter Clock Select)

The NFCS[2:0] bits select the sampling clock for the digital noise filter. To use the noise filter in asynchronous mode, set these bits to 000b. In simple I<sup>2</sup>C mode, when 32 clocks are selected as one bit period in the basic clock selection bits of the SEMR register, set the NFCS [2: 0] bits in the range from 001b to 100b. When any other value is selected for the basic clock selection bit, set the NFCS bit to 001b.



## 24.2.18 SIMR1 : IIC Mode Register 1

Base address: SCIn = 0x4007\_0000 + 0x0020 × n (n = 9)

Offset address: 0x09

Bit position: 7 6 5 4 3 2 1 0

Bit field: IICDL[4:0] - - IICM

Value after reset: 0 0 0 0 0 0 0 0 0

| Bit | Symbol     | Function   | R/W   |
|-----|------------|--|-------|
| 0   | IICM       | Simple IIC Mode Select  0: SCMR.SMIF = 0: Asynchronous mode (including multi-processor mode), clock synchronous mode, or simple SPI mode     SCMR.SMIF = 1: Smart card interface mode  1: SCMR.SMIF = 0: Simple IIC mode     SCMR.SMIF = 1: Setting prohibited | R/W*1 |
| 2:1 | _          | These bits are read as 0. The write value should be 0.   | R/W   |
| 7:3 | IICDL[4:0] | SDAn Delay Output Select SDAn signal output delay in cycles of the clock signal from the on-chip baud rate generator.  0x00: No output delay Others: (IICDL - 1) to (IICDL) cycles   | R/W*1 |

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (both serial transmission and reception are disabled).

SIMR1 selects simple IIC mode and the number of delay stages for the SDAn output.

#### **IICM bit (Simple IIC Mode Select)**

In combination with the SCMR.SMIF bit, the IICM bit selects the operating mode.

#### IICDL[4:0] bits (SDAn Delay Output Select)

The IICDL[4:0] bits specify an output delay on the SDAn pin relative to the falling edge of the output on the SCLn pin.

The available delay settings range from no delay to 31 cycles, with the clock signal from the on-chip baud rate generator as the base. The signal obtained by frequency-dividing PCLK by the divisor set in SMR.CKS[1:0] is supplied as the clock signal from the on-chip baud rate generator. Set 00000b to IICDL[4:0] bits unless operation is in simple IIC mode. In simple IIC mode, set the bits to a value in the range from 00001b to 11111b.


Table 24.22 Settable value of IICDL[4: 0] bits in each communication mode

| Communication mode         | ABCS       | Settable value of IICDL[4:0] bits |
|----------------------------|------------|-----------------------------------|
| Other than simple IIC mode | Don't care | 00000Ь                            |
| Simple IIC mode            | 0          | 00001b to 11111b                  |
|                            | 1          | 00001b to 00100b                  |

## 24.2.19 SIMR2 : IIC Mode Register 2

Base address:  $SCIn = 0x4007\_0000 + 0x0020 \times n (n = 9)$ 

Offset address: 0x0A





| Bit | Symbol  | Function  | R/W   |
|-----|---------|---|-------|
| 0   | IICINTM | IIC Interrupt Mode Select  0: Use ACK/NACK interrupts  1: Use reception and transmission interrupts | R/W*1 |
| 1   | IICCSC  | Clock Synchronization  0: Do not synchronize with clock signal  1: Synchronize with clock signal    | R/W*1 |
| 4:2 | _       | These bits are read as 0. The write value should be 0.  | R/W   |
| 5   | IICACKT | ACK Transmission Data  0: ACK transmission  1: NACK transmission and ACK/NACK reception             | R/W   |
| 7:6 | _       | These bits are read as 0. The write value should be 0.  | R/W   |

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (serial reception and transmission disabled).

SIMR2 selects how reception and transmission are controlled in simple IIC mode.

#### **IICINTM bit (IIC Interrupt Mode Select)**

The IICINTM bit selects the sources of interrupt requests in simple IIC mode.

#### **IICCSC** bit (Clock Synchronization)

Set the IICCSC bit to 1 if the internally generated SCLn clock signal is to be synchronized when the SCLn pin is driven low because a wait was inserted by another other device.


The SCLn clock signal is not synchronized if the IICCSC bit is 0. The SCLn clock signal is generated according to the rate selected in the BRR register regardless of the level being input on the SCLn pin.

Set the IICCSC bit to 1 except during debugging.

#### **IICACKT bit (ACK Transmission Data)**

Transmitted data contains ACK bits. Set the IICACKT bit to 1 when ACK and NACK bits are received.

## 24.2.20 SIMR3 : IIC Mode Register 3



| Bit | Symbol     | Function  | R/W   |
|-----|------------|---|-------|
| 0   | IICSTAREQ  | Start Condition Generation  | R/W   |
|     |            | <ul> <li>0: Do not generate start condition</li> <li>1: Generate start condition*1 *3 *5 *6</li> </ul>  |       |
| 1   | IICRSTAREQ | Restart Condition Generation  | R/W   |
|     |            | <ul> <li>0: Do not generate restart condition</li> <li>1: Generate restart condition*2 *3 *5 *6</li> </ul>  |       |
| 2   | IICSTPREQ  | Stop Condition Generation   | R/W   |
|     |            | <ul> <li>0: Do not generate stop condition</li> <li>1: Generate stop condition*2 *3 *5 *6</li> </ul>  |       |
| 3   | IICSTIF    | Issuing of Start, Restart, or Stop Condition Completed Flag   | R/W*4 |
|     |            | <ul> <li>0: No requests are being made for generating conditions, or a condition is being generated</li> <li>1: Generation of start, restart, or stop condition is complete.</li> <li>When 0 is written to IICSTIF, it is set to 0*4</li> </ul> |       |



| Bit | Symbol       | Function   | R/W |
|-----|--------------|--|-----|
| 5:4 | IICSDAS[1:0] | SDAn Output Select 0 0: Output serial data 0 1: Generate start, restart, or stop condition 1 0: Output low on SDAn pin 1 1: Drive SDAn pin to high-impedance state   | R/W |
| 7:6 | IICSCLS[1:0] | SCLn Output Select  0 0: Output serial clock 0 1: Generate start, restart, or stop condition 1 0: Output low on SCLn pin 1 1: Drive SCLn pin to high-impedance state | R/W |

- Note 1. Only generate a start condition after checking the bus state and confirming that the bus is free.
- Note 2. Generate a restart or stop condition after checking the bus state and confirming that the bus is busy.
- Note 3. Do not set more than one of the IICSTAREQ, IICRSTAREQ, and IICSTPREQ bits to 1 at a given time.
- Note 4. Write only 0. When 1 is written, the value is ignored.
- Note 5. Execute the generation of a condition after the value of the IICSTIF flag is 0.
- Note 6. Do not write 0 to this bit while it is 1. Generation of a condition is suspended by writing 0 to this bit while it is 1.

The SIMR3 register is used to control the start, restart, and stop conditions in the simple I<sup>2</sup>C mode, and to hold the SSDAn and SSCLn pins at fixed levels.

#### **IICSTAREQ** bit (Start Condition Generation)

When a start condition is to be generated, set both IICSDAS[1:0] and IICSCLS[1:0] to 01b in addition to setting the IICSTAREQ bit to 1.

[Setting condition]

• On writing 1 to the bit.

[Clearing condition]

• On completion of start condition generation.

#### **IICRSTAREQ** bit (Restart Condition Generation)

When a restart condition is to be generated, set both IICSDAS[1:0] and IICSCLS[1:0] to 01b in addition to setting the IICRSTAREQ bit to 1.

[Setting condition]

• On writing 1 to the bit.

[Clearing condition]

• On completion of restart condition generation.

#### **IICSTPREQ** bit (Stop Condition Generation)

When a stop condition is to be generated, set both IICSDAS[1:0] and IICSCLS[1:0] to 01b in addition to setting the IICSTPREQ bit to 1.

[Setting condition]

• On writing 1 to the bit.

[Clearing condition]

• On completion of stop condition generation.

## IICSTIF flag (Issuing of Start, Restart, or Stop Condition Completed Flag)

After generating a condition, the IICSTIF flag indicates that the condition generation is complete. When using the IICSTAREQ, IICRSTAREQ, or IICSTPREQ bit to cause generation of a condition, do so after setting the IICSTIF flag to 0.

When the IICSTIF flag is 1 while an interrupt request is enabled by setting the SCR.TEIE bit, an STI request is output.

[Setting condition]

• On completion of a start, restart, or stop condition generation.



If the setting condition conflicts with any of the clearing conditions for the flag, the clearing condition takes precedence.

#### [Clearing conditions]

- On writing 0 to the bit. After writing 0 to the IICSTIF bit, read the bit to check that it is actually set to 0.
- On writing 0 to the SIMR1.IICM bit when operation is not in simple IIC mode.
- On writing 0 to the SCR.TE bit.


#### IICSDAS[1:0] bits (SDAn Output Select)

The IICSDAS[1:0] bits control output from the SDAn pin. Set IICSDAS[1:0] and IICSCLS[1:0] to the same value during normal operations.

#### IICSCLS[1:0] bits (SCLn Output Select)

The IICSCLS[1:0] bits control output from the SCLn pin. Set IICSDAS[1:0] and IICSCLS[1:0] to the same value during normal operations.

## 24.2.21 SISR : IIC Status Register




| Bit | Symbol  | Function                         | R/W |
|-----|---------|----------------------------------|-----|
| 0   | IICACKR | ACK Reception Data Flag          | R   |
|     |         | 0: ACK received 1: NACK received |     |
| 1   | _       | This bit is read as 0.           | R   |
| 2   | _       | The read value is undefined.     | R   |
| 3   | _       | This bit is read as 0.           | R   |
| 5:4 | _       | The read value is undefined.     | R   |
| 7:6 | _       | These bits are read as 0.        | R   |

SISR monitors the state in simple IIC mode.

## **IICACKR flag (ACK Reception Data Flag)**

Received ACK and NACK bits can be read from the IICACKR flag. The IICACKR flag is updated on the rising edge of the SCLn clock for the received ACK/NACK bit.

## 24.2.22 SPMR: SPI Mode Register





| Bit | Symbol | Function   | R/W   |
|-----|--------|--|-------|
| 0   | SSE    | SSn Pin Function Enable  0: Disable SSn pin function  1: Enable SSn pin function   | R/W*1 |
| 1   | CTSE   | CTS Enable  0: Disable CTS function (enable RTS output function)  1: Enable CTS function   | R/W*1 |
| 2   | MSS    | Master Slave Select  0: Transmit through TXDn pin and receive through RXDn pin (master mode)  1: Receive through TXDn pin and transmit through RXDn pin (slave mode) | R/W*1 |
| 3   | _      | This bit is read as 0. The write value should be 0.  | R/W   |
| 4   | MFF    | Mode Fault Flag  0: No mode fault error  1: Mode fault error   | R/W*2 |
| 5   | _      | This bit is read as 0. The write value should be 0.  | R/W   |
| 6   | CKPOL  | Clock Polarity Select  0: Do not invert clock polarity  1: Invert clock polarity   | R/W*1 |
| 7   | СКРН   | Clock Phase Select  0: Do not delay clock 1: Delay clock   | R/W*1 |

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (both serial transmission and reception are disabled).

SPMR selects the extension settings in asynchronous and clock synchronous modes.

#### SSE bit (SSn Pin Function Enable)

Set the SSE bit to 1 to use the SSn pin to control transmission and reception in simple SPI mode. Set this bit to 0 in all other modes. In simple SPI mode, when master mode is selected (SCR.CKE[1:0] = 00b and SPMR.MSS = 0) and there is a single master, the SSn pin on the master side is not required to control reception and transmission. In such a case, set the SSE bit to 0. Do not set both the SSE and CTSE bits to 1. If this setting is made, operation is the same as that when these bits are set to 0.

#### **CTSE bit (CTS Enable)**

Set the CTSE bit to 1 if the SSn pin is to be used for inputting the CTS control signal to control transmission and reception. The RTS signal is output when this bit is set to 0. Set this bit to 0 in smart card interface mode, simple SPI mode, and simple IIC mode. Do not set both the CTSE and SSE bits to 1. If this setting is made, operation is the same as that when these bits are set to 0.

#### MSS bit (Master Slave Select)

The MSS bit selects master or slave operation in simple SPI mode. The functions of the TXDn and RXDn pins are reversed when this bit is set to 1, so that data is received through the TXDn pin and transmitted through the RXDn pin.

Set this bit to 0 in modes other than simple SPI mode.

## MFF flag (Mode Fault Flag)

The MFF flag indicates mode fault errors. In a multi-master configuration, determine the mode fault error occurrence by reading this flag.

[Setting condition]

• When input on the SSn pin is low during master operation in simple SPI mode (SSE bit = 1 and MSS bit = 0).

[Clearing condition]

• On writing 0 to the bit after it is read as 1.



Note 2. Only 0 can be written to this bit, to clear the flag.

## **CKPOL** bit (Clock Polarity Select)

The CKPOL bit selects the polarity of the clock signal output through the SCKn pin. See Figure 24.54 for details. Set the CKPOL bit to 0 in all modes other than simple SPI mode and clock synchronous mode.

#### **CKPH bit (Clock Phase Select)**

0

0

The CKPH bit selects the phase of the clock signal output through the SCKn pin. See Figure 24.54 for details. Set the CKPH bit to 0 in all modes other than simple SPI mode and clock synchronous mode.


## 24.2.23 CDR: Compare Match Data Register

0

0

n

0



0

| Bit  | Symbol    | Function   | R/W |
|------|-----------|--|-----|
| 8:0  | CMPD[8:0] | Compare Match Data Holds compare data pattern for address match wakeup function. | R/W |
| 15:9 | _         | These bits are read as 0. The write value should be 0.                           | R/W |

0

0

0

0

0

0

0

0

The CDR register sets the compare data for the address match function.

#### CMPD[8:0] bits (Compare Match Data)

The CMPD[8:0] bits set the data to be compared to receive data for the address match function, when the address match function is enabled (DCCR.DCME = 1).

Three bit lengths are available:

Value after reset:

- CMPD[6:0] with 7-bit length
- CMPD[7:0] with 8-bit length
- CMPD[8:0] with 9-bit length

## 24.2.24 DCCR: Data Compare Match Control Register

Base address:  $SCIn = 0x4007_{0000} + 0x0020 \times n (n = 9)$ Offset address: 0x13 Bit position: 4 3 0 IDSEL DFER DPER DCMF DCMF Bit field: Value after reset: 1 0 0 0 0 0 0

| Bit | Symbol | Function   | R/W     |
|-----|--------|--|---------|
| 0   | DCMF   | Data Compare Match Flag                                | R/(W)*1 |
|     |        | 0: Not matched<br>1: Matched                           |         |
| 2:1 | _      | These bits are read as 0. The write value should be 0. | R/W     |
| 3   | DPER   | Data Compare Match Parity Error Flag                   | R/(W)*1 |
|     |        | No parity error occurred     Parity error occurred     |         |
| 4   | DFER   | Data Compare Match Framing Error Flag                  | R/(W)*1 |
|     |        | No framing error occurred     Framing error occurred   |         |

| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 5   | _      | This bit is read as 0. The write value should be 0.   | R/W |
| 6   | IDSEL  | ID Frame Select Valid only in asynchronous mode, including multi-processor mode.                        | R/W |
|     |        | O: Always compare data regardless of the MPB bit value D: Only compare data when MPB bit = 1 (ID frame) |     |
| 7   | DCME   | Data Compare Match Enable Valid only in asynchronous mode, including multi-processor mode.              | R/W |
|     |        | Disable address match function     Enable address match function  |     |

Note 1. Only 0 can be written, to clear the flag after reading 1.

The DCCR register controls the address match function.

#### **DCMF flag (Data Compare Match Flag)**

The DCMF flag indicates that the SCI detected a receive data match with the comparison data (CDR.CMPD).

#### [Setting condition]

• On match of the comparison data (CDR.CMPD) with the receive data when DCCR.DCME = 1.

#### [Clearing condition]

• When 0 is written after 1 is read from DCMF.

Clearing the SCR.RE bit to 0 does not affect the DCMF flag, which retains its previous value.

### **DPER flag (Data Compare Match Parity Error Flag)**

The DPER flag indicates that a parity error occurred on address match detection (receive data match detection).

#### [Setting condition]

• When a parity error is detected in a frame in which an address match is detected.

#### [Clearing conditions]

• When 0 is written after 1 is read from DPER.

When the SCR.RE bit is set to 0 (serial reception is disabled), the DPER flag is not affected and retains its previous value.

#### **DFER flag (Data Compare Match Framing Error Flag)**

The DFER flag indicates that a framing error occurred on address match detection (receive data match detection). [Setting conditions]

• When a stop bit of a frame in which an address match is detected is 0.

When in 2-stop-bit mode, only the first bit of the stop bits is checked for a value of 1 (the second stop bit is not checked).

## [Clearing conditions]

• When 0 is written after 1 is read from DFER.

When the SCR.RE bit is set to 0 (serial reception is disabled), the DFER flag is not affected and retains its previous value.

## IDSEL bit (ID Frame Select)

The IDSEL bit selects whether to compare data regardless of the MPB bit value or to compare data only when MPB = 1 (ID frame), when the address match function is enabled.

#### **DCME** bit (Data Compare Match Enable)


The DCME bit enables or disables the address match function (data compare match function).



If the SCI detects a match to the comparison data (CDR.CMPD) with the receive data, the DCME bit clears automatically, after which SCI operation mode is in normal receive mode. See section 24.3.6. Address Match (Receive Data Match Detection) Function.

The write value must be 0 for all modes other than asynchronous mode.

## 24.2.25 SPTR : Serial Port Register



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | RXDMON | Serial Input Data Monitor<br>Indicates the state of the RXDn pin.  | R   |
|     |        | <ul><li>0: RXDn terminal is the low level.</li><li>1: RXDn terminal is the High level.</li></ul>                     |     |
| 1   | SPB2DT | Serial Port Break Data Select Selects the output level of the TXDn pin when SCR.TE = 0.                              | R/W |
|     |        | <ul><li>0: Low level is output in TXDn terminal.</li><li>1: High level is output in TXDn terminal.</li></ul>         |     |
| 2   | SPB2IO | Serial Port Break I/O Selects whether the value of SPB2DT is output to TXDn pin.                                     | R/W |
|     |        | <ul><li>0: Do not output value of SPB2DT bit on TXDn pin</li><li>1: Output value of SPB2DT bit on TXDn pin</li></ul> |     |
| 7:3 | _      | These bits are read as 0. The write value should be 0.   | R/W |

The SPTR register provides confirmation of the serial reception pin (RXDn pin) status and sets the transmission pin status. This register can only be used in asynchronous mode.

The TXDn pin status is determined by the combination of SCR.TE, SPTR.SPB2IO, and SPTR.SPB2DT settings, as shown in Table 24.23.

Table 24.23 TXDn pin status

| Value of SCR.TE | Value of SPTR.SPB2IO | Value of SPTR.SPB2DT | TXDn pin status                |
|-----------------|----------------------|----------------------|--------------------------------|
| 0               | 0                    | _                    | Hi-Z (initial value)           |
| 0               | 1                    | 0                    | Low level output               |
| 0               | 1                    | 1                    | High level output              |
| 1               | _                    | _                    | Serial transmit data is output |

Note: —: Do not care.

Note: Use the SPTR register in asynchronous mode only. Using this register in any other mode is not guaranteed.

## 24.3 Operation in Asynchronous Mode

Figure 24.2 shows the general format for asynchronous serial communications. One frame consists of a start bit (low level), transmit or receive data, a parity bit, and stop bits (high level). In asynchronous serial communications, the communications line is usually held in the mark state (high level).

The SCI monitors the communications line. When the SCI detects a low, it regards that as a start bit and starts serial communication.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communications. Both the transmitter and receiver have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.






Figure 24.2 Data format in asynchronous serial communications with 8-bit data, parity bit, and 2 stop bits

## 24.3.1 Serial Data Transfer Format

Table 24.24 lists the serial data transfer formats that can be used in asynchronous mode. Any of 18 transfer formats can be selected with the SMR and SCMR settings. For details on the multi-processor function, see section 24.4. Multi-Processor Communication Function.

Table 24.24 Serial transfer formats in asynchronous mode (1 of 2)

| SCMR<br>setting | SMR se | Serial transfer format and frame length |    |      |    |         |          |          |       |   |   |   |    |           |           |           |           |
|-----------------|--------|---|----|------|----|---------|----------|----------|-------|---|---|---|----|-----------|-----------|-----------|-----------|
| CHR1            | CHR    | PE                                      | MP | STOP | 1  | 2       | <b>3</b> | <b>4</b> | 5<br> | 6 | 7 | 8 | 9  | <b>10</b> | <b>11</b> | <b>12</b> | <b>13</b> |
| 0               | 0      | 0                                       | 0  | 0    | ST | 9-bit o | data     |          |       |   |   |   |    |           | SP        | _         |           |
| 0               | 0      | 0                                       | 0  | 1    | ST | 9-bit   | data     |          |       |   |   |   |    |           | SP        | SP        | =         |
| 0               | 0      | 1                                       | 0  | 0    | ST | 9-bit o | data     |          |       |   |   |   |    |           | Р         | SP        | _         |
| 0               | 0      | 1                                       | 0  | 1    | ST | 9-bit o | data     |          |       |   |   |   |    |           | Р         | SP        | SP        |
| 1               | 0      | 0                                       | 0  | 0    | ST | 8-bit   | data     |          |       |   |   |   |    | SP        | _         |           |           |
| 1               | 0      | 0                                       | 0  | 1    | ST | 8-bit   | data     |          |       |   |   |   |    | SP        | SP        | _         |           |
| 1               | 0      | 1                                       | 0  | 0    | ST | 8-bit   | data     |          |       |   |   |   |    | Р         | SP        | _         |           |
| 1               | 0      | 1                                       | 0  | 1    | ST | 8-bit   | data     |          |       |   |   |   |    | Р         | SP        | SP        | =         |
| 1               | 1      | 0                                       | 0  | 0    | ST | 7-bit o | data     |          |       |   |   |   | SP | _         |           |           |           |
| 1               | 1      | 0                                       | 0  | 1    | ST | 7-bit o | data     |          |       |   |   |   | SP | SP        | _         |           |           |
| 1               | 1      | 1                                       | 0  | 0    | ST | 7-bit o | data     |          |       |   |   |   | Р  | SP        | _         |           |           |
| 1               | 1      | 1                                       | 0  | 1    | ST | 7-bit d | data     |          |       |   |   |   | Р  | SP        | SP        | _         |           |

Table 24.24 Serial transfer formats in asynchronous mode (2 of 2)

| SCMR<br>setting | SMR setting |    |    |      | Serial transfer format and frame length |                      |          |          |          |          |          |          |     |           |           |           |           |
|-----------------|-------------|----|----|------|---|----------------------|----------|----------|----------|----------|----------|----------|-----|-----------|-----------|-----------|-----------|
| CHR1            | CHR         | PE | MP | STOP | 1                                       | 2                    | <b>3</b> | <b>4</b> | <b>5</b> | <b>6</b> | <b>7</b> | <b>8</b> | 9   | <b>10</b> | <b>11</b> | <b>12</b> | <b>13</b> |
| 0               | 0           | -  | 1  | 0    | ST                                      | 9-bit c              | lata     |          |          |          |          |          |     |           | МРВ       | SP        | _         |
| 0               | 0           | _  | 1  | 1    | ST                                      | T 9-bit data         |          |          |          |          |          |          |     | МРВ       | SP        | SP        |           |
| 1               | 0           | _  | 1  | 0    | ST                                      | 8-bit c              | lata     |          |          |          |          |          |     | MPB       | SP        | -         |           |
| 1               | 0           | _  | 1  | 1    | ST                                      | 8-bit data MPB       |          |          |          |          |          |          | SP  | SP        | _         |           |           |
| 1               | 1           | _  | 1  | 0    | ST                                      | 7-bit c              | lata     |          |          |          |          |          | MPB | SP        | _         |           |           |
| 1               | 1           | _  | 1  | 1    | ST                                      | ST 7-bit data MPB SP |          |          |          |          |          |          |     | SP        | -         |           |           |

ST: Start bit SP: Stop bit P: Parity bit

MPB: Multi-processor bit

## 24.3.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a base clock with a frequency of 16 times\*1 the bit rate.

In reception, the SCI samples the falling edge of the start bit using the base clock, and performs internal synchronization.

Because receive data is sampled on the rising edge of the 8th pulse\*1 of the base clock, data is latched at the middle of each bit, as shown in Figure 24.3 The reception margin in asynchronous mode is determined by the following formula (1):

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5)F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100 \; [\%] \quad ... \quad \text{Formula (1)}$$

Note: M: Reception margin

N: Ratio of bit rate to clock

(N = 16 when SEMR.ABCSE = 0 and SEMR.ABCS = 0,

N = 8 when SEMR.ABCS = 1,

N = 6 when SEMR.ABCSE = 1)

D: Duty cycle of clock (D = 0.5 to 1.0)

L: Frame length (L = 9 to 13)

F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined using the following formula:  $M = \{0.5 - 1/(2 \times 16)\} \times 100 \text{ (\%)} = 46.875 \text{ \%}$ 

This represents the computed value. Renesas recommends a margin of 20% to 30% in system design.

Note 1. In this example, the SEMR.ABCS bit is 0 and the SEMR.ABCSE is 0. When the ABCS bit is 1 and the ABCSE bit is 0, a frequency of 8 times the bit rate is used as a base clock, and receive data is sampled on the rising edge of the 4th pulse of the base clock.

When the ABCSE bit is 1, a sextuple frequency of a bit rate is used as a base clock, and receive data is sampled on the rising edge of the 3rd pulse of the base clock.




Figure 24.3 Receive data sampling timing in asynchronous mode

#### 24.3.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input to the SCKn pin can be selected as the transfer clock of the SCI, based on the SMR.CM and SCR.CKE[1:0] settings.

When an external clock is input to the SCKn pin, the clock frequency must be 16 times the bit rate (when SEMR.ABCS = 0) or 8 times the bit rate (when SEMR.ABCS = 1).

When the SCI uses its internal clock, the clock can be output from the SCKn pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is configured so that the rising edge of the clock is in the middle of the transmit data, as shown in Figure 24.4.

When clock output is enabled, the clock is output after setting the SCR.TE or SCR.RE bit to 1.




Figure 24.4 Phase relationship between output clock and transmit data in asynchronous mode when SMR.CHR = 0, PE = 1, MP = 0, and STOP = 1

## 24.3.4 Double-Speed Operation and Frequency of 6 Times the Bit Rate

When the SEMR.ABCS bit is set to 1 and eight pulses of the base clock for a 1-bit period is selected, the SCI operates on the bit rate twice that of when ABCS is set to 0. When the SEMR.BGDM bit is set to 1, the cycle of the base clock is half and the bit rate is double that of when BGDM is set to 0. When the SCR.CKE[1] bit is set to 0 and the on-chip baud rate generator is selected, setting the ABCS and BGDM bits to 1 allows the SCI to operate at a bit rate four times that when the ABCS and BGDM bits are set to 0.

When the SEMR.ABCSE bit is set to 1, the number of base clock pulses is 6 during a period of 1 bit, and the SCI operates at a bit rate 16/3 times that when SEMR.ABCS = 0, SEMR.BGDM = 0, and SEMR.ABCSE = 0.

As shown by Formula (1) in section 24.3.2. Receive Data Sampling Timing and Reception Margin in Asynchronous Mode, the reception margin decreases when the SEMR.ABCS or SEMR.ABCSE bit is set to 1. Therefore, if the target bit rate can be obtained with ABCS or ABCSE set to 0, it is recommended that you use the SCI with ABCS and ABCSE set to 0.

#### 24.3.5 CTS and RTS Functions

The CTS function uses input on the CTSn\_RTSn pin in transmission control. Setting the SPMR.CTSE bit to 1 enables the CTS function.

When the CTS function is enabled, placing a low level on the CTSn RTSn pin causes transmission to start.

Driving the CTSn RTSn pin high while transmission is in progress does not affect transmission of the current frame.

In the RTS function, which uses output on the CTSn\_RTSn pin, a low level is output when reception becomes possible. Conditions for output of the low and high levels are shown in this section.

[Conditions for low level output]

Satisfaction of all conditions are listed in this section.

- The value of the SCR.RE bit is 1
- Reception is not in progress
- There is no received data yet to be read
- The ORER, FER, and PER flags in the SSR register are all 0

[Condition for high level output]

• The conditions for low-level output are not satisfied

## 24.3.6 Address Match (Receive Data Match Detection) Function

The address match function can be used only in asynchronous mode.

If the DCCR.DCME bit is set to 1\*2, when one frame of data is received, the SCI compares that received data with the data set in CDR.CMPD. If the SCI detects a match to the comparison data (CDR.CMPD\*1) with the received data, the SCI can issue the SCIn RXI interrupt request.

If the SMR.MP bit is set to 0, comparison occurs only for valid data in receive format. In multi-processor mode (SMR.MP bit = 1), if the DCCR.IDSEL bit is set to 1, receive data where the MPB bit is 1 is subject to comparison for address match and receive data where the MPB bit is 0 is always treated as a non-match.

If the DCCR.IDSEL bit is set to 0, SCI performs address match detection regardless of the MPB bit value of the received data.

Until SCI detects a match to the comparison data (CDR.CMPD\*1) with receive data, received data is skipped (discarded), and the SCI cannot detect a parity error or framing error.

When SCI detects a match, the DCCR.DCME bit is automatically cleared, and the DCCR.DCMF flag is set to 1. If the DCCR.IDSEL bit is set to 1, the SCR.MPIE bit is automatically cleared. If DCCR.IDSEL is set to 0, the value of the SCR.MPIE bit is retained. If the SCR.RIE bit is set to 1, the SCI issues an SCIn RXI interrupt request.

If the SCI detects a framing error in the receive data for which a match is detected, the DCCR.DFER flag is set to 1, and if the SCI detects a parity error in that frame, the DCCR.DPER flag is set to 1. The compared receive data is not stored in the RDR register, and SSR.RDRF remains 0.

After the SCI detects a match, and DCCR.DCME is automatically cleared, the SCI receives the next data continuously based on the current register setting.

When the DCCR.DFER or DCCR.DPER flag is set, the address match is not performed. Before enabling the address match function, set the DCCR.DFER and DCCR.DPER flags to 0.

Examples of the address match function are shown in Figure 24.5 and Figure 24.6.

- Note 1. This comparative target can select one length of 3 types: CMPD[6:0] with 7-bit length, CMPD[7:0] with 8-bit length, and CMPD[8:0] with 9-bit length.
- Note 2. Set the DCCR.DCME bit to 1 before receiving the start bit of the received frame that performs address matching.






Figure 24.5 Example of address match (1) normal mode




Figure 24.6 Example of address match (2) multi-processor mode

# 24.3.7 SCI Initialization in Asynchronous Mode

Before transmitting and receiving data, start by writing the initial value 0x00 to the SCR register, then continue through the SCI initialization procedure shown in Table 24.25. Whenever the operating mode or transfer format is to be changed, the SCR register must be initialized before the change is made.

When the external clock is used in asynchronous mode, ensure that the clock signal is supplied during initialization.

Note: Setting the SCR.RE bit to 0 initializes neither the ORER, FER, RDRF, RDF, PER, and DR flags in SSR nor RDR and RDRHL.

Note: Switching the value of the SCR.TE bit from 1 to 0 or 0 to 1 while the SCR.TIE bit is 1 leads to the generation of an SCIn TXI interrupt request.

Table 24.25 Example flow of SCI initialization in asynchronous mode

| No. | Step Name   | Description   |
|-----|---|---|
| 1   | Start initialization  |   |
| 2   | Set the SCR.TIE, RIE, TE, RE, and TEIE bits to 0                          |   |
| 3   | Set the SCR.CKE[1:0] bits   | Set the clock selection in SCR. When the clock output is selected in asynchronous mode, the clock is output immediately after SCR settings are made.          |
| 4   | Set the SIMR1.IICM bit to 0.<br>Set the SPMR.CKPH and<br>CKPOL bits to 0. | Set the SIMR1.IICM bit to 0. Set the SPMR.CKPH and CKPOL bits to 0. Step 5 can be skipped if the values have not been changed from the initial values.        |
| 5   | Set the data transmission/<br>reception format in SMR,<br>SCMR, and SEMR  | Set data transmission/reception format in SMR, SCMR, and SEMR.  |
| 6   | Set a value in BRR  | Write a value corresponding to the bit rate to BRR. This step is not necessary if an external clock is used.  |
| 7   | Set a value in MDDR   | Write the value obtained by correcting a bit rate error in MDDR. This step is not necessary if the BRME bit in SEMR is set to 0 or an external clock is used. |
| 8   | Set the I/O port functions  | Make I/O port settings to enable input and output functions as required for TXDn, RXDn, and SCKn pins.  |
| 9   | Set the SCR.TE or RE bit to 1, and set the SCR.TIE and RIE bits           | Set the SCR.TE or RE bit to 1. Also set the SCR.TIE and RIE bits. Setting the TE and RE bits allows TXDn and RXDn pins to be used.                            |
| 10  | Initialization completion   |   |

## 24.3.8 Serial Data Transmission in Asynchronous Mode

Figure 24.7, Figure 24.8, and Figure 24.9 show examples of serial transmission in asynchronous mode.

In serial transmission, the SCI operates as described in this section. When the SCR.TE bit is set to 1, the high level is output to TXDn for one frame.

- 1. The SCI transfers data from the TDR<sup>\*1</sup> register to the TSR register when data is written to TDR<sup>\*1</sup> in the SCIn\_TXI interrupt handling routine.
  - The SCIn\_TXI interrupt request at the beginning of transmission is generated when the SCR.TE and SCR.TIE bits are set to 1 simultaneously by a single instruction.
- 2. Transmission starts after the SPMR.CTSE bit is set to 0 (CTS function is disabled) or a low level on the CTSn\_RTSn pin causes data transfer from the TDR\*1 register to the TSR register. If the SCR.TIE bit is 1, an SCIn\_TXI interrupt request is generated. Continuous transmission is possible by writing the next transmit data to the TDR\*1 register in the SCIn\_TXI interrupt handling routine before transmission of the current transmit data is complete. When SCIn\_TEI interrupt requests are in use, set the SCR.TIE bit to 0 (SCIn\_TXI interrupt requests are disabled) and the SCR.TEIE bit to 1 (an SCIn\_TEI interrupt request is enabled) after the last of the data to be transmitted is written to the TDR\*1 register from the handling routine for SCIn\_TXI requests.
- 3. Data is sent from the TXDn pin in the following order:



- Start bit
- Transmit data
- Parity bit or multi-processor bit (can be omitted depending on the format)
- Stop bit
- 4. The SCI checks for update of the TDR register on output of the stop bit.
- 5. When the TDR register is updated, setting the SPMR.CTSE bit to 0 (CTS function is disabled) or a low level input on the CTSn\_RTSn pin causes transfer of the next transmit data from the TDR\*1 register to the TSR register and transmission of the stop bit, after which serial transmission of the next frame starts.
- 6. If the TDR register is not updated, the SSR.TEND flag is set to 1, the stop bit is sent, and the mark state is entered, in which 1 is output. If the SCR.TEIE bit is 1, the SSR.TEND flag is set to 1 and an SCIn\_TEI interrupt request is generated.

Note 1. The TDRHL register when 9-bit data length is selected.

Figure 24.7, Figure 24.8, and Figure 24.9 show examples of serial transmission in asynchronous mode.




Figure 24.7 Example operation for serial transmission in asynchronous mode (1) with 8-bit data, parity bit, 1 stop bit, CTS function not used, and at the beginning of transmission




Figure 24.8 Example operation for serial transmission in asynchronous mode (2) with 8-bit data, parity bit, one stop bit, CTS function used, and at the beginning of transmission




Figure 24.9 Example operation for serial transmission in asynchronous mode (3) with 8-bit data, parity bit, one stop bit, CTS function not used, and from the middle of transmission until transmission completion




Figure 24.10 Example flow of serial transmission in asynchronous mode

#### 24.3.9 Serial Data Reception in Asynchronous Mode

Figure 24.11 and Figure 24.12 show an example of the operation for serial data reception in asynchronous mode.

In serial data reception, the SCI operates as follows:

- 1. When the value of the SCR.RE bit becomes 1, the output signal on the CTSn\_RTSn pin goes low.
- 2. The SCI monitors the communications line and when it detects a start bit, the SCI performs internal synchronization, stores receive data in RSR.
- 3. If the multi-processor communication function is enabled (SMR.MP = 1), see section 24.4.2. Multi-Processor Serial Data Reception. If the address match function (data compare match function) is enabled (DCCR.DCME = 1), the SCI cannot detect a parity or framing error as receive data are skipped (discarded) until the SCI detects a match between the receive data and comparison data (CDR.CMPD\*1).

- 4. If the SCI detects an address match, the DCCR.DCME bit is automatically cleared, the DCCR.DCMF flag becomes 1, and an SCIn\_AM interrupt\*2 request is generated. To enable the generation of an SCIn\_RXI interrupt request, set the SCR.RIE bit to 1. The compared receive data are not stored in the RDR register\*3. The SSR.RDRF flag remains 0.
- 5. If the SCI detects a framing error in the receive data for which an address match is detected, the DCCR.DFER flag is set to 1, and if the SCI detects a parity error in that frame, the DCCR.DPER flag becomes 1. To enable the generation of an SCIn ERI interrupt request, set the SCR.RIE bit to 1.
- 6. If a framing or a parity error is detected (the DCCR.DFER flag or DCCR.DPER flag is 1) in the SCIn\_AM interrupt handling routine, set the DCCR.DFER and DCCR.DPER flags to 0 and set the DCCR.DCME bit to 1 to enable the address match function again. If neither a framing nor a parity error has been detected (the DCCR.DFER and DCCR.DPER flags are both 0), set the DCCR.DCMF flag to 0. See Figure 24.5.
- 7. If an overrun error occurs, the SSR.ORER flag is set to 1. If the SCR.RIE bit is 1, an SCIn\_ERI interrupt request is generated. Receive data is not transferred to the RDR\*3 register.
- 8. If a parity error is detected, the SSR.PER flag is set to 1 and receive data is transferred to the RDR<sup>\*3</sup> register. If the SCR.RIE bit is 1, an SCIn ERI interrupt request is generated.
- 9. If a framing error is detected, the SSR.FER flag is set to 1 and receive data is transferred to the RDR\*3 register. If the SCR.RIE bit is 1, an SCIn\_ERI interrupt request is generated.
- 10. When reception finishes successfully, receive data is transferred to the RDR\*3 register. If the SCR.RIE bit is 1, an SCIn\_RXI interrupt request is generated. Continuous reception is enabled by reading the receive data transferred to the RDR register in the SCIn\_RXI interrupt handling routine before reception of the next receive data is complete. Reading the received data that was transferred to the RDR register causes the CTSn RTSn pin to output low.
- Note 1. This scope of comparison is selectable as one of three lengths: CMPD[6:0] is for 7-bit length, CMPD[7:0] is for 8-bit length, and CMPD[8:0] is for 9-bit length.
- Note 2. As no interrupt enable bit is assigned to the SCIn\_AM interrupt, an interrupt request is generated by setting the DCCR.DCMF to 1.
- Note 3. Only read data in the RDRHL register when 9-bit data length is selected.




Figure 24.11 Example of SCI operation for serial reception in asynchronous mode (1) when the RTS function is not used, and with 8-bit data, parity bit, and 1 stop bit




Figure 24.12 Example of SCI operation for serial reception in asynchronous mode (2) when RTS function is used, and with 8-bit data, parity bit, and 1 stop bit

Table 24.27 lists the states of the flags in the SSR register and receive data handling when a receive error is detected.

If a receive error is detected, an SCIn\_ERI interrupt request is generated but an SCIn\_RXI interrupt request is not generated. Data reception cannot be resumed while the receive error flag is 1. Accordingly, set the ORER, FER, and PER bits to 0 before resuming reception. In addition, be sure to read the RDR or RDRHL register during overrun error processing. When a reception is forced to terminate by setting the SCR.RE bit to 0 during operation, read the RDR or RDRHL register because received data that is not yet read might be left in the RDR or RDRHL.

Figure 24.13 and Figure 24.14 show example flows of serial data reception.

Table 24.27 Flags in SSR Status Register and receive data handling

| Flags in the SSR Status Register |     |     |                      |  |
|----------------------------------|-----|-----|----------------------|--|
| ORER                             | FER | PER | Receive data         | Receive error type                           |
| 1                                | 0   | 0   | Lost                 | Overrun error                                |
| 0                                | 1   | 0   | Transferred to RDR*1 | Framing error                                |
| 0                                | 0   | 1   | Transferred to RDR*1 | Parity error                                 |
| 1                                | 1   | 0   | Lost                 | Overrun error + framing error                |
| 1                                | 0   | 1   | Lost                 | Overrun error + parity error                 |
| 0                                | 1   | 1   | Transferred to RDR*1 | Framing error + parity error                 |
| 1                                | 1   | 1   | Lost                 | Overrun error + framing error + parity error |

Note 1. Only read data in the RDRHL register when 9-bit data length is selected.




Figure 24.13 Example flow of serial reception in asynchronous mode with Address Matching Disabled (1)




Figure 24.14 Example flow of serial reception in asynchronous mode with Address Matching Disabled (2)




Figure 24.15 Example Flowchart of Serial Reception in Asynchronous Mode (Address Matching Enabled) (1)





Figure 24.16 Example Flowchart of Serial Reception in Asynchronous Mode (Address Matching Enabled) (2)



## 24.4 Multi-Processor Communication Function

The multi-processor communication function enables the SCI to transmit and receive data between multiple processors by sharing an asynchronous serial communication line that has an added multi-processor bit. In multi-processor communication, a unique ID code is allocated to each receiving station. Serial communication cycles consist of an ID transmission cycle to specify the receiving station and a data transmission cycle to transmit data to the specified receiving station.

The multi-processor bit is used to distinguish between the ID transmission cycle and the data transmission cycle:

- When the multi-processor bit is set to 1, the transmission cycle is the ID transmission cycle
- When the multi-processor bit is set to 0, the transmission cycle is the data transmission cycle

Figure 24.18 shows an example of communication between processors using a multi-processor format. First, a transmitting station transmits communication data in which the multi-processor bit set to 1 is added to the ID code of the receiving station. Next, the transmitting station transmits communication data in which the multi-processor bit set to 0 is added to the transmit data. After receiving communication data with the multi-processor bit set to 1, the receiving station compares the received ID with the ID of the receiving station itself. If the two match, the receiving station receives communication data that is subsequently transmitted. If the received ID does not match with the ID of the receiving station, the receiving station skips the communication data until it receives data in which the multi-processor bit is set to 1.

To support this function, the SCI provides the SCR.MPIE bit. When the MPIE bit is set to 1, the following operations are disabled until the reception of data in which the multi-processor bit is set to 1:

- Transfer of receive data from the RSR register to the RDR register (the RDRHL register when 9-bit data length is selected)
- Detection of a receive error
- Setting of the respective RDRF, ORER, and FER status flags in the SSR register

When the SCI receives a character in which the multi-processor bit is set to 1, the SSR.MPBT bit is set to 1 and the SCR.MPIE bit is automatically cleared, returning the SCI to normal reception operation. If the SCR.RIE bit is set to 1, an SCIn\_RXI interrupt is generated.

When the multi-processor format is specified, the parity bit function is disabled. Apart from this, there is no difference from operation in normal asynchronous mode. The clock used for the multi-processor communication is the same as the clock used in normal asynchronous mode.




Figure 24.18 Example of communication using multi-processor format with transmission of data 0xAA to receiving station A

#### 24.4.1 Multi-Processor Serial Data Transmission

Figure 24.19 shows an example flow of multi-processor data transmission. In the ID transmission cycle, the ID must be transmitted with the SSR.MPBT bit set to 1. In the data transmission cycle, the data must be transmitted with the MPBT bit set to 0. The rest of the operations are the same as operations in asynchronous mode.




Figure 24.19 Example flow of multi-processor serial transmission

#### 24.4.2 Multi-Processor Serial Data Reception

Figure 24.21 and Figure 24.22 are example flows of multi-processor serial reception. When the SCR.MPIE bit is set to 1, reading communication data is skipped until reception of communication data in which the multi-processor bit is set to 1. When communication data in which the multi-processor bit is set to 1 is received, the received data is transferred to the RDR register (the RDRHL register when 9-bit data length is selected), and the SCIn\_RXI interrupt request is generated. The rest of the operations are the same as operations in asynchronous mode.

Figure 24.20 shows an example operation for data reception.




Figure 24.20 Example of SCI reception with 8-bit data, multi-processor bit, and 1 stop bit




Figure 24.21 Example flow of multi-processor serial reception (1)




Figure 24.22 Example flow of multi-processor serial reception (2)

#### 24.5 Operation in Clock Synchronous Mode

Figure 24.23 shows the data format for clock synchronous serial data communications.

In clock synchronous mode, data is transmitted or received in synchronization with clock pulses. For single-character data transfer, data consists of 8-bit. In clock synchronous mode, no parity bit can be added.

In data transmission, the SCI outputs data from one falling edge of the synchronization clock to the next falling edge. In data reception, the SCI receives data in synchronization with the rising edge of the synchronization clock. After 8-bit data is output, the transmission line holds the last bit as output state. When the SPMR.CKPH bit is 1 in slave mode, the transmission line holds the first bit output state.

Within the SCI, the transmitter and receiver are independent units, enabling full-duplex communications by using a shared clock. Both the transmitter and the receiver also have a double-buffered structure, so that the next transmit data can be written during transmission or the previous receive data can be read during reception, enabling continuous data transfer.

However, it is not possible to perform continuous transfer in the fastest bit rate setting (BRR[7:0] = 0x00 and SMR.CKS[1:0] = 00b).




Figure 24.23 Data format in clock synchronous serial communications with LSB-first order

#### 24.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCKn pin can be selected based on the SCR.CKE[1:0] setting.

When the SCI operates on an internal clock, the synchronization clock is output from the SCKn pin. Eight synchronization clock pulses are output in the transfer of one character. When no transfer is performed, the clock is held high. However, when only data reception is performed while the CTS function is disabled, the synchronization clock output starts when the SCR.RE bit set to 1. The synchronization clock stops when it goes high\*1 and an overrun error occurs or the SCR.RE bit is set to 0.

When only data reception is performed and the CTS function is enabled, the clock output does not start when the SCR.RE bit set to 1 and the CTSn\_RTSn pin input is high. The synchronization clock output starts when the SCR.RE bit is set to 1 and the CTSn\_RTSn pin input is low. Following that, when the CTSn\_RTSn pin input is high on completion of the frame reception, the synchronization clock output stops when it goes high. If the CTSn\_RTSn pin input continues to be low, the synchronization clock stops when it goes high. and an overrun error occurs or the SCR.RE bit is set to 0.

Note 1. The signal is held high while (SPMR.CKPH = 0 and SPMR.CKPOL = 1) or (SPMR.CKPH = 1 and SPMR.CKPOL = 1). It is held low while (SPMR.CKPH = 0 and SPMR.CKPOL = 1) or (SPMR.CKPH = 1 and SPMR.CKPOL = 0).

#### 24.5.2 CTS and RTS Functions

In the CTS function, the CTSn\_RTSn pin input controls the start of data reception or transmission when the clock source is the internal clock. Setting the SPMR.CTSE bit to 1 enables the CTS function. When the CTS function is enabled, setting the CTSn\_RTSn pin low causes data reception or transmission to start.

Setting the CTSn\_RTSn pin high while the data transmission or reception is in progress does not affect transmission or reception of the current frame.

In the RTS function, the CTSn\_RTSn pin output is used to request the start of data reception or transmission when the clock source is an external synchronizing clock. The CTSn\_RTSn output goes low when serial communication is enabled. Conditions for output of the CTSn\_RTSn low and high are shown as follows:

[Conditions for low output]

Satisfaction of all the following conditions:

## When all of the following conditions are satisfied

- The value of the SCR.RE bit or the SCR.TE bit is 1
- Neither transmission nor reception is in progress
- There is no received data available to be read when the SCR.RE bit is 1
- Transmit data is written when the SCR.TE bit is 1 and SCR.CKE[1] bit is 0
- Data is available for transmission in the TSR register when SCR.TE bit is 1 and SCR.CKE[1] bit is 1



• The SSR.ORER flag is 0

[Condition for high output]

• The conditions for low output are not satisfied

## 24.5.3 SCI Initialization in Clock Synchronous Mode

Before transmitting and receiving data, start by writing the initial value 0x00 to the SCR register, then continue through the SCI initialization procedure given in section 24.5.2. CTS and RTS Functions. Anytime the operating mode or transfer format is to be changed, the SCR register must be initialized before the change can be made.

Note: Setting the SCR.RE bit to 0 initializes neither the ORER, FER, and PER flags in SSR nor the RDR register.

Note: Switching the value of the SCR.TE bit from 1 to 0 or 0 to 1 when the SCR.TIE bit is 1 generates an SCIn\_TXI interrupt request.

Table 24.28 Example flow of SCI initialization in clock synchronous mode

| No. | Step Name  | Description   |
|-----|--|---|
| 1   | Start initialization   |   |
| 2   | Set the SCR.TIE, RIE, TE, RE, and TEIE bits to 0                         |   |
| 3   | Set the SCR.CKE[1:0] bits  | Set the clock selection in SCR.   |
| 4   | Set the SIMR1.IICM bit to 0.<br>Set the SPMR.CKPH and<br>CKPOL bits.     | Set the SIMR1.IICM bit to 0. Set the SPMR.CKPH and CKPOL bits. Step 5 can be skipped if the values have not been changed from the initial values.             |
| 5   | Set the data transmission/<br>reception format in SMR,<br>SCMR, and SEMR | Set data transmission/reception format in SMR, SCMR, and SEMR.  |
| 6   | Set a value in BRR   | Write a value corresponding to the bit rate to BRR. This step is not necessary if an external clock is used.  |
| 7   | Set a value in MDDR  | Write the value obtained by correcting a bit rate error in MDDR. This step is not necessary if the BRME bit in SEMR is set to 0 or an external clock is used. |
| 8   | Set the I/O port functions   | Make I/O port settings to enable input and output functions as required for TXDn, RXDn, and SCKn pins.  |
| 9   | Set the SCR.TE or RE bit to 1, and set the SCR.TIE and RIE bits          | Set the SCR.TE or RE bit to 1. Also set the SCR.TIE and RIE bits. Setting the TE and RE bits allows TXDn and RXDn pins to be used.                            |
| 10  | Initialization completion  |   |

Note: In simultaneous transmit and receive operations, the TE and RE bits in SCR must both be set to 0 or set to 1 simultaneously

#### 24.5.4 Serial Data Transmission in Clock Synchronous Mode

Figure 24.24, Figure 24.25, and Figure 24.26 show examples of serial transmission in clock synchronous mode.

In serial data transmission, the SCI operates as follows:

- 1. The SCI transfers data from the TDR register to the TSR register when data is written to TDR in the SCIn\_TXI interrupt handling routine. The SCIn\_TXI interrupt request at the beginning of transmission is generated when the TE bit is set to 1 but only after the TIE bit in the SCR is also set to 1 or when these two bits are set to 1 simultaneously by a single instruction.
- 2. After transferring data from TDR to TSR, the SCI starts transmission. When the SCR.TIE bit is set to 1, an SCIn\_TXI interrupt request is generated. Continuous transmission is enabled by writing the next transmit data to TDR in the SCIn\_TXI interrupt handling routine before transmission of the current transmit data finishes. When SCIn\_TEI interrupt requests are in use, set the SCR.TIE bit to 0 and the SCR.TEIE bit to 1 after the last of the data to be transmitted is written to the TDR register from the handling routine for SCIn\_TXI requests.
- 3. 8-bit data is sent from the TXDn pin in synchronization with the output clock when the clock output mode is specified and in synchronization with the input clock when the use of an external clock is specified. Output of the clock signal is suspended until the input CTS signal is low when the SPMR.CTSE bit is 1.



- 4. The SCI checks for update to the TDR register on output of the last bit.
- 5. When the TDR register is updated, the next transmit data is transferred from TDR to TSR, and serial transmission of the next frame starts.
- 6. If TDR is not updated, the SSR.TEND flag is set to 1. The TXDn pin retains the output state of the last bit. If the SCR.TEIE bit is 1, an SCIn\_TEI interrupt request is generated and the SCKn pin is held high.

Figure 24.24, Figure 24.25, and Figure 24.26 show examples of serial data transmission.

Transmission does not start while a receive error flag (ORER, FER, or PER in SSR) is set to 1. Always set the receive error flags to 0 before starting transmission.

Note: Setting the SCR.RE bit to 0 does not clear the receive error flags.




Figure 24.24 Example of serial data transmission in clock synchronous mode when the CTS function is not used at the beginning of transmission




Figure 24.25 Example of serial data transmission in clock synchronous mode when the CTS function is used at the beginning of transmission




Figure 24.26 Example of serial data transmission in clock synchronous mode from the middle of transmission until transmission completion




Figure 24.27 Example flow of serial transmission in clock synchronous mode

# 24.5.5 Serial Data Reception in Clock Synchronous Mode

Figure 24.28 and Figure 24.29 show examples of SCI operation for serial reception in clock synchronous mode.

In serial data reception, the SCI operates as follows:

- 1. When the value of the SCR.RE bit becomes 1, the CTSn RTSn pin goes low.
- 2. The SCI performs internal initialization and starts receiving data in synchronization with a synchronization clock input or output, and stores the receive data in the RSR register.
- 3. If an overrun error occurs, the SSR.ORER flag is set to 1. If the SCR.RIE bit is 1, an SCIn\_ERI interrupt request is generated. Receive data is not transferred to the RDR register.
- 4. When reception completes successfully, receive data is transferred to the RDR register. If the SCR.RIE bit is 1, an SCIn\_RXI interrupt request is generated. Continuous reception is enabled by reading the received data transferred to the RDR register in the SCIn\_RXI interrupt handling routine before reception of the next receive data completes. Reading the received data that is transferred to RDR causes the CTSn\_RTSn pin to output low.




Figure 24.28 Example operation for serial reception in clock synchronous mode (1) when the RTS function is not used




Figure 24.29 Example operation for serial reception in clock synchronous mode (2) when RTS function is used

Data transfer cannot resume while the receive error flag is 1. Therefore, clear the ORER, FER, and PER flags in the SSR register to 0 before resuming data reception. Additionally, always read the RDR register during overrun error processing. When a data reception is forced to terminate by a 0 write to the SCR.RE bit during operation, read the RDR register because received data that is not yet read might be left in the RDR register.

Figure 24.30 shows an example flow of serial data reception.




Figure 24.30 Example flow of serial reception in clock synchronous mode

# 24.5.6 Simultaneous Serial Data Transmission and Reception in Clock Synchronous Mode

Figure 24.31 shows an example flow of simultaneous serial transmit and receive operations in clock synchronous mode. After initializing the SCI, use the following procedure for simultaneous serial data transmit and receive operations.

To switch from transmit mode to simultaneous transmit and receive mode:

1. Check that the SCI completes the data transmission by verifying that the SSR.TEND flag is set to 1.

2. Initialize the SCR register, and then set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.

To switch from receive mode to simultaneous transmit and receive mode:

- 1. Check that the SCI completes the data reception.
- 2. Set the RIE and RE bits to 0, and then check that the receive error flag ORER in the SSR register is 0.
- 3. Set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.




Figure 24.31 Example flow of simultaneous serial transmission and reception in clock synchronous mode

#### 24.6 Operation in Smart Card Interface Mode

The SCI supports smart card (IC card) interfaces conforming to ISO/IEC 7816-3 (standard for Identification Cards), as an extended function of the SCI.

Smart card interface mode can be selected using the appropriate register.

## 24.6.1 Example Connection

Figure 24.32 shows an example connection between a smart card (IC card) and the MCU. As shown in Figure 24.32, because the MCU communicates with an IC card using a single transmission line, interconnect the TXDn and RXDn pins and pull up the data transmission line to VCC using a resistor.

Setting the SCR\_SMCI.TE and SCR\_SMCI.RE bits to 1 with an IC card disconnected enables closed-loop transmission or reception, allowing self-diagnosis. To supply an IC card with the clock pulses generated by the SCI, input the SCKn pin output to the CLK pin of an IC card.

An output port of the MCU can be used to output a reset signal.




Figure 24.32 Example connection with a smart card (IC card)

## 24.6.2 Data Format (Except in Block Transfer Mode)

Figure 24.33 shows the data transfer formats in smart card interface mode:

- One frame consists of 8-bit data and a parity bit in asynchronous mode.
- During transmission, at least 2 etus (elementary time unit the time required for transferring 1 bit) is set as a guard time from the end of the parity bit until the start of the next frame.
- If a parity error is detected during reception, a low error signal is output for 1 etu after 10.5 etus elapse from the start bit.
- If an error signal is sampled during transmission, the same data is automatically retransmitted after at least 2 etus.




Figure 24.33 Data formats in smart card interface mode

For communications with IC cards of the direct convention type and inverse convention type, follow the procedures in this section.

#### (1) Direct Convention Type

For the direct convention type, logic levels 1 and 0 indicate the Z and A states, respectively, and data is transferred with LSB-first for the start character, as shown in Figure 24.34. Therefore, data in the start character in the figure is 0x3B.

When using the direct convention type, write 0 to both the SCMR.SDIR and SCMR.SINV bits. Write 0 to the SMR\_SMCI.PM bit to use even parity, which is prescribed by the smart card standard.




Figure 24.34 Direct convention with SDIR in SCMR = 0, SINV in SCMR = 0, and PM in SMR\_SMCI = 0

#### (2) Inverse Convention Type

For the inverse convention type, logic levels 1 and 0 indicate the A and Z states, respectively, and data is transferred with MSB-first for the start character, as shown in Figure 24.35. Therefore, data in the start character in the figure is 0x3F.

When using the inverse convention type, write 1 to both the SCMR.SDIR and SCMR.SINV bits. The parity bit is logic level 0 to produce even parity, which is prescribed by the smart card standard, and corresponds to the Z state. Because the SINV bit of the MCU only inverts data bits D7 to D0, write 1 to the PM bit in SMR\_SMCI to invert the parity bit for both transmission and reception.




Figure 24.35 Inverse convention with SDIR in SCMR = 1, SINV in SCMR = 1, and PM in SMR\_SMCI = 1

#### 24.6.3 Block Transfer Mode

Block transfer mode differs from normal smart card interface mode as follows:

- Even if a parity error is detected during reception, no error signal is output. Because the PER flag in SSR\_SMCI is set by error detection, clear the PER flag before receiving the parity bit of the next frame.
- During transmission, at least 1 etu is set as a guard time from the end of the parity bit until the start of the next frame
- Because the same data is not retransmitted, the TEND flag in SSR SMCI is set to 11.5 etus after transmission starts
- In block transfer mode, the ERS flag in SSR\_SMCI indicates the error signal status as in normal smart card interface mode, but the flag is read as 0 because no error signal is transferred

## 24.6.4 Receive Data Sampling Timing and Reception Margin

Only the internal clock generated by the on-chip baud rate generator can be used as a transfer clock in smart card interface mode.

In this mode, the SCI can operate on a base clock with a frequency of 32, 64, 372, 256, 93, 128, 186, or 512 times the bit rate set up in the SCMR.BCP2 and the SMR\_SMCI.BCP[1:0] bits. The frequency is always 16 times the bit rate in normal asynchronous mode.

For data reception, the falling edge of the start bit is sampled with the base clock to perform internal synchronization.

Receive data is sampled on the 16th, 32nd, 186th, 128th, 46th, 64th, 93rd, and 256th rising edges of the base clock so that it can be latched at the middle of each bit as shown in Figure 24.36. The reception margin is determined by the following formula:

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5)F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100 \ [\%]$$

M: Reception margin (%)

N: Ratio of bit rate to clock (N = 32, 64, 372, 256)

D: Duty cycle of clock (D = 0 to 1.0)

L: Frame length (L = 10)

F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5, and N = 372 in the specified formula, the reception margin is determined using the following formula:

$$M = \{0.5 - 1/(2 \times 372)\} \times 100 \, [\%] = 49.866 \, \%$$




Figure 24.36 Receive data sampling timing in smart card interface mode when the clock frequency is 372 times the bit rate

## 24.6.5 SCI Initialization (Smart Card Interface Mode)

Before transmitting and receiving data, write the initial value 0x00 in the SCR\_SMCI register and initialize the SCI following the example flow shown in Table 24.29.

Always set the initial value in the TIE, RIE, TE, RE, TEIE bits in the SCR\_SMCI register before switching from transmission to reception mode or from reception to transmission mode. When SCR\_SMCI.RE is set to 0, the RDR register is not initialized.

To change from reception mode to transmission mode, first check that reception has completed, then initialize the SCI. At the end of initialization, set SCR\_SMCI.TE = 1 and SCR\_SMCI.RE = 0. Reception completion can be verified by reading the SCIn RXI request, ORER, or PER flag in SSR SMCI.

To change transmission mode to reception mode, first check that transmission has completed, then initialize the SCI. At the end of initialization, set SCR\_SMCI.TE = 0 and SCR\_SMCI.RE = 1. Transmission completion can be verified by reading the TEND flag in SSR\_SMCI.

Table 24.29 Example flow of SCI initialization in smart card interface mode (1 of 2)

| No. | Step Name  | Description   |
|-----|--|---|
| 1   | Start initialization   |   |
| 2   | Set SCR_SMCI.TIE, RIE, TE, RE, TEIE, and CKE[1:0] to 0                       |   |
| 3   | Set I/O port functions   | Set the I/O ports so that the necessary pin functions can be enabled among the TXDn, RXDn, and SCKn pins.                       |
| 4   | Set SSR_SMCI.ORER, ERS,<br>PER to 0  | Set the SSR_SMCI.ORER, ERS, and PER flags in to 0. After reading the SSR_SMCI register, write 0 to the target flags.            |
| 5   | Set the SIMR1.IICM bit to 0<br>Set the SPMR.CKPH and<br>CKPOL bits to 0      | Set the SIMR1.IICM bit to 0, and set the SPMR.CKPH and CKPOL bits to 0. Skip this step when the initial values are not changed. |
| 6   | Set SMR_SMCI.GM, BLK, PM,<br>BCP[1:0], CKS[1:0], and set<br>SMR_SMCI.PE to 1 | Set the operation mode and the transmission or reception format in SMR_SMCI.  |

Table 24.29 Example flow of SCI initialization in smart card interface mode (2 of 2)

| No. | Step Name   | Description  |
|-----|---|--|
| 7   | Set SCMR.BCP2, SDIR, SINV<br>Set SCMR.SMIF to 1       | Set the transmission or reception format in SCMR.  |
| 8   | Set SEMR.BRME and<br>SEMR.RXDESEL to 0                | Set SEMR.BRME and SEMR.RXDESEL to 0.   |
| 9   | Set a value in BRR                                    | Write the value for the bit rate in BRR.   |
| 10  | Set a value in the MDDR                               | Write the value obtained by correcting a bit rate error in the MDDR register. This step is not required if the bit rate adjustment function is not used.           |
| 11  | Set a value in SCR_SMCI.CKE[1:0]                      | Set the SCR_SMCI.CKE[1:0] bits. When the CKE[0] bit is set to 0, the clock is output from the SCKn pin.  |
| 12  | Set SCR_SMCI.TE or RE to 1, and set SCR_SMCI.TIE, RIE | Set the TE or RE bit in SCR_SMCI to 1, then set the TIE and RIE bits in SCR_SMCI. Do not simultaneously set the TE and RE bits to 1 if self-diagnosis is not used. |
| 13  | Initialization completed                              |  |

#### 24.6.6 Serial Data Transmission (Except in Block Transfer Mode)

Serial data transmission in smart card interface mode (except in block transfer mode) is different from that in non-smart card interface mode, in that an error signal is sampled and data can be re-transmitted in smart card mode. Figure 24.37 shows the data re-transfer operation during transmission.

- 1. When an error signal from the receiver end is sampled after 1-frame data is transmitted, the SSR\_SMCI.ERS flag is set to 1. If the SCR\_SMCI.RIE bit is 1, an SCIn\_ERI interrupt request is generated. Clear the ERS flag to 0 before the next parity bit is sampled.
- 2. For a frame in which an error signal is received, the SSR\_SMCI.TEND flag is not set. Data is re-transferred from TDR to TSR, allowing automatic data retransmission.
- 3. If no error signal is returned from the receiver, the ERS flag is not set to 1.
- 4. In this case, the SCI determines that transmission of 1-frame data, including the re-transfer, is complete, and the TEND flag is set. If the SCR\_SMCI.TIE bit is 1, an SCIn\_TXI interrupt request is generated. Write transmit data to the TDR to start transmission of the next data.

Figure 24.39 shows an example flow of serial transmission. All the processing steps are automatically performed using an SCIn TXI interrupt request to activate the DTC.

When the SSR\_SMCI.TEND flag is set to 1 in transmission and when the SCR\_SMCI.TIE bit is 1, an SCIn\_TXI interrupt request is generated.

The DTC is activated by an SCIn\_TXI interrupt request if the SCIn\_TXI interrupt request is previously specified as a source of DTC activation, allowing the transfer of transmit data. The TEND flag is automatically set to 0 when the DTC transfers the data.

If an error occurs, the SCI automatically retransmits the same data. During this retransmission, the TEND flag is kept at 0 and the DTC is not activated. Therefore, the SCI and DTC automatically transmit the specified number of bytes, including retransmission when an error occurs. Because the ERS flag is not automatically cleared, set the RIE bit to 1 before enabling an SCIn ERI interrupt request to be generated if an error occurs, and clear the ERS flag to 0.

When transmitting or receiving data using the DTC, always enable the DTC before making the SCI settings.

For DTC settings, see section 15, Data Transfer Controller (DTC).




Figure 24.37 Data re-transfer operation in smart card interface transmission mode

The SSR\_SMCI.TEND flag is set at different timings depending on the SMR\_SMCI.GM bit setting. Figure 24.38 shows the TEND flag generation timing.




Figure 24.38 SSR.TEND flag generation timing during transmission




Figure 24.39 Example flow of smart card interface transmission

## 24.6.7 Serial Data Reception (Except in Block Transfer Mode)

Serial data reception in smart card interface mode is similar to that in non-smart card interface mode. Figure 24.40 shows the data re-transfer operation in reception mode.

- 1. If a parity error is detected in the receive data, the SSR\_SMCI.PER flag is set to 1. When the SCR\_SMCI.RIE bit is 1, an SCIn ERI interrupt request is generated. Clear the PER flag to 0 before the next parity bit is sampled.
- 2. For a frame in which a parity error is detected, no SCIn RXI interrupt is generated.
- 3. When no parity error is detected, the SCR SMCI.PER flag is not set to 1.
- 4. In this case, data is determined to be received successfully. When the SCR\_SMCI.RIE bit is 1, an SCIn\_RXI interrupt request is generated.

Figure 24.41 shows an example flow of serial data reception. All the processing steps are automatically performed using an SCIn RXI interrupt request to activate the DTC.

In reception, setting the RIE bit to 1 allows an SCIn\_RXI interrupt request to be generated. The DTC is activated by an SCIn\_RXI interrupt request if the SCIn\_RXI interrupt request is previously specified as a source of DTC activation, allowing the transfer of receive data.

If an error occurs during reception and either the ORER or PER flag in SSR\_SMCI is set to 1, a receive error interrupt (SCIn\_ERI) request is generated. Clear the error flag after the error occurrence. If an error occurs, the DTC is not activated and receive data is skipped. Therefore, the number of bytes of receive data specified in the DTC is transferred.

If a parity error occurs and the PER flag is set to 1 during reception, the receive data is transferred to RDR, allowing the data to be read.

When a reception is forced to terminate by setting SCR\_SMCI.RE to 0 during operation, read the RDR register because the received data that is not yet read might be left in the RDR.

Note: For operations in block transfer mode, see section 24.3.9. Serial Data Reception in Asynchronous Mode.




Figure 24.40 Data re-transfer operation in smart card interface reception mode




Figure 24.41 Example flow of smart card interface reception

#### 24.6.8 Clock Output Control

When the GM bit in SMR\_SMCI is set to 1, the clock output can be controlled by the CKE[1:0] bits in SCR\_SMCI. For details on the CKE[1:0] bits, see section 24.2.10. SCR\_SMCI: Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1). When setting the clock output, the base clock described in section 24.6.4. Receive Data Sampling Timing and Reception Margin is applied.

Figure 24.42 shows an example timing for the clock output control when the CKE[1] bit in SCR\_SMCI is set to 0 and the CKE[0] bit in SCR\_SMCI is controlled.

When the GM bit in SMR\_SMCI is 0, output control by the CKE[0] bit in SCR\_SMCI is immediately reflected on the SCKn pin, so there is a possibility that pulses with an unintended width may be output from the SCKn pin.

When the GM bit in SMR\_SMCI is 1, the clock with the same pulse width as the base clock is output even if the CKE[0] bit in SCR\_SMCI is changed.




Figure 24.42 Clock Output timing

## 24.7 Operation in Simple IIC Mode

Simple IIC mode format is composed of 8 data bits and an acknowledge bit. By continuing into a slave-address frame after a start condition or restart condition, a master device can specify a slave device as the partner for communications. The currently specified slave device remains valid until a new slave device is specified or a stop condition is satisfied. The 8 data bits in all frames are transmitted in order from the MSB.

The I<sup>2</sup>C bus format and timing of the I<sup>2</sup>C bus are shown in Figure 24.43 and Figure 24.44.




Figure 24.43 I<sup>2</sup>C bus format




Figure 24.44 I<sup>2</sup>C bus timing when SLA is 7 bits

- S: Indicates a start condition, when the master device changes the level on the SDAn line from high to low while the SCLn line is high
- SLA: Indicates a slave address, by which the master device selects a slave device
- R/W#: Indicates the direction of transfer (reception or transmission). The value 1 indicates transfer from the slave device to the master device and 0 indicates transfer from the master device to the slave device.
- A/A#: Indicates an acknowledge bit. This is returned by the slave device for master transmission and by the master device for master reception. Return low indicates ACK and return high indicates NACK.
- Sr: Indicates a restart condition, when the master device changes the level on the SDAn line from high to low while the SCLn line is high and after the setup time elapses
- DATA: Indicates the data being received or transmitted
- P: Indicates a stop condition, when the master device changes the level on the SDAn line from low to high while the SCLn line is high

## 24.7.1 Generation of Start, Restart, and Stop Conditions

Writing 1 to the SIMR3.IICSTAREQ bit causes the generation of a start condition. The generation of a start condition proceeds through the following operations:

- The level on the SDAn line falls (from the high level to the low level) and the SCLn line is kept in the released state
- The hold time for the start condition is set as half of a bit period at the bit rate determined by the BRR setting
- The level on the SCLn line falls (from the high level to the low level), the IICSTAREQ bit in SIMR3 is set to 0, and a start-condition generated interrupt is output

Writing 1 to the IICRSTAREQ bit in SIMR3 causes the generation of a restart condition. The generation of a restart condition proceeds through the following operations:

- The SDAn line is released and the SCLn line is kept at the low level
- The period at low level for the SCLn line is set as half of a bit period at the bit rate determined by the BRR setting
- The SCLn line is released (transition from the low to the high level)
- When a high level is detected on the SCLn line, the setup time for the restart condition is set as half of a bit period at the bit rate determined by the BRR setting
- The level on the SDAn line falls (from the high level to the low level)
- The hold time for the restart condition is set as half of a bit period at the bit rate determined by the BRR setting
- The level on the SCLn line falls (from the high level to the low level), the SIMR3.IICRSTAREQ bit is set to 0, and a restart-condition generated interrupt is output

Writing 1 to the SIMR3.IICSTPREQ bit causes the generation of a stop condition. The generation of a stop condition proceeds through the following operations:

- The level on the SDAn line falls (from the high level to the low level) and the SCLn line is kept at the low level
- The period at low level for the SCLn line is set as half of a bit period at the bit rate determined by the BRR setting
- The SCLn line is released (transition from the low to the high level)



- When a high level is detected on the SCLn line, the setup time for the stop condition is set as half of a bit period at the bit rate determined by the BRR setting
- The SDAn line is released (transition from the low to the high level), the SIMR3.IICSTPREQ bit is set to 0, and a stop-condition generated interrupt is output

Figure 24.45 shows the timing of operations in the generation of start, restart, and stop conditions.




Figure 24.45 Timing of operations in generation of start, restart, and stop conditions

# 24.7.2 Clock Synchronization

The SCLn line can be driven low if a wait is inserted by a slave device at the other side of the transfer. Setting the SIMR2.IICCSC bit to 1 applies control to obtain synchronization when a difference arises between the levels of the internal SCLn clock signal and the level being input on the SCLn pin.

When the SIMR2.IICCSC bit is set to 1, the level of the internal SCLn clock signal changes from low to high. Counting to determine the period at a high level stops while the low level is being input on the SCLn pin. Counting to determine the period at a high level starts after the transition of the input on the SCLn pin to the high level.

The interval from this time until counting to determine the period at high level starts on the transition of the SCLn pin to the high level, is the total of the delay of SCLn output, delay for noise filtering of the input on the SCLn pin (2 or 3 cycles of sampling clock for the noise filter), and delay for internal processing (1 or 2 cycles of PCLK). The period at high level of the internal SCLn clock is extended even when other devices do not place the low level on the SCLn line.

If the SIMR2.IICCSC bit is 1, synchronization is obtained for the transmission and reception of data by taking the logical AND of the input on the SCLn pin and the internal SCLn clock. If the SIMR2.IICCSC bit is 0, synchronization with the internal SCLn clock is obtained for the transmission and reception of data.

If a slave device inserts a wait period into the interval until the transition of the internal SCLn clock signal from the low to the high level after a request for the generation of a start, restart, or stop condition is issued, the time until generation is prolonged by that period.

If a slave device inserts a wait period after the transition of the internal SCLn clock signal from the low to the high level, although the generation-completed interrupt is issued without stopping the waiting period, generation of the condition itself is not guaranteed.

Figure 24.46 shows an example operation for synchronizing the clocks.




Figure 24.46 Example operations for clock synchronization

#### 24.7.3 SDAn Output Delay

The SIMR1.IICDL[4:0] bits can be used to set a delay for output on the SDAn pin relative to falling edges of output on the SCLn pin. Delay settings from 0 to 31 are selectable, representing periods of the corresponding numbers of cycles of the clock signal from the on-chip baud rate generator (derived by frequency-dividing the base clock, PCLK, by the divisor selected in the SMR.CKS[1:0] bits). A delay for output on the SDAn pin applies to the start condition/restart condition/stop condition signal, 8-bit transmit data, and acknowledge bit.

If the SDAn output delay is shorter than the time for the level on the SCLn pin to fall, the change of the output on the SDAn pin starts while the output level on the SCLn pin is falling, creating a possibility of erroneous operation for slave devices. Ensure that settings for the delay of output on the SDAn pin specify times greater than the time output on the SCLn pin takes to fall (300 ns for IIC in normal mode and fast mode).

Figure 24.47 shows the timing of delays in SDAn output.




Figure 24.47 Timing of delays in SDAn output

#### 24.7.4 SCI Initialization in Simple IIC Mode

Before transferring data, write the initial value 0x00 to SCR and initialize the interface following the example shown in Table 24.30.

Before making any changes to the operating mode or transfer format, be sure to set SCR to its initial value. In simple IIC mode, the open-drain setting for the communication ports should be made on the port side.

Table 24.30 Example flow of SCI initialization in simple IIC mode

| No. | Step Name   | Description  |
|-----|---|--|
| 1   | Start of initialization   |  |
| 2   | Set the TIE, RIE, TE, RE, TEIE and CKE[1:0] bits in SCR to 0          |  |
| 3   | Set the I/O port functions  | Set the I/O port to allow use (on N-channel open-drain output pins) of the SSCLn and SSDAn pin functions.  |
| 4   | Set the IICSDAS[1:0] and IICSCLS[1:0] bits in SIMR3 to 11b            | Place the SSCLn and SSDAn pins in the high-impedance state until a start condition is to be generated.   |
| 5   | Set up the transfer or reception format in SMR and SCMR               | Set the format for transmission and reception in SMR and SCMR. In SMR, set the CKS[1:0] bits to the target value and set the other bits to 0. In SCMR, set the SDIR bit to 1 and the SINV and SMIF bits to 0.  |
| 6   | Set the value in BRR  | Write the value for the targeted bit rate to BRR.  |
| 7   | Set a value in MDDR   | Write the value obtained by correcting a bit rate error in MDDR. This step is not required if the BRME bit in SEMR is set to 0.  |
| 8   | Set the values in SEMR,<br>SNFR, SIMR1, SIMR2, and<br>SPMR            | Set the values in SEMR, SNFR, SIMR1, SIMR2, and SPMR.  Set the NFEN and BRME bits in SEMR. In SNFR, set the NFCS[2:0] bits.  In SIMR1, set the IICM bit to 1 and the IICDL[4:0] bits as required.  In SIMR2, set the IICACKT and IICCSC bits to 1 and the IICINTM bits as required.  In SPMR, set all the bits to 0. |
| 9   | Set the SCR.RE and TE bit to 1 and set the SCR.TIE, RIE and TEIE bits | Set the RE and TE bits in the SCR to 1. Then, set the SCR.TIE, RIE, and TEIE bits (for transmission and when the SIMR2.IICINTM bit is 1, set the RIE bit to 0). Setting the TE and RE bits to 1 enables the SSCLn and SSDAn pin functions.   |
| 10  | Start of transmission or reception                                    |  |

# 24.7.5 Operation in Master Transmission in Simple IIC Mode

Figure 24.48 and Figure 24.49 show examples of master transmission and Figure 24.50 shows an example flow of data transmission.

Figure 24.48 shows the operation example when SIMR2.IICINTM bit is 1 (use reception and transmission interrupts) and the value of the SCR.RIE bit is assumed to be 0 (SCIn\_RXI and SCIn\_ERI interrupt requests are disabled).

See Table 24.34 for more information on the STI interrupt.

Figure 24.50 shows a flow chart in the case of SIMR2.IICINTM is 1 and address transmission by CPU and data transmission by DTC. When 10-bit slave addresses are in use, steps [3] and [4] are repeated twice.

In simple IIC mode, the transmit data empty interrupt (SCIn\_TXI) is generated when communication of one frame is complete, unlike the SCIn\_TXI interrupt request generation timing during clock synchronous transmission.




Figure 24.48 Example 1 of operations for master transmission in simple IIC mode with 7-bit slave addresses, transmission interrupts, and reception interrupts

When the SIMR2.IICINTM bit is set to 0 (use ACK/NACK interrupts) during master transmission, the DTC is activated by the ACK interrupt as the trigger and required number of data bytes are transmitted. When the NACK is received, error processing such as transmission stop and retransmission is performed using the NACK interrupt as the trigger.

To restart communication for some reason after writing data in the TDR register, use the following procedure:

- 1. Set the TE and RE bits in the SCR register to 0 to stop communication.
- 2. Set 0xF0 in the SIMR3 register, release the I<sup>2</sup>C bus, and clear the generation of a condition.
- 3. If the RDRF flag in the SSR register is set to 1, clear it.
- 4. Set the TE and RE bits in the SCR register to 1 and start the next communication.




Figure 24.49 Example 2 of operations for master transmission in simple IIC mode with 7-bit slave addresses, ACK interrupts, and NACK interrupts




Figure 24.50 Example flow of master transmission in simple IIC mode with transmission interrupts and reception interrupts

# 24.7.6 Master Reception in Simple IIC Mode

Figure 24.51 shows an example operation in simple IIC mode master reception and Figure 24.52 shows an example flow of master reception.

The value of the SIMR2.IICINTM bit is assumed to be 1 (use reception and transmission interrupts).

In simple IIC mode, the transmit data empty interrupt (SCIn\_TXI) is generated when communication of one frame is complete, unlike the SCIn\_TXI interrupt request generation timing during clock synchronous transmission.




Figure 24.51 Example operations for master reception in simple IIC mode with 7-bit slave addresses, transmission interrupts, and reception interrupts




Figure 24.52 Example flow of master reception in simple IIC mode with transmission interrupts and reception interrupts

#### 24.8 Operation in Simple SPI Mode

As an extended function, the SCI supports a simple SPI mode that handles transfer among one or multiple master devices and multiple slave devices.

Using the settings for clock synchronous mode (SCMR.SMIF = 0, SIMR1.IICM = 0, SMR.CM = 1) and setting the SPMR.SSE bit to 1 place the SCI in simple SPI mode. However, the SSn pin function on the master side is not required for connection of the device used as the master in simple SPI mode when the configuration only has a single master. Therefore, set the SPMR.SSE bit to 0 in such cases.

Figure 24.53 shows an example of connections for simple SPI mode. Control a general port pin to produce the SSn output signal from the master.

In simple SPI mode, data is transferred in synchronization with clock pulses in the same way as in clock synchronous mode. One character of data for transfer consists of 8 bits of data, and parity bits cannot be appended. The data can be inverted by setting the SCMR.SINV bit to 1.

Because the receiver and transmitter are independent of each other within the SCI module, full-duplex communications are possible, with a shared clock signal. Additionally, because both the transmitter and receiver have a buffered structure, writing the next transmit data while transmission is in progress and reading previously received data while reception is in progress are both possible. This enables continuous transfer.




Figure 24.53 Example connections using simple SPI mode in single master mode with SPMR.SSE bit = 0

#### 24.8.1 States of Pins in Master and Slave Modes

The direction (input or output) of pins for the simple SPI mode interface differs according to whether the device is a master (SCR.CKE[1:0] = 00b or 01b and SPMR.MSS = 0) or slave (SCR.CKE[1:0] = 10b or 11b and SPMR.MSS = 1).

Table 24.31 lists the relationship between the pin states, mode, and level on the SSn pin.

| Table 24.31 | States of | pins by | mode and in | put level | on SSn pin |
|-------------|-----------|---------|-------------|-----------|------------|
|             |           |         |             |           |            |

| Mode                      | Input on SSn pin                     | State of MOSIn pin                     | State of MISOn pin                     | State of SCKn pin          |
|---------------------------|--------------------------------------|--|--|----------------------------|
| Master mode <sup>*1</sup> | High level (transfer can proceed)    | Output for data transmission*2         | Input for received data                | Clock output <sup>*3</sup> |
|                           | Low level (transfer cannot proceed)  | High-impedance                         | Input for received data (but disabled) | High-impedance             |
| Slave mode                | High level (transfer cannot proceed) | Input for received data (but disabled) | High-impedance                         | Clock input (but disabled) |
|                           | Low level (transfer can proceed)     | Input for received data                | Output for data transmission           | Clock input                |

- Note 1. When there is only a single master (SPMR.SSE = 0), transfer is possible regardless of the input level on the SSn pin. This is equivalent to input of a high level on the SSn pin.
- Note 2. The MOSIn pin output is in the high-impedance state when serial transmission is disabled (SCR.TE bit = 0).
- Note 3. The SCKn pin output is in the high-impedance state when serial transmission is disabled (SCR.TE = 0 and SCR.RE = 0) in a multi-master configuration (SPMR.SSE = 1).

#### 24.8.2 SS Function in Master Mode

Setting the CKE[1:0] bits in the SCR to 00b or 01b and the MSS bit in the SPMR to 0 selects master mode operation. The SSn pin is not used in single-master configurations (SPMR.SSE = 0), so transmission or reception can proceed regardless of the value of the SSn pin.

When the level on the SSn pin is high in a multi-master configuration (SPMR.SSE = 1), a master device outputs clock signals from the SCKn pin before starting transmission or reception to indicate that there are no other masters or another master is performing reception or transmission.

When the level on the SSn pin is low in a multi-master configuration (SPMR.SSE = 1), there are other masters, and a transmission or reception is in progress. The MOSIn output and SCKn pins are placed in the high-impedance state and starting transmission or reception is not possible. In addition, the value of the SPMR.MFF bit is 1, indicating a mode fault error. In a multi-master configuration, start error processing by reading SPMR.MFF flag. If a mode fault error occurs while transmission or reception is in progress, transmission or reception does not stop, but the MOSIn and SCKn outputs are in the high-impedance state after completion of the transfer.

Use a general port pin to produce the SS output signal from the master.

#### 24.8.3 SS Function in Slave Mode

Setting the SCR.CKE[1:0] bits to 10b or 11b and the SPMR.MSS bit to 1 selects slave operation. When the SSn pin is high, the MISOn output pin is in the high-impedance state and clock input through the SCKn pin is ignored. When the SSn pin is low, clock input through the SCKn pin is valid and transmission or reception can proceed.

If the input on the SSn pin changes from low to high during transmission or reception, the MISOn output pin is placed in the high-impedance state. Meanwhile, the internal processing for transmission or reception continues at the rate of the clock input through the SCKn pin until processing for the character being transmitted or received is complete, after which it stops, and the appropriate interrupt (SCIn\_TXI, SCIn\_RXI, or SCIn\_TEI) is generated.

#### 24.8.4 Relationship between Clock and Transmit/Receive Data

The CKPOL and CKPH bits in the SPMR register can be used to set up the clock for use in transmission and reception in four different ways. The relation between the clock signal and the transmission and reception of data is shown in Figure 24.54. The relation is the same for both master and slave operation. This is the same as when the level on the SSn pin is high.




Figure 24.54 Relation between clock signal and transmit or receive data in simple SPI mode

#### 24.8.5 SCI Initialization in Simple SPI Mode

Initialization in simple SPI mode is the same as in clock synchronous mode. See section 24.5.3. SCI Initialization in Clock Synchronous Mode for an example initialization flow. The CKPOL and CKPH bits in the SPMR register must be set to ensure that the clock signal is suitable for both master and slave devices.

Always initialize the SCR register before making any changes to the operating mode or transfer format.

Note: Only the RE bit is set to 0. The SSR.ORER, FER, PER, and RDR flags are not initialized.

Changing the value of the TE bit from 1 to 0 or from 0 to 1 when the TIE bit in the SCR register is 1 at the same time, leads to the generation of a transmit data empty interrupt (SCIn TXI).

#### 24.8.6 Transmission and Reception of Serial Data in Simple SPI Mode

In master operation, ensure that the SSn pin of the slave device on the other side of the transfer is at the low level before starting the transfer and at the high level on completion of the transfer. Otherwise, the procedures are the same as in clock synchronous mode.

#### 24.9 Bit Rate Modulation Function

Using the bit rate modulation function, the bit rate can be evenly corrected using the number specified in the MDDR register among 256 clock cycles of internal clocks which is selected by the CKS[1:0] bits in SMR/SMR SMCI.

Figure 24.55 shows an example where the PCLK is selected in the CKS[1:0] bits in SMR/SMR\_SMCI, the BRR bit is set to 0, and the MDDR is set to 160 in asynchronous mode. In this example, the cycle of the base clock is evenly corrected (256/160) and the bit rate is also corrected (160/256).

Note: Enabling an internal clock causes bias, and expansion and contraction are generated in the pulse width of the internal base clock.

Do not use this function in clock synchronous mode and in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).




Figure 24.55 Example internal base clock when bit rate modulation function is used

### 24.10 Interrupt Sources

# 24.10.1 Buffer Operation for SCIn\_TXI and SCIn\_RXI Interrupts

If the conditions for an SCIn\_TXI and SCIn\_RXI interrupt are satisfied while the interrupt status flag in the ICU is 1, the ICU does not output the interrupt request but saves it internally with a capacity for retention of one request per source.

When the interrupt status flag in the ICU is set to 0, the interrupt request retained within the ICU is output. The internally retained interrupt request is automatically discarded when the actual interrupt is output. Clearing of the associated interrupt enable bit (the TIE or RIE bit in the SCR/SCR\_SMCI) can also be used to discard an internally retained interrupt request.

#### 24.10.2 Interrupts in Asynchronous, Clock Synchronous, and Simple SPI Modes

Table 24.32 lists interrupt sources in asynchronous mode, clock synchronous mode, and simple SPI mode.

A different interrupt vector can be assigned to each interrupt source. Individual interrupt sources can be enabled or disabled with the enable bits in the SCR register.

If the SCR.TIE bit is 1, an SCIn\_TXI interrupt request is generated when transmit data is transferred from the TDR or TDRHL register\*1 to the TSR register. An SCIn\_TXI interrupt request can also be generated by using a single instruction to set the SCR.TE and SCR.TIE bits to 1 at the same time. An SCIn\_TXI interrupt request can activate the DTC to handle data transfer.

An SCIn\_TXI interrupt request is not generated by setting the SCR.TE bit to 1 when SCR.TIE is 0 or by setting the SCR.TIE bit to 1 when the SCR.TE is 1.\*2

When new data is not written by the time of transmission of the last bit of the current transmit data and SCR.TEIE is 1, the SSR.TEND flag is set to 1 and an SCIn\_TEI interrupt request is generated. Additionally, when SCR.TE is 1, the SSR.TEND flag retains the value 1 until more transmit data is written to the TDR or TDRHL register\*1, and setting SCR.TEIE to 1 leads to the generation of an SCIn\_TEI interrupt request.

Writing data to the TDR or TDRHL register\*1 leads to clearing of the SSR.TEND flag and, after a certain time, discarding of the SCIn\_TEI interrupt request.

If the SCR.RIE bit is 1, an SCIn\_RXI interrupt request is generated when received data is stored in the RDR register. An SCIn\_RXI interrupt request can activate the DTC to handle data transfer.

Setting any of the SSR.ORER, FER, PER flags to 1 when the SCR.RIE bit is 1 leads to the generation of an SCIn\_ERI interrupt request.

An SCIn\_RXI interrupt request is not generated in this case. Clearing all these flags (ORER, FER, PER) leads to discarding of the SCIn\_ERI interrupt request.

- Note 1. When asynchronous mode and 9-bit data length are selected.
- Note 2. To temporarily prohibit SCIn\_TXI interrupts on transmission of the last of the data when a new round of transmission is to be started, after handling the transmission-completed interrupt, control activation of the interrupt by using the interrupt request enable bit in the ICU rather than using the SCR.TIE bit. This approach can prevent the suppression of SCIn\_TXI interrupt requests in the transfer of new data.

Table 24.32 SCI interrupt sources

| Name             | Interrupt source    | Interrupt flag                                   | Interrupt<br>enable | DTC activation |
|------------------|---------------------|--|---------------------|----------------|
| SCIn_ERI (n = 9) | Receive error*1     | SSR.ORER, SSR.FER, SSR.PER, DCCR.DFER, DCCR.DPER | SCR.RIE             | Not possible   |
| SCIn_RXI (n = 9) | Receive data full   | SSR.RDRF   | SCR.RIE             | Possible       |
|                  | Address match       | DCCR.DCMF  | SCR.RIE             | Possible       |
| SCIn_AM (n = 9)  | Address match       | DCCR.DCMF  | _                   | Not possible   |
| SCIn_TXI (n = 9) | Transmit data empty | SSR.TDRE   | SCR.TIE             | Possible       |
| SCIn_TEI (n = 9) | Transmit end        | SSR.TEND   | SCR.TEIE            | Not possible   |

Note 1. The interrupt flag is only ORER when in clock synchronous and simple SPI mode.

#### 24.10.3 Interrupts in Smart Card Interface Mode

Table 24.33 lists interrupt sources in smart card interface mode. A transmit end interrupt (SCIn\_TEI) request and an address match (SCIn\_AM) request cannot be used in this mode.

Table 24.33 SCI Interrupt sources

| Name             | Interrupt source                        | Interrupt flag                                  | Interrupt enable | DTC activation |
|------------------|---|---|------------------|----------------|
| SCIn_ERI (n = 9) | Receive error or error signal detection | SSR_SMCI.ORER,<br>SSR_SMCI.PER,<br>SSR_SMCI.ERS | SCR_SMCI.RIE     | Not possible   |
| SCIn_RXI (n = 9) | Receive data full                       | SSR_SMCI.RDRF                                   | SCR_SMCI.RIE     | Possible       |
| SCIn_TXI (n = 9) | Transmit data empty                     | SSR_SMCI.TEND                                   | SCR_SMCI.TIE     | Possible       |

Data transmission or reception using the DTC is also possible in smart card interface mode, similar to normal SCI mode. In transmission, when the SSR\_SMCI.TEND flag is set to 1, an SCIn\_TXI interrupt request is generated. This SCIn\_TXI interrupt request activates the DTC, allowing transfer of transmit data if the SCIn\_TXI request is previously specified as a source of DTC activation. The TEND flag is automatically set to 0 when the DTC transfers the data.

If an error occurs, the SCI automatically retransmits the same data. During the retransmission, the TEND flag is kept at 0 and the DTC is not activated. Therefore, the SCI and DTC automatically transmit the specified number of bytes, including retransmission after an error occurrence. However, the SSR\_SMCI.ERS flag is not automatically set to 0 at error occurrence. Therefore, the ERS flag must be cleared by previously setting the SCR\_SMCI.RIE bit to 1 to enable an SCIn ERI interrupt request to be generated at error occurrence.

When transmitting or receiving data using the DTC, always enable the DTC before making the SCI settings. For DTC settings, see section 15, Data Transfer Controller (DTC).

In reception, an SCIn\_RXI interrupt request is generated when receive data is set to the RDR register. This SCIn\_RXI interrupt request activates the DTC, allowing transfer of the receive data if the SCIn\_RXI request is previously specified as a source of DTC activation. If an error occurs, the error flag is set. Therefore, the DTC is not activated and an SCIn\_ERI interrupt request is issued to the CPU instead. The error flag must be cleared.

#### 24.10.4 Interrupts in Simple IIC Mode

Table 24.34 lists the interrupt sources in simple IIC mode. The STI interrupt is allocated to the transmit end interrupt (SCIn\_TEI) request. The receive error interrupt (SCIn\_ERI) and the address match (SCIn\_AM) request cannot be used.

The DTC can also be used to handle transfer in simple IIC mode.

#### When the SIMR2.IICINTM bit is 1:

- An SCIn\_RXI request is generated on the falling edge of the SCLn signal for the 8<sup>th</sup> bit. If SCIn\_RXI is previously set up as an activation source for the DTC, the SCIn\_RXI request activates the DTC to handle transfer of the received data.
- An SCIn\_TXI request is generated on the falling edge of the SCLn signal for the 9<sup>th</sup> bit (acknowledge bit). If SCIn\_TXI is previously set up as an activation source for the DTC, the SCIn\_TXI request activates the DTC to handle transfer of the transmit data.

#### When the SIMR2.IICINTM bit is 0:

- An SCIn\_RXI request (ACK detection) is generated if the input on the SDAn pin is low on the rising edge of the SCLn signal for the 9<sup>th</sup> bit (acknowledge bit)
- An SCIn\_TXI request (NACK detection) is generated if the input on the SDAn pin is high on the rising edge of the SCLn signal for the 9<sup>th</sup> bit (acknowledge bit)
- If SCIn\_RXI is previously set up as an activation source for the DTC, the SCIn\_RXI request activates the DTC to handle transfer of the received data.

If the DTC is used for data transfer in reception or transmission, always set up and enable the DTC before setting up the SCI.

When the IICSTAREQ, IICRSTAREQ, and IICSTPREQ bits in SIMR3 are used to generate a start condition, restart condition, or stop condition, the STI request is issued when generation is complete.

Table 24.34 SCI interrupt sources

| Name                   | Interrupt source  | Interrupt flag | Interrupt enable | DTC activation |
|------------------------|---|----------------|------------------|----------------|
| SCIn_RXI (n = 9)       | Reception, ACK detection  | _              | SCMR.RIE         | Possible*1     |
| SCIn_TXI (n = 9)       | Transmission, NACK detection                                    | _              | SCMR.TIE         | Possible       |
| SCIn_TEI(STIn) (n = 9) | Completion of generation of a start, restart, or stop condition | SIMR3.IICSTIF  | SCMR.TEIE        | Not possible   |

Note 1. Activation of the DTC is only possible when the SIMR2.IICINTM bit is 1 (use reception and transmission interrupts)

#### 24.11 Event Linking

By using interrupt request signals as event signals, the SCIn can provide linked operation through the ELC for modules selected in advance.

Event signals can be output regardless of the values of the associated interrupt request enable bits.

- (1) Error event output (receive error or error signal detected) (SCIn\_ERI, n = 9)
- Indicates abnormal termination because of a parity error during reception in asynchronous mode
- Indicates abnormal termination because of a framing error during reception in asynchronous mode
- Indicates abnormal termination because of an overrun error during reception



• Indicates detection of the error signal during transmission in smart card interface mode

#### (2) Receive data full event output (SCIn RXI, n = 9)

- Indicates that ACK is detected if the SIMR2.IICINTM bit is 0 in simple IIC mode
- Indicates that the 8th-bit SCLn falling edge is detected if the SIMR2.IICINTM bit is 1 in simple IIC mode
- When the SIMR2.IICINTM bit is 1 during master transmission in simple IIC mode, set the ELC so that receive data full
  events are not used
- Indicates that received data is set in the Receive Data Register (RDR or RDRHL).

#### (3) Transmit data empty event output (SCIn\_TXI, n = 9)

- Indicates that the SCR/SCR\_SMCI.TE bit is changed from 0 to 1
- Indicates that transmission is complete in smart card interface mode
- Indicates that NACK is detected if the SIMR2.IICINTM bit is 0 in simple IIC mode
- Indicates that the 9th-bit SCLn falling edge is detected if the SIMR2.IICINTM bit is 1 in simple IIC mode
- Indicates that transmit data is transferred from the Transmit Data Register (TDR or TDRHL) to the Transmit Shift Register (TSR).

#### (4) Transmit end event output (SCIn TEI, n = 9)

- Indicates the completion of transmission
- Indicates that the starting condition, resumption condition, or termination condition is generated in simple IIC mode

#### (5) Address match event output (SCIn AM, n = 9)

• Indicates a match of the comparison data (CDR.CMPD) with one frame of receive data when DCCR.DCME is set to 1 in asynchronous mode, including multi-processor mode.

#### 24.12 Noise Cancellation Function

Figure 24.56 shows the configuration of the noise filter used for noise cancellation. The noise filter consists of a 2-stage flip-flop circuit and a match detection circuit. When the input signals of the noise filter and the output signals of the 2-stage flip-flop circuits completely match, the matched level is conveyed as an internal signal. Unless otherwise matched, the previous value is retained. When the same level is retained for 3 cycles or longer on the sampling clock of the noise filter, it is considered as a valid receive signal. A change in pulse for 3 cycles or shorter is considered as noise, not as a receive signal.

In asynchronous mode, the noise cancellation function can be applied to the receive signal input to the RXDn pin. The receive level of the RXDn is taken in the flip-flop circuit of the noise filter on the base clock of asynchronous mode.

- When SEMR.ABCS = 0 and SEMR.ABCSE = 0, the cycle is 1/16 of a 1-bit period.
- When SEMR.ABCS = 1 and SEMR.ABCSE = 0, the cycle is 1/8 of a 1-bit period.
- When SEMR.ABCSE = 1, the cycle is 1/6 of a 1-bit period.

In simple IIC mode, this function can be used for each input on SDAn and SCLn. The sampling clock is selected from divided clock of baud rate generator settings SNFR.NFCS[2:0].

If the base clock is stopped once with the noise filter enabled and then the base clock input is restarted again, the noise filter operation resumes from the state where the clock was stopped. When SCR.TE and SCR.RE are set to 0 during base clock input, all of the noise filter flip-flop values are initialized to 1. Accordingly, if the input data is 1 when reception operation resumes, the function determines that a level match is detected and the result is conveyed as an internal signal. When the level being input corresponds to 0, the initial output of the noise filter is retained until the level matches in three consecutive sampling cycles.






Figure 24.56 Digital noise filter circuit block diagram

# 24.13 Usage Notes

#### 24.13.1 Settings for the Module-Stop Function

The Module Stop Control Register B (MSTPCRB) can enable or disable SCI operation. The SCI is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

# 24.13.2 SCI Operation during Low Power State

# (1) Transmission

When setting the module to the stopped state or in transitions to Software Standby, stop operations (by setting the TIE, TE, and TEIE bits in the SCR/SCR\_SMCI to 0) after switching the TXDn pin to the general I/O port pin function. When setting I/O port as an SCI connection, the SPTR register can control the state of the TXDn pin. Setting the TE bit to 0 initializes the TSR register and the TEND bit in the SSR/SSR\_SMCI is initialized to 1. Depending on the port settings and SPTR register settings, output pins might output the level before a transition to the low-power state is made after release from the module-stopped state or Software Standby mode. When transitions to these states are made during transmission, the transmitted data becomes indeterminate.

To transmit data in the same transmission mode after cancellation of the low-power state:

- 1. Set the TE bit to 1.
- 2. Read SSR/SSR SMCI.
- 3. Write data to TDR sequentially to start data transmission.

To transmit data with a different transmission mode, initialize the SCI first.

Figure 24.57 shows an example flow of transition to Software Standby mode during transmission. Figure 24.58 and Figure 24.59 show the port pin states during transition to Software Standby mode.

Before specifying the module-stop state or transitioning to Software Standby mode from the transmission mode using DTC transfer, stop the transmit operations (TE = 0). To start transmission after cancellation using the DTC, set the TE bit to 1. The SCIn TXI interrupt flag is set to 1 and transmission starts using the DTC.

#### (2) Reception

#### When address match function is not used as wakeup condition

Before specifying the module-stop state or transitioning to Software Standby mode, stop the receive operations (RE = 0 in SCR/SCR SMCI). If transition is made during data reception, the received data is invalid.

Figure 24.60 shows an example flow of transition to Software Standby mode during reception.

#### When address match function is used as wakeup condition

Before specifying the module-stop state or transitioning to Software Standby mode:

- 1. Set the operations after cancellation of the low power state.
- 2. Set CDR.CMPD and DCCR.DCME to 1.
- 3. Set the receive operations (RE = 1 in SCR/SCR SMCI).
- 4. Set the module-stop state or Software Standby mode.

When SCI transfers to low power mode, if the receive data pin (RXD) is at the low level, set SEMR.RXDESEL = 0.

When setting SEMR.RXDESEL = 1, there is a possibility that a start bit (falling edge of RXD pin) cannot be detected on release of the low power mode.

Figure 24.61 shows an example flow of transition to Software Standby mode during reception with address match.






Figure 24.57 Example flow of transition to Software Standby mode during transmission




Figure 24.58 Port pin states during transition to Software Standby mode with internal clock and asynchronous transmission




Figure 24.59 Port pin states during transition to Software Standby mode with internal clock and clock synchronous transmission




Figure 24.60 Example flow of transition to Software Standby mode during reception




Figure 24.61 Example flow of transition to Software Standby mode during reception with address match

#### 24.13.3 Break Detection and Processing

When a framing error is detected, a break can be detected by reading the RXDn pin value directly. In a break, the input from the RXDn pin becomes all 0s, and the SSR.FER flag is set to 1 to indicate a framing error, and the SSR.PER flag might also be set to 1 to indicate a parity error. The SCI continues the receive operation even after a break is received. Therefore, even if the FER flag is 0, indicating that no framing error occurred, it is set to 1 again. When the SEMR.RXDESEL bit is 1, the SCI sets the SSR.FER flag to 1 and stops receiving operations until a start bit of the next data frame is detected. If the SSR.FER flag is set to 0, the SSR.FER flag retains 0 during the break.

When the RXDn pin is set to 1 and the break ends, detecting the beginning of the start bit on the first falling edge of the RXDn pin allows the SCI to start the receiving operation.

#### 24.13.4 Mark State and Production of Breaks

When the SCR/SCR\_SMCI.TE bit is 0, disabling serial transmission, the state of the TXDn pin can be set using the SPTR.SPB2IO and SPTR.SPB2DT bits. With this approach, a TXDn pin can be placed in the mark state to transmit a break.

Before setting the SCR/SCR\_SMCI.TE bit to 1, enabling serial transmission, set the SPB2IO and SPB2DT bits to put the communication line in the mark state (the state of 1), and change the TXDn pin using I/O port function. To output a break on data transmission, after setting the TXDn pin to output 0 by setting the SPB2IO and SPB2DT bits, change the TXDn pin using the I/O port function and set the SCR/SCR\_SMCI.TE bit to 0. When the SCR/SCR\_SMCI.TE bit is set to 0, the transmitter is initialized regardless of the current state of transmission.

# 24.13.5 Receive Error Flags and Transmit Operation in Clock Synchronous Mode and Simple SPI Mode

Transmission cannot start when a receive error flag (ORER) in SSR is set to 1, even when data is written to TDR. Always set the receive error flags to 0 before starting transmission.

Note: The receive error flags cannot be set to 0 when the RE bit in SCR/SCR\_SMCI is set to 0 (serial reception is disabled).

# 24.13.6 Restrictions on Clock Synchronous Transmission in Clock Synchronous Mode and Simple SPI Mode

When the external clock source is used as a synchronization clock, the following restrictions apply.

#### (1) Start of transmission

Wait at least the following time from writing transmit data to TDR to the start of the external clock input:

1 PCLK cycle + data output delay time for the slave (t<sub>DO</sub>) + setup time for the master (t<sub>SU</sub>). See Figure 24.62.

#### (2) Continuous transmission

Write the next transmit data to TDR or TDRHL before the falling edge of the transmit clock for bit [7]. See Figure 24.62.

When updating TDR after bit [7] has started to transmit, update TDR while the synchronization clock is in the low-level period, and set the high-level width of the transmit clock (bit [7]) to 4 PCLK cycles or longer. See Figure 24.62.






Figure 24.62 Restraints on use of external clock in clock synchronous transmission

#### 24.13.7 Restrictions on Using DTC

During transmission or reception operations using the DTC, do not set transfer data for the DTC.

# (1) Writing data to TDR

Data can be written to TDR and TDRHL. However, if new data is written to TDR or TDRHL when transmit data remains in TDR or TDRHL, the previous data in TDR and TDRHL is lost because it was not transferred to TSR yet. When using DTC, always write transmit data to TDR or TDRHL in the SCIn\_TXI interrupt request handling routine.

#### (2) Reading data from RDR

When using the DTC to read RDR and RDRHL, always set the receive data full interrupt (SCIn\_RXI) as the activation source of the relevant SCI.

#### 24.13.8 Notes on Starting Transfer

At the point where transfer starts when the interrupt status flag (IELSRn.IR flag) in the ICU is 1, follow the procedure in this section to clear interrupt requests before permitting operations (by setting the SCR/SCR\_SMCI.TE or SCR/SCR\_SMCI.RE bit to 1). For details on the interrupt status flag, see section 12, Interrupt Controller Unit (ICU).

- 1. Confirm that transfer has stopped (the SCR/SCR SMCI.TE or SCR/SCR SMCI.RE bit is 0)
- 2. Set the associated interrupt enable bit (SCR/SCR SMCI.TIE or SCR/SCR SMCI.RIE bit) to 0
- 3. Read the associated interrupt enable bit (SCR/SCR\_SMCI.TIE or SCR/SCR\_SMCI.RIE bit) to check that it actually becomes 0
- 4. Set the interrupt status flag, IELSRn.IR, in the ICU to 0

# 24.13.9 External Clock Input in Clock Synchronous Mode and Simple SPI Mode

In clock synchronous mode and simple SPI mode, the external clock SCKn must be input as follows:

High-pulse period, low-pulse period = 2 PCLK cycles or more, period = 6 PCLK cycles or more.

#### 24.13.10 Limitations on Simple SPI Mode

#### (1) Master mode

• Use a resistor to pull up or pull down the clock line matching the initial settings for the transfer clock set in the SPMR.CKPH and CKPOL bits when the SPMR.SSE bit is 1.

This prevents the clock line from being placed in the high-impedance state when the SCR.TE bit is set to 0 or unexpected edges from being generated on the clock line when the SCR.TE bit changes from 0 to 1. When the SPMR.SSE bit is 0 in single master mode, pulling up or pulling down the clock line is not required because the clock line is not placed in the high-impedance state even when the SCR.TE bit is set to 0.

- For the clock delay setting (SPMR.CKPH bit is 1), the receive data full interrupt (SCIn\_RXI) is generated before the final clock edge on the SCKn pin as indicated in Figure 24.63. If the TE and RE bits in the SCR register become 0 before the final edge of the clock signal on the SCKn pin, the SCKn pin is placed in the high-impedance state, so the width of the last clock pulse of the transfer clock is shortened. Additionally, an SCIn\_RXI interrupt might lead to the input signal on the SSn pin of a connected slave going to the high level before the final edge of the clock signal on the SCKn pin, leading to incorrect operation of the slave.
- In a multi-master configuration, the SCKn pin output goes to high-impedance while the input on the SSn pin is at the low level if a mode fault error occurs while a character is being transferred, stopping supply of the clock signal to the connected slave. Reset the connected slave to avoid misaligned bits when transfer is restarted.




Figure 24.63 Timing of SCIn RXI interrupt in simple SPI mode with clock delay

#### (2) Slave mode

• Wait at least the following time from writing transmit data in the TDR register to the start of the external clock input. 1 PCLK cycle + data output delay for the slave (t<sub>DO</sub>) + setup time for the master (t<sub>SU</sub>)

Also wait at least 5 PCLK cycles from the input of the low level on the SSn pin to the start of the external clock input.

- Provide an external clock signal to the master the same as the data length for transfer
- Control the input on the SSn pin before the start and after the end of data transfer
- When the input level on the SSn pin is to be changed from low to high while a character is being transferred, set the TE and RE bits in the SCR register to 0 and, after restoring the settings, restart transfer of the first byte

### 24.13.11 Notes on Transmit Enable Bit (SCR.TE)

In initial register value, when SCR.TE = 0, the state of the TXDn pin is high impedance. The TXDn line should not be high impedance by the following one of ways.

- 1. The pull-up resistance is connected to the TXDn line.
- 2. Before setting the SCR.TE bit to 0, the function of the pin should be changed to a general-purpose output port. After that, set the SCR.TE bit to 1, and then change the function of the pin to TXDn.
- 3. In asynchronous mode, set SPTR and decided level of TXDn pin during SCR.TE = 0.

In the Simple SPI mode slave operation, the MISOn pin operates in the same way as the above TXDn pin. The MISOn pin, the same as TXDn pin, should not be high impedance by the above list number 1 or list number 2.

# 24.13.12 Note on Stopping Reception When Using the RTS Function in Asynchronous Mode

One clock cycle of PCLK is required for the time from setting the SCR.RE bit to 0 to stopping the RTS signal generator in asynchronous mode.

When reading the RDR (or RDRL) register after setting the SCR.RE bit to 0, confirm that the RE bit has been set to 0 before reading the RDR (or RDRL) register to prevent these two processes from being performed consecutively.



# 25. I3C Bus Interface (I3C)

# 25.1 Overview

#### 25.1.1 Functional Overview

The I3C bus interface (I3C) has 1 channel. The I3C module conform with and provide a subset of the NXP  $I^2$ C (Inter-Integrated Circuit) bus interface functions and a subset of the MIPI I3C.

Table 25.1 lists the I<sup>2</sup>C specifications, and Table 25.2 lists the I3C specifications.

Table 25.1 |2C specifications

| Item                   | Description   |
|------------------------|---|
| Operation mode         | Master mode and slave mode selectable   |
| Data handler           | Single buffer transfer  |
| Communication protocol | I <sup>2</sup> C bus format  Standard-mode (Sm): 0 to 100 kbps  Fast-mode (Fm): 0 to 400 kbps  Fast-mode Plus (Fm+): 0 to 1 Mbps  High-speed mode (Hs-mode): 0 to 3 Mbps  SMBus format: 10 to 100 kbps  |
| Address format         | <ul><li>7-bit address</li><li>10-bit address</li></ul>  |
| Address detection      | Slave address (static address) (max 1 address) General call address Hs-mode master code Device ID Host address 10-bit slave addressing  |
| Clock stretching       | Clock stretching capability   |
| Noise-filter           | Digital noise-filter  |
| Interrupt source       | <ul> <li>Rx data buffer full</li> <li>Tx data buffer empty</li> <li>START condition detection</li> <li>STOP condition detection</li> <li>Transmit end</li> <li>NACK detection</li> <li>Arbitration lost</li> <li>Timeout detection</li> </ul> |
| Error detection        | NACK received     Arbitration lost error     Timeout error  |
| Event link output      | <ul> <li>Communication event</li> <li>Rx data buffer full event</li> <li>Tx data buffer empty event</li> <li>Transmit end event</li> </ul>  |

Table 25.2 I3C specifications (1 of 2)

| Item           | Description  |
|----------------|--|
| Operation mode | Master (main master/secondary master) mode and slave mode selectable |
| Data handler   | Master :   |

Table 25.2 I3C specifications (2 of 2)

| Item                   | Description  |
|------------------------|--|
| Communication protocol | SDR (I3C single data rate) mode  — Private message  — Broadcast message (common command code)  — Direct message (common command code)  Legacy I <sup>2</sup> C message  — Fast-mode (Fm): 0 to 400 kbps  — Fast-mode Plus (Fm+): 0 to 1 Mbps   |
| In-band interrupt      | Slave interrupt request     Master ship request (secondary master only)     Hot-join event   |
| Address format         | 7-bit address  |
| Address detection      | Slave address (static address or dynamic address)     Broadcast address (0x7E)   |
| Clock stalling         | Clock stalling capability  |
| Interrupt source       | <ul> <li>Non-recoverable internal error</li> <li>Transfer error</li> <li>Transfer abort</li> <li>Response queue full</li> <li>Command queue empty</li> <li>IBI status queue full</li> <li>Receive data buffer full</li> <li>Transmit data buffer empty</li> <li>Receive status queue full</li> <li>START condition detection</li> <li>STOP condition detection</li> <li>HDR exit pattern detection</li> <li>Timeout detection</li> </ul> |
| Error detection        | Non-recoverable internal error CRC error Parity error Frame error Address header error Address NACKed or dynamic address assignment NACKed Receive overflow or transfer underflow error Aborted NACK received for the I <sup>2</sup> C write data transfer Timeout error   |
| Event link output      | Communication event Response buffer full event Command buffer empty event IBI Status buffer full event Receive data buffer full event Transmit data buffer empty event Receive status buffer full event  |

Table 25.3 I3C I/O pins (n = 0)

| Function | Pin name | 1/0 | Description                 |
|----------|----------|-----|-----------------------------|
| I3Cn     | SCLn     | I/O | Input/output pins for clock |
|          | SDAn     | I/O | Input/output pins for data  |

# 25.1.2 Block Diagram [I<sup>2</sup>C/I3C common]

Figure 25.1 shows the main components of this I3C.




Figure 25.1 I3C block diagram

# 25.2 Registers

# 25.2.1 List of Registers

I3C registers are listed in the following table.

Table 25.4 List of I3C registers (1 of 3)

| Register                       | Symbol | Offset address |
|--------------------------------|--------|----------------|
| Protocol Selection Register    | PRTS   | 0x000          |
| Bus Control Register           | BCTL   | 0x014          |
| Master Device Address Register | MSDVAD | 0x018          |
| Reset Control Register         | RSTCTL | 0x020          |
| Present State Register         | PRSST  | 0x024          |
| Internal Status Register       | INST   | 0x030          |

Table 25.4 List of I3C registers (2 of 3)

| Register   | Symbol                 | Offset address |
|--|------------------------|----------------|
| Internal Status Enable Register                          | INSTE                  | 0x034          |
| Internal Interrupt Enable Register                       | INIE                   | 0x038          |
| Internal Status Force Register                           | INSTFC                 | 0x03C          |
| Device Characteristic Table Register                     | DVCT                   | 0x044          |
| IBI Notify Control Register                              | IBINCTL                | 0x058          |
| Bus Function Control Register                            | BFCTL                  | 0x060          |
| Slave Control Register                                   | SVCTL                  | 0x064          |
| Reference Clock Control Register                         | REFCKCTL               | 0x070          |
| Standard Bit Rate Register                               | STDBR                  | 0x074          |
| Extended Bit Rate Register                               | EXTBR                  | 0x078          |
| Bus Free Condition Detection Time Register               | BFRECDT                | 0x07C          |
| Bus Available Condition Detection Time Register          | BAVLCDT                | 0x080          |
| Bus Idle Condition Detection Time Register               | BIDLCDT                | 0x084          |
| Output Control Register                                  | OUTCTL                 | 0x088          |
| Input Control Register                                   | INCTL                  | 0x08C          |
| Timeout Control Register                                 | TMOCTL                 | 0x090          |
| Acknowledge Control Register                             | ACKCTL                 | 0x0A0          |
| SCL Stretch Control Register                             | SCSTRCTL               | 0x0A4          |
| SCL Stalling Control Register                            | SCSTLCTL               | 0x0B0          |
| Slave Transfer Data Length Register 0                    | SVTDLG0                | 0x0C0          |
| Condition Control Register                               | CNDCTL                 | 0x140          |
| Normal Command Queue Port Register                       | NCMDQP                 | 0x150          |
| Normal Response Queue Port Register                      | NRSPQP                 | 0x154          |
| Normal Transfer Data Buffer Port Register 0*1            | NTDTBP0/<br>NTDTBP0_BY | 0x158          |
| Normal IBI Queue Port Register                           | NIBIQP                 | 0x17C          |
| Normal Receive Status Queueport Register                 | NRSQP                  | 0x180          |
| Normal Queue Threshold Control Register                  | NQTHCTL                | 0x190          |
| Normal Transfer Data Buffer Threshold Control Register 0 | NTBTHCTL0              | 0x194          |
| Normal Receive Status Queue Threshold Control Register   | NRQTHCTL               | 0x1C0          |
| Bus Status Register                                      | BST                    | 0x1D0          |
| Bus Status Enable Register                               | BSTE                   | 0x1D4          |
| Bus Interrupt Enable Register                            | BIE                    | 0x1D8          |
| Bus Status Force Register                                | BSTFC                  | 0x1DC          |
| Normal Transfer Status Register                          | NTST                   | 0x1E0          |
| Normal Transfer Status Enable Register                   | NTSTE                  | 0x1E4          |
| Normal Transfer Interrupt Enable Register                | NTIE                   | 0x1E8          |
| Normal Transfer Status Force Register                    | NTSTFC                 | 0x1EC          |
| Bus Condition Status Register                            | BCST                   | 0x210          |
| Slave Status Register                                    | SVST                   | 0x214          |
| Device Address Table Basic Register 0                    | DATBAS0                | 0x224          |
| Device Address Table Basic Register 1                    | DATBAS1                | 0x22C          |

Table 25.4 List of I3C registers (3 of 3)

| Symbol   | Offset address  |
|----------|---|
| DATBAS2  | 0x234   |
| DATBAS3  | 0x23C   |
| EXDATBAS | 0x2A0   |
| SDATBAS0 | 0x2B0   |
| MSDCT0   | 0x2D0   |
| MSDCT1   | 0x2D4   |
| MSDCT2   | 0x2D8   |
| MSDCT3   | 0x2DC   |
| SVDCT    | 0x320   |
| SDCTPIDL | 0x324   |
| SDCTPIDH | 0x328   |
| SVDVAD0  | 0x330   |
| CSECMD   | 0x350   |
| CEACTST  | 0x354   |
| CMWLG    | 0x358   |
| CMRLG    | 0x35C   |
| CETSTMD  | 0x360   |
| CGDVST   | 0x364   |
| CMDSPW   | 0x368   |
| CMDSPR   | 0x36C   |
| CMDSPT   | 0x370   |
| CETSM    | 0x374   |
| BITCNT   | 0x380   |
| NQSTLV   | 0x394   |
| NDBSTLV0 | 0x398   |
| NRSQSTLV | 0x3C0   |
| PRSTDBG  | 0x3CC   |
| MSERRCNT | 0x3D0   |
|          | DATBAS2 DATBAS3 EXDATBAS SDATBAS0 MSDCT0 MSDCT1 MSDCT2 MSDCT3 SVDCT SDCTPIDL SDCTPIDL SDCTPIDH SVDVAD0 CSECMD CEACTST CMWLG CMRLG CETSTMD CGDVST CMDSPW CMDSPR CMDSPT CETSM BITCNT NQSTLV NDBSTLV0 NRSQSTLV PRSTDBG |

Note 1. 8-bit access is valid only in I2C mode.

# 25.2.2 PRTS : Protocol Selection Register

Base address: I3C = 0x4008\_3000

Offset address: 0x000

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16        |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | -  | _  | _  | _  |           |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0         |
| Bit field:         | _  | _  |    |    | _  | _  | _  | _  | _  | _  | _  | 1  | _  | _  | _  | PRTM<br>D |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1         |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 0    | PRTMD  | Protocol Mode  | R/W |
|      |        | 0: I3C protocol mode                                   |     |
|      |        | 1: I <sup>2</sup> C protocol mode                      |     |
| 31:1 | _      | These bits are read as 0. The write value should be 0. | R/W |

# PRTMD bit (Protocol Mode)

PRTMD = 0 : I3C FIFO buffer transfer (Equivalent to HCI)

PRTMD =  $1 : I^2C$  single buffer transfer

# 25.2.3 BCTL: Bus Control Register

Base address: I3C = 0x4008\_3000

Offset address: 0x014

| Bit position:      | 31   | 30  | 29  | 28 | 27 | 26 | 25 | 24           | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16    |
|--------------------|------|-----|-----|----|----|----|----|--------------|----|----|----|----|----|----|----|-------|
| Bit field:         | BUSE | RSM | ABT | _  | -  | _  | _  | _            | _  | _  | -  | _  | _  | _  | _  | _     |
| Value after reset: | 0    | 0   | 0   | 0  | 0  | 0  | 0  | 0            | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     |
| Bit position:      | 15   | 14  | 13  | 12 | 11 | 10 | 9  | 8            | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0     |
| Bit field:         | _    | _   | _   | _  | _  | _  | _  | HJAC<br>KCTL | _  | _  | _  | _  | _  | _  | _  | INCBA |
| Value after reset: | 0    | 0   | 0   | 0  | 0  | 0  | 0  | 0            | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     |

| Bit  | Symbol   | Function  | R/W |
|------|----------|---|-----|
| 0    | INCBA    | Include I3C Broadcast Address*1  0: Do not include I3C broadcast address for private transfers 1: Include I3C broadcast address for private transfers | R/W |
| 7:1  | _        | These bits are read as 0. The write value should be 0.  | R/W |
| 8    | HJACKCTL | Hot-Join Acknowledge Control <sup>*1</sup> 0: ACK the Hot-Join request  1: NACK and send broadcast CCC to disable Hot-Join                            | R/W |
| 28:9 | _        | These bits are read as 0. The write value should be 0.  | R/W |
| 29   | ABT      | Abort*1 0: I3C is running. 1: I3C has aborted a transfer.   | R/W |
| 30   | RSM      | Resume*2 Values when read: 0: I3C is running. 1: I3C is suspended (RW1C).   | R/W |
| 31   | BUSE     | Bus Enable*2  0: I3C bus operation is disabled.  1: I3C bus operation is enabled.   | R/W |

Note 1. This bit supports for I3C master mode and I3C secondary master mode.

#### **INCBA bit (Include I3C Broadcast Address)**

This bit controls whether the I3C broadcast address (0x7E) is included for private transfers.

If the I3C broadcast address is not included for private transfers, then IBIs driven from Slaves might not win the arbitration, potentially delaying acceptance of the IBIs.

#### **HJACKCTL** bit (Hot-Join Acknowledge Control)

This bit acts as global control to either ACK (0) or NACK (1) all Hot-Join Requests arriving from the Devices on the I3C Bus. If set to NACK (1), then the NACK will be followed by the broadcast CCC to disable Hot-Join.



Note 2. This bit supports for all I3C mode.

#### **ABT bit (Abort)**

When set to 1, this bit allows I3C to relinquish control of the I3C Bus before completing the currently issued transfer.

In response to an ABORT request, I3C issues the STOP condition on the I3C Bus after the complete data byte is transferred or received.

The Driver shall clear the ABT bit to allow operation on the Bus.

If BCTL.ABT is set and ABORT processing is performed, please ignore ERR\_STATUS of Response Descriptor.

#### **RSM** bit (Resume)

This bit is used to resume I3C operation following the Halt state.

I3C enters the Halt state (as indicated in register PRSTDBG) as a result of any type of error occurring in a transfer.

The error type is indicated by the field ERR STATUS in register NRSPQP, NRSQP and NIBIQP).

After I3C has entered the Halt state, the application must write the value 1 to the RSM bit to resume I3C operation. I3C shall auto-clear the RSM bit once it has resumed making transfers (it has initiated the next Command).

#### **BUSE bit (Bus Enable)**

Enables or disables the operation on the I3C Bus by I3C.

Set the BUSE bit to 1 when using I3C. The SCL and SDA pins are placed in the active state when the BUSE bit is set to 1. Set the BUSE bit to 0 when I3C is not to be used. The SCL and SDA pins are placed in the inactive state when the BUSE bit is set to 0.

If the software sets this bit, then it also confirms that initialization is done, and that I3C can use the programmed register values (For example, generation of SCL on IBI detection, etc.). If this bit is not set, then I3C shall not generate SCL for incoming IBI.

Software may disable I3C bus operation while it is active, However:

- If a disable request occurs while receiving IBI, the actual disabling will not occur until reception of the IBI is complete.
- When the software reads the value 0 from this field, this indicates that I3C bus operation disable operation has completed.

If commands remain in the command queue, do not set BUSE = 0.

#### 25.2.4 MSDVAD: Master Device Address Register

Base address: I3C = 0x4008\_3000

Offset address: 0x018

| Bit position:      | 31         | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 |   |   |           |    |   | 16 |
|--------------------|------------|----|----|----|----|----|----|----|----|----|---|---|-----------|----|---|----|
| Bit field:         | MDYA<br>DV | _  | _  | _  | _  | _  | _  | _  | _  |    |   | N | IDYAD[6:0 | 0] |   |    |
| Value after reset: | 0          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0         | 0  | 0 | 0  |
| Bit position:      | 15         | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5 | 4 | 3         | 2  | 1 | 0  |
| Bit field:         | _          | _  | _  | 1  | -  | _  | _  | -  | _  | _  | _ | _ | -         | _  | 1 | _  |
| Value after reset: | 0          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0         | 0  | 0 | 0  |

| Bit   | Symbol     | Function   | R/W |
|-------|------------|--|-----|
| 15:0  | _          | These bits are read as 0. The write value should be 0.   | R/W |
| 22:16 | MDYAD[6:0] | Master Dynamic Address   | R/W |
| 30:23 | _          | These bits are read as 0. The write value should be 0.   | R/W |
| 31    | MDYADV     | Master Dynamic Address Valid  0: The master dynamic address field is not valid.  1: The master dynamic address field is valid. | R/W |

Note: This register supports for I3C master mode.



#### MDYAD[6:0] bits (Master Dynamic Address)

This field is used to program I3C master dynamic address. I3C uses this address to respond to master transactions in I3C interface mode (slave or secondary master role).

In I3C main master mode, the software shall program the dynamic address as it self-assigns its dynamic address.

#### **MDYADV** bit (Master Dynamic Address Valid)

This bit indicates whether or not the value in the MDYAD field is valid.

In I3C main master mode, the user sets this bit to 1 as it self-assigns its dynamic address.

Note: After setting MSDVAD, and setting BCTL. BUSE = 1, the device will act as main master.

Without setting MSDVAD, setting SVDCT.TBCR[7:6] = 00b (Device Role Slave), and setting BCTL.BUSE = 1, the device will act as slave.

Without setting MSDVAD, setting MSDCTm.RBCR[7:6] = 01b (Device Role Master), and setting BCTL.BUSE = 1, the device will act as slave.

# 25.2.5 RSTCTL : Reset Control Register

Base address: I3C = 0x4008\_3000

Offset address: 0x020

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22         | 21          | 20         | 19         | 18          | 17          | 16          |
|--------------------|----|----|----|----|----|----|----|----|----|------------|-------------|------------|------------|-------------|-------------|-------------|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _          | _           | _          | _          | _           | _           | INTLR<br>ST |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0          | 0           | 0          | 0          | 0           | 0           | 0           |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6          | 5           | 4          | 3          | 2           | 1           | 0           |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | RSQR<br>ST | IBIQR<br>ST | RDBR<br>ST | TDBR<br>ST | RSPQ<br>RST | CMDQ<br>RST | RI3CR<br>ST |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0          | 0           | 0          | 0          | 0           | 0           | 0           |

| Bit  | Symbol  | Function  | R/W |
|------|---------|---|-----|
| 0    | RI3CRST | I3C Software Reset  0: Release I3C reset. 1: Initiate I3C reset.  | R/W |
| 1    | CMDQRST | Command Queue Software Reset*1  0: The Command Queues in I3C is not flushed. 1: The Command Queues in I3C is flushed.                     | R/W |
| 2    | RSPQRST | Response Queue Software Reset*1  0: The Response Queues in I3C is not flushed. 1: The Response Queues in I3C is flushed.                  | R/W |
| 3    | TDBRST  | Transmit Data Buffer Software Reset*1  0: The Transmit Queues in I3C is not flushed.  1: The Transmit Queues in I3C is flushed.           | R/W |
| 4    | RDBRST  | Receive Data Buffer Software Reset*1  0: The Receive Queues in I3C is not flushed. 1: The Receive Queues in I3C is flushed.               | R/W |
| 5    | IBIQRST | IBI Queue Software Reset*1  0: The IBI Queues in I3C is not flushed. 1: The IBI Queues in I3C is flushed.                                 | R/W |
| 6    | RSQRST  | Receive Status Queue Software Reset*2  0: The Receive Status Queue in I3C is not flushed.  1: The Receive Status Queue in I3C is flushed. | R/W |
| 15:7 | _       | These bits are read as 0. The write value should be 0.  | R/W |

| Bit   | Symbol  | Function   | R/W |
|-------|---------|--|-----|
| 16    | INTLRST | Internal Software Reset  | R/W |
|       |         | O: Releases of some registers and internal state.  1: Resets of some registers and internal state. |     |
|       |         | 1. Resets of some registers and internal state.  |     |
| 31:17 | _       | These bits are read as 0. The write value should be 0.   | R/W |

Note 1. This bit supports for all I3C mode.

For details on reset for each register, see section 25.6. Reset Descriptions.

#### RI3CRST bit (I3C Software Reset)

On Driver setting this bit to 1, I3C shall be reset and disabled.

All registers shall return to their reset values, and the software shall re-initialize I3C.

This field is cleared automatically upon I3C reset completion. This field also resets all Queues in I3C.

#### **CMDQRST bit (Command Queue Software Reset)**

On software setting this bit to 1, the Command Queues in I3C shall be flushed.

This field shall be cleared automatically upon Command Queue reset completion.

#### RSPQRST bit (Response Queue Software Reset)

On software setting this bit to 1, the Response Queues in I3C shall be flushed.

This field shall be cleared automatically upon Response Queue reset completion.

#### **TDBRST** bit (Transmit Data Buffer Software Reset)

On software setting this bit to 1, the Transmit Data Buffers in I3C shall be flushed.

This field shall be cleared automatically upon Transmit Data Buffer reset completion.

#### RDBRST bit (Receive Data Buffer Software Reset)

On software setting this bit to 1, the Receive Data Buffers in I3C shall be flushed.

This field shall be cleared automatically upon completion of Receive Data Buffer reset.

#### **IBIQRST bit (IBI Queue Software Reset)**

On software setting this bit to 1, the IBI Queues in I3C shall be flushed.

This field shall be cleared automatically upon completion of IBI Queue reset.

#### **RSQRST bit (Receive Status Queue Software Reset)**

On software setting this bit to 1, the Receive Status Queues in I3C shall be flushed.

This field shall be cleared automatically upon Receive Status Queue reset completion.

#### **INTLRST** bit (Internal Software Reset)

When set to 1, some of registers is reset. For details on the registers to be reset, see section 25.6. Reset Descriptions.

Note: Programming this field while it contains a value of 1 may result in undefined behavior.



Note 2. This bit supports for I3C secondary master mode and I3C slave mode.

# 25.2.6 PRSST : Present State Register

Base address: I3C = 0x4008\_3000

Offset address: 0x024

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23          | 22 | 21 | 20   | 19 | 18   | 17 | 16 |
|--------------------|----|----|----|----|----|----|----|----|-------------|----|----|------|----|------|----|----|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _           | _  | _  | _    | _  | _    | _  | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0           | 0  | 0  | 0    | 0  | 0    | 0  | 0  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7           | 6  | 5  | 4    | 3  | 2    | 1  | 0  |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | PRSS<br>TWP |    | _  | TRMD | _  | CRMS | _  | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0           | 0  | 0  | 0    | 0  | 0    | 0  | 0  |

| Bit  | Symbol  | Function  | R/W   |
|------|---------|---|-------|
| 1:0  | _       | These bits are read as 0. The write value should be 0.  | R/W   |
| 2    | CRMS    | Current Master*2  0: The Master is not the Current Master, and must request and acquire bus ownership before initiating any transfer.  1: The Master is the Current Master, and as a result can initiate transfers. | R/W*1 |
| 3    | _       | This bit is read as 0. The write value should be 0.   | R/W   |
| 4    | TRMD    | Transmit/Receive Mode*3  0: Receive mode 1: Transmit mode   | R     |
| 6:5  | _       | These bits are read as 0. The write value should be 0.  | R/W   |
| 7    | PRSSTWP | Present State Write Protect*2  0: CRMS bit is protected.  1: CRMS bit can be written when writing simultaneously with the value of the target bit.  | W     |
| 31:8 | _       | These bits are read as 0. The write value should be 0.  | R/W   |

Note 1. When the PRSSTWP bit is set to 1, the CRMS bit can be written to.

Note 2. This bit supports for I<sup>2</sup>C, I3C master, and I3C secondary master mode.

Note 3. This bit supports for I<sup>2</sup>C mode.

#### **CRMS** bit (Current Master)

Indicates the set condition and reset condition of each operation mode.

Operation Mode [I<sup>2</sup>C/I3C common]

[Clearing conditions]

- When 1 written to the RSTCTL.RI3CRST by the software.
- When 1 written to the RSTCTL.INTLRST by the software.
- When 0 written to the PRSST.CRMS by the software.
- When STOP is issued.
- When Master Arbitration-Lost.

#### [Setting conditions]

- When 1 written to the PRSST.CRMS by the software.
- When START is issued.

Operation Mode [I3C Main Master]

[Clearing conditions]

• When 0 written to the MSDVAD.MDYADV by the software.

• When GETACCMST transmission is successfully completed by issuing STOP, after responding ACK to the Mastership-Request received from the Secondary Master.

#### [Setting conditions]

- When 1 written to the MSDVAD.MDYADV by the software.
- When GETACCMST reception is successfully completed by issuing STOP, after the ACK is responded to the Mastership-Request transmitted to the Secondary Master.

#### Operation Mode [I3C Secondary Master]

#### [Clearing condition]

• When GETACCMST transmission is successfully completed by issuing STOP, after responding ACK to the Mastership-Request received from the Non-Current Master.

#### [Setting condition]

• When GETACCMST reception is successfully completed by issuing STOP, after the ACK is responded to the Mastership-Request transmitted to the Current Master.

The PRSST register returns I3C current state.

State has two parts: this register which is mandatory, and an additional optional PRSST\_DEBUG register intended for debug purposes (see the Debug Capability registers in the Extended Capabilities list).

#### TRMD bit (Transmit/Receive Mode\*3)

This bit indicates transmit or receive mode.

I3C is in receive mode when the TRMD bit is set to 0 and is in transmit mode when the bit is set to 1. Combination of this bit and the CRMS bit indicates the operating mode of I3C.

The value of TRMD bit is automatically changed to 1 for transmit mode or 0 for receive mode by issuing or detection of a START condition and setting of the R/W# bit.

#### [Setting conditions]

- When a START condition is issued normally according to the START condition issuance request (when a START condition is detected with the CNDCTL.STCND bit set to 1).
- When a Repeated START condition is issued normally according to the Repeated START condition issuance request (when a Repeated START condition is detected with the CNDCTL.SRCND bit set to 1).
- When the R/W# bit added to the slave address is set to 0 in master mode.
- When the address received in slave mode matches the address enabled in SVCTL, with the R/W# bit set to 1.

#### [Clearing conditions]

- When a STOP condition is detected.
- The ALF (arbitration-lost) flag in BST being set to 1.
- In master mode, reception of a slave address to which an R/W# bit with the value 1 is appended.
- In slave mode, a match between the received address and the address enabled in SVCTL when the value of the received R/W# bit is 0 (including cases where the received address is the general call address).
- In slave mode, a Repeated START condition is detected (a Repeated START condition is detected with BCST.BFREF = 0 and CRMS = 0).

#### **PRSSTWP bit (Present State Write Protect)**

PRSSTWP is always 0 when reading.

When writing to PRSST, writing 1 to this bit at the same time enables writing to CRMS bit.



# 25.2.7 INST: Internal Status Register

Base address: I3C = 0x4008\_3000

Offset address: 0x030

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26   | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|----|----|----|----|----|------|----|----|----|----|----|----|----|----|----|----|
| Bit field:         | _  | _  | -  | _  | _  | _    | _  | _  | _  | _  | -  | _  | _  | _  | _  | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10   | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         | _  | _  | -  | _  | _  | INEF | _  | _  | _  | _  |    | _  | _  | _  | _  | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol | Function  | R/W   |
|-------|--------|---|-------|
| 9:0   | _      | These bits are read as 0. The write value should be 0.  | R/W   |
| 10    | INEF   | Internal Error Flag  0: I3C Internal Error has not detected.  1: I3C Internal Error has detected. | R/W*1 |
| 31:11 | _      | These bits are read as 0. The write value should be 0.  | R/W   |

Note: This register supports for all I3C mode.

Note 1. Clearing (to 0) condition: Writing 0 after the 1 state is read.

The Interrupt Status register reflects the status of outstanding interrupt (s).

The status fields are either RW0C (write 0 to clear), or else are cleared based on queue operations.

#### **INEF bit (Internal Error Flag)**

When this bit is 1, it indicates that I3C Internal Error has detected.

When this bit is 0, it indicates that I3C Internal Error has not detected.

[Setting conditions]

- The following 1 is satisfied and any of the following 2 to 9 are satisfied.
  - 1. The INSTE.INEE bit = 1
  - 2. When transmit data is written to the Transmit Data Buffer that is completely full.
  - 3. When received data is read from the Receive Data Buffer that is completely empty.
  - 4. When Command Descriptor is written to the Command Queue that is completely full.
  - 5. When Response Descriptor is read from the Response Status Queue that is completely empty.
  - 6. When Receive Status Descriptor is read from the Receive Status Queue that is completely empty.
  - 7. When IBI Status Descriptor is read from the IBI Queue under the condition that the IBI Queue is completely empty and PRSST.CRMS = 1.
  - 8. When IBI Data is written to the IBI Queue under the condition that the IBI Queue is completely full and PRSST.CRMS = 0.
  - 9. When the Response Status Queue, IBI Status Queue or Receive Status Queue overflows.

#### [Clearing condition]

• When 0 is written to the INEF bit after reading INEF bit = 1.

# 25.2.8 INSTE: Internal Status Enable Register

Base address: I3C = 0x4008\_3000

Offset address: 0x034

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26   | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|----|----|----|----|----|------|----|----|----|----|----|----|----|----|----|----|
| Bit field:         | _  | _  |    | 1  | _  | _    | _  | _  | _  | _  | _  | _  | _  | _  | 1  | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10   | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         | _  | _  | _  | -  | _  | INEE | _  | _  | _  | _  | _  | _  | _  | _  |    | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol | Function   | R/W |
|-------|--------|--|-----|
| 9:0   | _      | These bits are read as 0. The write value should be 0.           | R/W |
| 10    | INEE   | Internal Error Enable  0: Disable INST.INEF  1: Enable INST.INEF | R/W |
| 31:11 | _      | These bits are read as 0. The write value should be 0.           | R/W |

Note: This register supports for all I3C mode.

#### **INEE** bit (Internal Error Enable)

When this bit set to 1, it enables detection of I3C Internal Error.

When this bit set to 0, it disables detection of I3C Internal Error.

# 25.2.9 INIE : Internal Interrupt Enable Register

Base address: I3C = 0x4008\_3000

Offset address: 0x038

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26    | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|----|----|----|----|----|-------|----|----|----|----|----|----|----|----|----|----|
| Bit field:         | _  | _  | _  | _  | _  | _     | _  | _  | _  | _  | _  | _  | _  | _  | _  | -  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10    | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         | _  | _  |    | _  | _  | INEIE | _  | _  | _  | _  | _  | _  | _  | 1  | _  | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol | Function   | R/W |
|-------|--------|--|-----|
| 9:0   | _      | These bits are read as 0. The write value should be 0.   | R/W |
| 10    | INEIE  | Internal Error Interrupt Enable  0: Disables Non-recoverable Internal Error Interrupt Signal.  1: Enables Non-recoverable Internal Error Interrupt Signal. | R/W |
| 31:11 | _      | These bits are read as 0. The write value should be 0.   | R/W |

Note: This register supports for all I3C mode.

#### **INEIE** bit (Internal Error Interrupt Enable)

When set to 1 and register INEF is set, the hardware Controller asserts an interrupt to the Host.



# 25.2.10 INSTFC: Internal Status Force Register

Base address: I3C = 0x4008\_3000

Offset address: 0x03C

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26    | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|----|----|----|----|----|-------|----|----|----|----|----|----|----|----|----|----|
| Bit field:         | _  | _  | _  | _  | _  | _     | _  | _  | _  | _  | _  | _  | _  | _  | -  | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10    | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         | _  | _  | _  | _  | _  | INEFC | _  | _  | _  | _  | _  | _  | _  | _  | 1  | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol | Function   | R/W |
|-------|--------|--|-----|
| 9:0   | _      | The write value should be 0.   | W   |
| 10    | INEFC  | Internal Error Force  0: Not force a specific interrupt  1: Force a specific interrupt | W   |
| 31:11 | _      | The write value should be 0.   | W   |

Note: This register supports for all I3C mode.

# **INEFC bit (Internal Error Force)**

For debug, helps to force this interrupt.

# 25.2.11 DVCT : Device Characteristic Table Register

Base address: I3C = 0x4008\_3000

Offset address: 0x044

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 |   |          |   | 19 | 18 | 17 | 16 |
|--------------------|----|----|----|----|----|----|----|----|----|---|----------|---|----|----|----|----|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  |    |   | IDX[4:0] |   |    | _  | _  | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0        | 0 | 0  | 0  | 0  | 0  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6 | 5        | 4 | 3  | 2  | 1  | 0  |
| Bit field:         | _  | 1  | _  | _  | _  | _  | _  | _  | _  | _ | _        | _ | _  | 1  | -  | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0        | 0 | 0  | 0  | 0  | 0  |

| Bit   | Symbol   | Function  | R/W |
|-------|----------|---|-----|
| 18:0  | _        | These bits are read as 0.   | R   |
| 23:19 | IDX[4:0] | DCT Table Index Current index of the DCT, which is used as the starting index for the I3C ENTDAA CCC. | R   |
| 31:24 | _        | These bits are read as 0.   | R   |

Note: This register supports for I3C master mode and I3C secondary master mode.

# IDX[4:0] bits (DCT Table Index)

Once the complete characteristics of device that won the arbitration are written to the DCT (during ENTDAA using Address Assignment Command) this index is incremented by 1.

Note: How to check the progress of ENTDAA using this bit:

1. Read the value of this bit before setting the Command Descriptor for issuing the ENTDAA command.



- 2. After starting the ENTDAA command, until the value of this bit is updated (that is, it changes from the value read in advance), it indicates that the Dynamic Address is being assigned to the device specified by the first index value (value set in DEV\_INDEX[4:0] of Command Descriptor).
- 3. After the value of this bit is updated, it indicates that Dynamic Address is being assigned according to the value set in DEV\_INDEX[4:0] and DEV\_COUNT[3:0] of Command Descriptor to the device of the first index value or later.

# 25.2.12 IBINCTL: IBI Notify Control Register

Base address: I3C = 0x4008\_3000

Offset address: 0x058

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19           | 18 | 17          | 16          |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|--------------|----|-------------|-------------|
| Bit field:         | _  | _  | _  | _  | _  | -  | _  | _  | _  | _  | _  | _  | _            | _  | _           | _           |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0            | 0  | 0           | 0           |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3            | 2  | 1           | 0           |
| Bit field:         | _  | _  | -  | _  | _  | 1  | _  | _  | _  | _  | _  | _  | NRSIR<br>CTL | _  | NRMR<br>CTL | NRHJ<br>CTL |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0            | 0  | 0           | 0           |

| Bit  | Symbol   | Function   | R/W |
|------|----------|--|-----|
| 0    | NRHJCTL  | Notify Rejected Hot-Join Control  0: Do not pass rejected IBI Status to IBI Queue, if the incoming HotJoin request is NACKed and is autodisabled based on field HJACKCTL of BCTL.  1: Pass rejected IBI Status to the IBI Queue, if the incoming Hot Join request is NACKed and is autodisabled based on field HJACKCTL of BCTL.                                   | R/W |
| 1    | NRMRCTL  | Notify Rejected Master Request Control  Do not pass rejected IBI Status to IBI Queue/Ring, if the incoming Master Request is NACKed and is auto-disabled based on DVMRRJ field in relevant DAT entry.  Pass rejected IBI Status to the IBI Queue, if the incoming Master Request is NACKed and is autodisabled based on DVMRRJ field in relevant DAT entry.        | R/W |
| 2    | _        | This bit is read as 0. The write value should be 0.  | R/W |
| 3    | NRSIRCTL | Notify Rejected Slave Interrupt Request Control  0: Do not pass rejected IBI Status to the IBI Queue/Rings, if the incoming SIR is NACKed and is auto-disabled based on DVSIRRJ field in relevant DAT entry.  1: Pass rejected IBI Status to the IBI Queue/Rings, if the incoming SIR is NACKed and is auto-disabled based on DVSIRRJ field in relevant DAT entry. | R/W |
| 31:4 | _        | These bits are read as 0. The write value should be 0.   | R/W |

Note: This register supports for I3C master mode and I3C secondary master mode.

# NRHJCTL bit (Notify Rejected Hot-Join Control)

Enables or disables reporting rejection of individual Hot Join requests.

# NRMRCTL bit (Notify Rejected Master Request Control)

Enables or disables reporting rejection of individual Master Requests.

## NRSIRCTL bit (Notify Rejected Slave Interrupt Request Control)

Enables or disables reporting rejection of individual Slave Interrupt Requests (SIR).



# 25.2.13 BFCTL: Bus Function Control Register

Base address: I3C = 0x4008\_3000

Offset address: 0x060

| Bit position:      | 31   | 30   | 29 | 28   | 27 | 26 | 25 | 24         | 23 | 22 | 21 | 20 | 19 | 18   | 17   | 16   |
|--------------------|------|------|----|------|----|----|----|------------|----|----|----|----|----|------|------|------|
| Bit field:         | _    | _    | _  | _    | _  | _  | _  | _          | _  | 1  | -  | -  | _  | _    | -    | _    |
| Value after reset: | 0    | 0    | 0  | 0    | 0  | 0  | 0  | 0          | 0  | 0  | 0  | 0  | 0  | 0    | 0    | 0    |
| Bit position:      | 15   | 14   | 13 | 12   | 11 | 10 | 9  | 8          | 7  | 6  | 5  | 4  | 3  | 2    | 1    | 0    |
| Bit field:         | HSME | FMPE | _  | SMBS | _  | _  | _  | SCSY<br>NE | _  | 1  | -  |    | _  | SALE | NALE | MALE |
| Value after reset: | 0    | 0    | 0  | 0    | 0  | 0  | 0  | 1          | 0  | 0  | 0  | 0  | 0  | 0    | 0    | 1    |

| Bit   | Symbol | Function   | R/W |
|-------|--------|--|-----|
| 0     | MALE   | Master Arbitration-Lost Detection Enable*1   | R/W |
|       |        | <ol> <li>Master arbitration-lost detection disables.         Disables the arbitration-lost detection function and does not clear the CRMS and TRMD bits in PRSST automatically when arbitration is lost.     </li> <li>Master arbitration-lost detection enables.         Enables the arbitration-lost detection function and clears the CRMS and TRMD bits in PRSST automatically when arbitration is lost.     </li> </ol> |     |
| 1     | NALE   | NACK Transmission Arbitration-Lost Detection Enable*1  0: NACK transmission arbitration-lost detection disables.  1: NACK transmission arbitration-lost detection enables.   | R/W |
| 2     | SALE   | Slave Arbitration-Lost Detection Enable*1  | R/W |
|       |        | <ul><li>0: Slave arbitration-lost detection disables.</li><li>1: Slave arbitration-lost detection enables.</li></ul>   |     |
| 7:3   | _      | These bits are read as 0. The write value should be 0.   | R/W |
| 8     | SCSYNE | SCL Synchronous Circuit Enable*1  0: No SCL synchronous circuit uses.  1: An SCL synchronous circuit uses.   | R/W |
| 11:9  | _      | These bits are read as 0. The write value should be 0.   | R/W |
| 12    | SMBS   | SMBus/I <sup>2</sup> C Bus Selection <sup>*1</sup> 0: The I <sup>2</sup> C bus select.  1: The SMBus select.   | R/W |
| 13    |        | This bit is read as 0. The write value should be 0.  | R/W |
| 14    | FMPE   | Fast-mode Plus Enable*1  0: No Fm+ slope control circuit uses for the SCLn pin and SDAn pin. (n = 0)  1: An Fm+ slope control circuit uses for the SCLn pin and SDAn pin. (n = 0)  | R/W |
| 15    | HSME   | High Speed Mode Enable <sup>*1</sup> 0: Disable High Speed Mode. 1: Enable High Speed Mode.  | R/W |
| 31:16 | _      | These bits are read as 0. The write value should be 0.   | R/W |

Note 1. This bit supports for  $I^2C$  mode.

# **MALE bit (Master Arbitration-Lost Detection Enable)**

This bit is used to specify whether to use the arbitration-lost detection function in master mode. Normally, set this bit to 1.

# **NALE bit (NACK Transmission Arbitration-Lost Detection Enable)**

This bit is used to specify whether to cause arbitration to be lost when ACK is detected during transmission of NACK in receive mode (such as when slaves with the same address exist on the bus or when two or more masters select the same slave device simultaneously with different number of receive bytes).



#### **SALE bit (Slave Arbitration-Lost Detection Enable)**

This bit is used to specify whether to cause arbitration to be lost when a value different from the value being transmitted is detected on the bus in slave transmit mode (such as when slaves with the same address exist on the bus or when a mismatch with the transmit data occurs due to noise).

## SCSYNE bit (SCL Synchronous Circuit Enable)

This bit is used to specify whether to synchronize the SCL clock with the SCL input clock. Normally, set this bit to 1.

When the SCSYNE bit set to 0 (no SCL synchronous circuit used), I3C does not synchronize the SCL clock with the SCL input clock. In this setting, I3C outputs the SCL clock with the transfer rate set in STDBR and EXTBR regardless of the SCLn line state. For this reason, if the bus load of the I<sup>2</sup>C bus line is much larger than the specification value or if the SCL clock output overlaps in multiple masters, the short-cycle SCL clock that does not meet the specification may be output. When no SCL synchronous circuit uses, it also affects the issuance of a START condition, Repeated START condition, and STOP condition, and the continuous output of extra SCL clock cycles.

This bit must not be set to 0 except for checking the output of the set transfer rate.

# FMPE bit (Fast-mode Plus Enable\*1)

This bit is used to specify whether to use a slope control circuit for Fast-mode Plus [Fm+].

When this bit is set to 1, a slope control circuit conforming to the Fast-mode Plus [Fm+] slope control specification (tof) of the I3C-bus is selected. When this bit is set to 0, a slope control circuit conforming to the Standard-mode [Sm] and Fast-mode [fm] slope control specification (tof) of the I3C-bus is selected.

Set this bit to 1 when using the transmission rate within a range up to 1 Mbps (Fast-mode Plus [Fm+]) of the I3C-bus specification. Set this bit to 0 when using the transmission rate at other rates (up to 100 kbps [Sm], up to 400 kbps [Fm]) or for SMBus (10 to 100 kbps).

Note: When communicating in Hs-mode, set as follows.

- Set FMPE to 0 when sending Hs-mode master code (0000 1XXXb) with Fast-mode.
- Set FMPE to 1 when sending Hs-mode master code (0000 1XXXb) with Fast-mode Plus.

#### **HSME** bit (High Speed Mode Enable)

This bit is used for communicating in Hs-mode.

When this bit is set to 1, the Hs-mode master code is recognized and Hs-mode communication is possible.

After the START condition is detected, if Hs-mode master code (0000 1XXXb) transmission is recognized, Hs-mode communication starts from Repeated START after receiving the NACK response.

It communicates at the bit rate set in STDBR until the NACK response, and automatically switches from Repeated START condition issuance after receiving the NACK response to the bit rate set in EXTBR.

Hs-mode continues until a STOP condition is detected.

When the STOP condition is detected, the bit rate is automatically switched to the bit rate set in STDBR.

Note: When this bit is set to 1, the BST.NACKDF bit will not be set even if a NACK response is received after sending the Hs-mode master code.



# 25.2.14 SVCTL : Slave Control Register

Base address: I3C = 0x4008\_3000

Offset address: 0x064

| Bit position:      | 31   | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22    | 21        | 20 | 19 | 18 | 17 | 16    |
|--------------------|------|----|----|----|----|----|----|----|----|-------|-----------|----|----|----|----|-------|
| Bit field:         | _    | _  | _  |    | _  | _  | _  | _  | _  | _     | _         | _  | _  | _  | _  | SVAE0 |
| Value after reset: | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0         | 0  | 0  | 0  | 0  | 0     |
| Bit position:      | 15   | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6     | 5         | 4  | 3  | 2  | 1  | 0     |
| Bit field:         | HOAE | _  | _  | -  | -  | _  | _  | _  | _  | DVIDE | HSMC<br>E | _  | _  | _  | _  | GCAE  |
| Value after reset: | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0         | 0  | 0  | 0  | 0  | 0     |

| Bit   | Symbol | Function  | R/W |
|-------|--------|---|-----|
| 0     | GCAE   | General Call Address Enable*1  0: General call address detection disables. 1: General call address detection enables. | R/W |
| 4:1   |        | These bits are read as 0. The write value should be 0.  | R/W |
| 5     | HSMCE  | Hs-mode Master Code Enable*1  0: Hs-mode Master Code Detection disables. 1: Hs-mode Master Code Detection enables.    | R/W |
| 6     | DVIDE  | Device-ID Address Enable*1  0: Device-ID address detection disables. 1: Device-ID address detection enables.          | R/W |
| 14:7  | _      | These bits are read as 0. The write value should be 0.  | R/W |
| 15    | HOAE   | Host Address Enable*1  0: Host address detection disables. 1: Host address detection enables.                         | R/W |
| 16    | SVAE0  | Slave Address Enable 0*2 0: Slave 0 disables 1: Slave 0 enables   | R/W |
| 31:17 |        | These bits are read as 0. The write value should be 0.  | R/W |

Note 1. This bit supports for I<sup>2</sup>C mode.

#### GCAE bit (General Call Address Enable)

This bit is used to specify whether to ignore the general call address ( $0000\ 000 + 0$  (write): All 0) when it is received. When this bit is set to 1, if the received slave address matches the general call address, I3C recognizes the received slave address as the general call address independently of the slave addresses set in the SVDVADn.SVAD[9:0] bits (n = 0) and performs data receive operation.

When this bit is set to 0, the received slave address is ignored even if it matches the general call address.

## **HSMCE** bit (Hs-mode Master Code Enable)

This bit is used to specify whether to recognize and execute the Hs-mode master code (00001xxxb) is received in the first byte after a START condition is detected.

When this bit is set to 1, if the received first byte matches the Hs-mode master code, IIC recognizes that the Hs-mode master code has been received.

The first byte after Repeated START after NACK response to Hs-mode master code is recognized as a slave address and compared with the slave address set by SVDVADy.SVAD[9:0].

If the addresses match, the transmission / reception operation continues according to the R/W# bit value.

Hs-mode continues until a STOP condition is detected.



Note 2. These bits support for I<sup>2</sup>C, I3C secondary master, and I3C slave mode.

When this bit is set to 0, I3C will ignore the pattern until a STOP condition is detected, even if it matches the Hs-mode master code.

Note: When this bit is set to 1, SCSTRCTL.ACKTWE bit must be set to 0 and SCSTRCTL.RWE bit must be set to 1.

#### **DVIDE bit (Device-ID Address Enable)**

This bit is used to specify whether to recognize and execute the Device-ID address when a device ID (1111 100) is received in the first byte after a START condition or Repeated START condition is detected.

When this bit is set to 1, if the received first byte matches the Device-ID, I3C recognizes that the Device-ID address has been received. When the following R/W# bit is 0 (write), I3C recognizes the second and the following bytes as slave addresses and continues the receive operation.

When this bit is set to 0, I3C ignores the received first byte even if it matches the Device ID address and recognizes the first byte as a normal slave address.

For details on the Device-ID address detection, see (3) Device-ID Address Detection [I<sup>2</sup>C mode].

#### **HOAE** bit (Host Address Enable)

This bit is used to specify whether to ignore received host address (0001 000) when the BFCTL. SMBS bit = 1.

When this bit is set to 1 while the SMBS bit = 1, if the received slave address matches the host address, I3C recognizes the received slave address as the host address independently of the slave addresses set in the SVDVADn.SVAD[9:0] bits (n = 0) and performs the receive operation.

When the SMBS bit or the HOAE bit is set to 0, the received slave address is ignored even if it matches the host address.

#### **SVAE0** bits (Slave Address Enable 0)

This bit is used to enable or disable the slave address set in the SVDVADn.SVAD[9:0] bits.

When this bit is set to 1, the slave address set in the SVAD[9:0] bits is enabled and is compared with the received slave address.

When this bit is set to 0, the slave address set in the SVAD[9:0] bits is disabled and is ignored even if it matches the received slave address.

# 25.2.15 REFCKCTL: Reference Clock Control Register

Base address: I3C = 0x4008\_3000

Offset address: 0x070

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17      | 16  |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---------|-----|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _       | _   |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0       | 0   |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  |         | 0   |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | IR | EFCKS[2 | :0] |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0       | 0   |

| Bit | Symbol         | Function  | R/W |
|-----|----------------|---|-----|
| 2:0 | IREFCKS[2:0]*1 | Internal Reference Clock Selection Selects the internal reference clock source (I3Cφ) for I3C.  | R/W |
|     |                | 0 0 0: PCLKD/1 clock 0 0 1: PCLKD/2 clock 0 1 0: PCLKD/4 clock 0 1 1: PCLKD/8 clock 1 0 0: PCLKD/16 clock 1 0 1: PCLKD/32 clock 1 1 0: PCLKD/32 clock 1 1 1: PCLKD/64 clock |     |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 31:3 | _      | These bits are read as 0. The write value should be 0. | R/W |

Note 1. Set the IREFCKS[2:0] bit to 000 in I3C mode.

# 25.2.16 STDBR: Standard Bit Rate Register

Base address: I3C = 0x4008\_3000

Offset address: 0x074

| Bit position:      | 31         | 30 | 29 |      |        |        |   | 24 | 23 | 22 | 21 |      |        |        |   | 16 |
|--------------------|------------|----|----|------|--------|--------|---|----|----|----|----|------|--------|--------|---|----|
| Bit field:         | DSBR<br>PO | _  |    |      | SBRH   | P[5:0] |   |    | _  | _  |    |      | SBRL   | P[5:0] |   |    |
| Value after reset: | 0          | 0  | 1  | 1    | 1      | 1      | 1 | 1  | 0  | 0  | 1  | 1    | 1      | 1      | 1 | 1  |
| Bit position:      | 15         |    |    |      |        |        |   | 8  | 7  |    |    |      |        |        |   | 0  |
| Bit field:         |            |    |    | SBRH | O[7:0] |        |   |    |    |    |    | SBRL | O[7:0] |        |   |    |
| Value after reset: | 1          | 1  | 1  | 1    | 1      | 1      | 1 | 1  | 1  | 1  | 1  | 1    | 1      | 1      | 1 | 1  |

| Bit   | Symbol     | Function  | R/W |
|-------|------------|---|-----|
| 7:0   | SBRLO[7:0] | Count value of the Low-level period of SCL clock*1  | R/W |
| 15:8  | SBRHO[7:0] | Count value of the High-level period of SCL clock*1   | R/W |
| 21:16 | SBRLP[5:0] | Standard Bit Rate Low-level Period Push-Pull*2 Count value of the low-level period of SCL clock   | R/W |
| 23:22 | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 29:24 | SBRHP[5:0] | Standard Bit Rate High-Level Period Push-Pull*3 Count value of the high-level period of SCL clock   | R/W |
| 30    | _          | This bit is read as 0. The write value should be 0.   | R/W |
| 31    | DSBRPO     | Double the Standard Bit Rate Period for Open-Drain*4  | R/W |
|       |            | <ul><li>0: The time period set for SBRHO[7:0] and SBRLO[7:0] is not doubled.</li><li>1: The time period set for SBRHO[7:0] and SBRLO[7:0] is doubled.</li></ul> |     |

- Note 1. These bits support for I<sup>2</sup>C, I3C master, and I3C secondary master mode.
- Note 2. These bits support for I3C master mode and I3C secondary master mode.
- Note 3. These bits support for all I3C mode.
- Note 4. This bit supports for I<sup>2</sup>C, I3C master, and I3C secondary master mode.

The STDBR register sets the bit rate according to the operating speed.

- I<sup>2</sup>C mode: Bit rate setting when communicating with Standard-mode / Fast-mode plus
- I3C master mode: Bit rate setting selected by mode bit of command descriptor
- I3C slave mode: I3C bit rate setting

The I<sup>2</sup>C transfer rate and the SCL clock duty are calculated using the following expression.

Transfer rate = 1 / {[(High-Level Period +  $\alpha^{*1}$ ) + (Low-Level Period +  $\alpha$ )] /  $|3C\phi^{*2}|$  + SCLn line rising time [tr]\*3 + SCLn line falling time [tf]\*3

Duty cycle = {SCLn line rising time [tr] + (High-Level Period +  $\alpha$ ) / I3C $\phi$ } / {SCLn line falling time [tf] + (Low-Level Period +  $\alpha$ ) / I3C $\phi$ }

- Note 1.  $\alpha$  depend on the number of stages in the noise filter.
- Note 2.  $I3C\phi = PCLKD \times Division ratio$
- Note 3. The SCLn line rising time [tr] and SCLn line falling time [tf] depend on the total bus line capacitance [Cb] and the pull-up resistor [Rp]. For details, see the I<sup>2</sup>C-bus specification from NXP Semiconductors.

The I3C transfer rate and the SCL clock duty are calculated using the following expression.

 $Transfer\ rate = 1 \ / \ [(High-Level\ Period + Low-Level\ Period) \ / \ I3C\phi + SCLn\ line\ rising\ time\ [tr] + SCLn\ line\ falling\ time\ [tf]]$ 



Duty cycle = [SCLn line rising time [tr] + High-Level Period /  $I3C\phi$ ] / [SCLn line falling time [tf] + Low-Level Period /  $I3C\phi$ ]

## SBRLO[7:0] bits (Count value of the Low-level period of SCL clock)

The SBRLO[7:0] bits are used to set the low-level period of SCL clock in Open-Drain mode.

I3C counts the low-level period with the internal reference clock source (I3C $\phi$ ) specified by the REFCKCTL.IREFCKS[2:0] bits. It also works to generate the data setup time for automatic SCL low-hold operation (see section 25.3.2.3.6. Clock Stretching [I<sup>2</sup>C mode]); when I3C is used in I<sup>2</sup>C slave mode, these bits need to be set to a value longer than the data setup time\*<sup>1</sup>.

If the digital noise filter is enabled (INCTL.DNFE = 1), set the SBRLO[7:0] bits to a value at least one greater than the number of stages in the noise filter. Regarding the number of stages in the noise filter, see the description of the INCTL.DNFS[3:0] bits.

Note 1. Data setup time (tSU: DAT)

250 ns (up to 100 kbps: Standard-mode [Sm]) 100 ns (up to 400 kbps: Fast-mode [Fm]) 50 ns (up to 1 Mbps: Fast-mode plus [Fm+]) 10 ns (up to 3.4 Mbps: Hs-mode [HS])

#### SBRHO[7:0] bits (Count value of the High-level period of SCL clock)

The SBRHO[7:0] bits use to set the high-level period of SCL clock in Open-Drain mode. SBRHO[7:0] bits are valid in master mode. If I3C is used only in I<sup>2</sup>C slave mode, these bits need not to set the highlevel period.

I3C counts the high-level period with the internal reference clock source (I3C $\phi$ ) specified by the REFCKCTL.IREFCKS[2:0] bits.

If the digital noise filter is enabled (the INCTL.DNFE bit = 1), set the SBRHO[7:0] bits to a value at least one greater than the number of stages in the noise filter. Regarding the number of stages in the noise filter, see the description of the INCTL.DNFS[3:0] bits.

#### SBRLP[5:0] bits (Standard Bit Rate Low-level Period Push-Pull)

SBRLP[5:0] bits are used to set the low-level period of SCL clock in Push-Pull.

I3C counts the low-level period with the internal reference clock source (I3C $\phi$ ) specified by the REFCKCTL.IREFCKS[2:0] bits.

If the digital noise filter is enabled (the INCTL.DNFE bit = 1), set the SBRLP[5:0] bits to a value at least one greater than the number of stages in the noise filter. Regarding the number of stages in the noise filter, see the description of the INCTL.DNFS[3:0] bits.

## SBRHP[5:0] bits (Standard Bit Rate High-Level Period Push-Pull)

SBRHP[5:0] bits is used to set the high-level period of SCL clock in Push-Pull mode.

SBRHP[5:0] bits are valid in master mode. If I3C is used only in I<sup>2</sup>C slave mode, these bits need not to set the highlevel period.

I3C counts the high-level period with the internal reference clock source (I3C $\phi$ ) specified by the REFCKCTL.IREFCKS[2:0] bits.

If the digital noise filter is enabled (the INCTL.DNFE bit = 1), set the SBRHP[5:0] bits to a value at least one greater than the number of stages in the noise filter. Regarding the number of stages in the noise filter, see the description of the INCTL.DNFS[3:0] bits.

#### **DSBRPO** bit (Double the Standard Bit Rate Period for Open-Drain)

When DSBRPO = 1, double the high-level period that is set in SBRHO[7:0] and double the low-level period that is set in SBRLO[7:0].



Table 25.5 Requirement and usage of setting in each mode


|            | Device mode             |                        |                    |                         |            |
|------------|-------------------------|------------------------|--------------------|-------------------------|------------|
| Bit name   | I <sup>2</sup> C master | I <sup>2</sup> C slave | I3C Master         | I3C Secondary<br>Master | I3C Slave  |
| SBRHP[5:0] | Do not use              | Do not use             | Setting required*3 | Setting required*4      | do not use |
| SBRLP[5:0] | Do not use              | Do not use             | Setting required*3 | Setting required*5      | Do not use |
| SBRHO[7:0] | Setting required*1      | Do not use             | Setting required*3 | Setting required*5      | Do not use |
| SBRLO[7:0] | Setting required*1      | Setting required*2     | Setting required*3 | Setting required*5      | Do not use |

- Note 1. The setting value is used for the data rate of ST, FM, and FM+ mode.
- Note 2. The setting value is used for the data setup time of automatic SCL low-hold operation.
- Note 3. The setting value is used for the data rate of each communication.
- Note 4. When operating with I3C Master, the setting value is used for the data rate of each communication.
- Note 5. When operating with I3C Master, the setting value is used for the data rate of each communication. When operating with I3C Slave, do not use.

# 25.2.17 EXTBR: Extended Bit Rate Register

Base address: I3C = 0x4008\_3000

Offset address: 0x078



| Bit   | Symbol     | Function   | R/W |
|-------|------------|--|-----|
| 7:0   | EBRLO[7:0] | Extended Bit Rate Low-Level Period Open-Drain*1 Count value of the low-level period of SCL clock   | R/W |
| 15:8  | EBRHO[7:0] | Extended Bit Rate High-Level Period Open-Drain*1 Count value of the high-level period of SCL clock | R/W |
| 21:16 | EBRLP[5:0] | Extended Bit Rate Low-Level Period Push-Pull*2 Count value of the low-level period of SCL clock    | R/W |
| 23:22 | _          | These bits are read as 0. The write value should be 0.   | R/W |
| 29:24 | EBRHP[5:0] | Extended Bit Rate Low-Level Period Push-Pull*2 Count value of the high-level period of SCL clock   | R/W |
| 31:30 |            | These bits are read as 0. The write value should be 0.   | R/W |

Note 1. These bits support for  $I^2C$ , I3C master, and I3C secondary master mode.

Note 2. These bits support for I3C master mode and I3C secondary master mode.

The EXTBR register sets the bit rate according to the operating speed.

- I<sup>2</sup>C mode: Bit rate setting for communicating in high-speed mode
- I3C master mode: Bit rate setting selected by mode bit of command descriptor
- I3C slave mode: unused

# EBRLO[7:0] bits (Extended Bit Rate Low-Level Period Open-Drain)

See SBRLO[7:0] bits of section 25.2.16. STDBR: Standard Bit Rate Register for details. Watch SBRHO, SBRLO as EBRHO[7:0], EBRLO[7:0].

#### EBRHO[7:0] bits (Extended Bit Rate High-Level Period Open-Drain)

See SBRHO[7:0] bits of section 25.2.16. STDBR: Standard Bit Rate Register for details. Watch SBRHO, SBRLO as EBRHO[7:0], EBRLO[7:0].



## EBRLP[5:0] bits (Extended Bit Rate Low-Level Period Push-Pull)

See SBRLP[5:0] bits of section 25.2.16. STDBR: Standard Bit Rate Register for details. Watch SBRHP, SBRLP as EBRHP[5:0], EBRLP[5:0].

# EBRHP[5:0] bits (Extended Bit Rate Low-Level Period Push-Pull)


See SBRHP[5:0] bits of section 25.2.16. STDBR: Standard Bit Rate Register for details. Watch SBRHP, SBRLP as EBRHP[5:0], EBRLP[5:0].


Table 25.6 Requirement and usage of setting in each mode

|            | Device mode             |                        |                    |                         |            |
|------------|-------------------------|------------------------|--------------------|-------------------------|------------|
| Bit name   | I <sup>2</sup> C master | I <sup>2</sup> C slave | I3C Master         | I3C Secondary<br>Master | I3C Slave  |
| EBRHP[5:0] | Do not use              | Do not use             | Setting required*2 | Setting required*3      | Do not use |
| EBRLP[5:0] | Do not use              | Do not use             | Setting required*2 | Setting required*3      | Do not use |
| EBRHO[7:0] | Setting required*1      | Do not use             | Setting required*2 | Setting required*3      | Do not use |
| EBRLO[7:0] | Setting required*1      | Setting required*2     | Setting required*2 | Setting required*3      | Do not use |

Note 1. The setting value is used for the data rate of High-Speed mode.

# 25.2.18 BFRECDT: Bus Free Condition Detection Time Register





| Bit  | Symbol      | Function   | R/W |
|------|-------------|--|-----|
| 8:0  | FRECYC[8:0] | Bus Free Condition Detection Cycle The count value is a period for detecting the Bus free condition. | R/W |
| 31:9 | _           | These bits are read as 0. The write value should be 0.   | R/W |

## FRECYC[8:0] bits (Bus Free Condition Detection Cycle)


I3C counts the period for detecting the Bus free condition with the I3Cφ.

These bits set the Bus Free period. This Bus Free period is counted by the internal reference clock (I3C $\phi$ ) selected by the REFCKCTL.IREFCKS[2:0] bits. See the BCST.BFREF flag for Bus Free detection behavior.

# 25.2.19 BAVLCDT: Bus Available Condition Detection Time Register

Base address: I3C = 0x4008\_3000

Offset address: 0x080



Note 2. The setting value is used for the data rate of each communication.

Note 3. When operating with I3C Master, the setting value is used for the data rate of each communication. When operating with I3C Slave, do not use.

| Bit  | Symbol      | Function   | R/W |
|------|-------------|--|-----|
| 8:0  | AVLCYC[8:0] | Bus Available Condition Detection Cycle The count value is a period for detecting the Bus available condition. | R/W |
| 31:9 | _           | These bits are read as 0. The write value should be 0.   | R/W |

Note: This register supports for all I3C mode.


# AVLCYC[8:0] bits (Bus Available Condition Detection Cycle)

I3C counts the period for detecting the Bus available condition with the I3Cφ.

These bits set the Bus Available period. This Bus Available period is counted by the internal reference clock (I3C $\phi$ ) selected by the REFCKCTL.IREFCKS[2:0] bits. See the BCST.BAVLF flag for Bus Available detection behavior.

# 25.2.20 BIDLCDT: Bus Idle Condition Detection Time Register





| Bit   | Symbol       | Function   | R/W |
|-------|--------------|--|-----|
| 17:0  | IDLCYC[17:0] | Bus Idle Condition Detection Cycle The count value is a period for detecting the Bus idle condition. | R/W |
| 31:18 | _            | These bits are read as 0. The write value should be 0.   | R/W |

Note: This register supports for all I3C mode.

#### IDLCYC[17:0] bits (Bus Idle Condition Detection Cycle)

I3C counts the period for detecting the Bus idle condition with the I3Cφ.

These bits set the Bus Idle period. This Bus Idle period is counted by the internal reference clock  $(I3C\phi)$  selected by the REFCKCTL.IREFCKS[2:0] bits. See the BCST.BIDLF flag for Bus Available detection behavior.

# 25.2.21 OUTCTL: Output Control Register

Base address: I3C = 0x4008\_3000

Offset address: 0x088

| Bit position:      | 31         | 30 | 29 | 28 | 27 | 26 | 25       | 24 | 23 | 22 | 21 | 20        | 19 | 18        | 17   | 16   |
|--------------------|------------|----|----|----|----|----|----------|----|----|----|----|-----------|----|-----------|------|------|
| Bit field:         | _          | _  | _  | 1  | -  | _  |          | _  | 1  | 1  | -  | _         | _  | _         | _    | _    |
| Value after reset: | 0          | 0  | 0  | 0  | 0  | 0  | 0        | 0  | 0  | 0  | 0  | 0         | 0  | 0         | 0    | 0    |
| Bit position:      | 15         | 14 | 13 | 12 | 11 | 10 |          | 8  | 7  | 6  | 5  | 4         | 3  | 2         | 1    | 0    |
| Bit field:         | SDOD<br>CS | _  | _  | 1  | 1  |    | SDOD[2:0 | ]  | 1  | 1  |    | EXCY<br>C | _  | SOCW<br>P | scoc | SDOC |
| Value after reset: | 0          | 0  | 0  | 0  | 0  | 0  | 0        | 0  | 0  | 0  | 0  | 0         | 0  | 0         | 1    | 1    |

| Bit | Symbol | Function                        | R/W |
|-----|--------|---------------------------------|-----|
| 0   | SDOC   | SDA Output Control*1            | R/W |
|     |        | 0: I3C drives the SDAn pin low. |     |
|     |        | 1: I3C releases the SDAn pin.   |     |

| Bit   | Symbol    | Function  | R/W |
|-------|-----------|---|-----|
| 1     | scoc      | SCL Output Control*1 High level output is achieved through an external pull-up resistor.  0: I3C drives the SCLn pin low.  1: I3C releases the SCLn pin.  | R/W |
| 2     | SOCWP     | SCL/SDA Output Control Write Protect*1  0: Bits SCOC and SDOC are protected. 1: Bits SCOC and SDOC can be written (When writing simultaneously with the value of the target bit). This bit is read as 0.  | W   |
| 3     | _         | This bit is read as 0. The write value should be 0.   | R/W |
| 4     | EXCYC     | Extra SCL Clock Cycle Output <sup>*3</sup> The EXCYC bit is cleared automatically after one clock cycle is output.  0: Does not output an extra SCL clock cycle (default).  1: Outputs an extra SCL clock cycle.  | R/W |
| 7:5   | _         | These bits are read as 0. The write value should be 0.  | R/W |
| 10:8  | SDOD[2:0] | SDA Output Delay*2  0 0 0: No output delay 0 0 1: 1 I3Cφ cycle (When OUTCTL.SDODCS = 0 (I3Cφ)) 1 or 2 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 0 1 0: 2 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 3 or 4 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 0 1 1: 3 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 5 or 6 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 1 0 0: 4 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 7 or 8 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 1 0 1: 5 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 9 or 10 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 1 1 0: 6 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 1 1 1: 7 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 1 1 1: 7 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) 1 3 or 14 I3Cφ cycles (When OUTCTL.SDODCS = 1 (I3Cφ/2)) | R/W |
| 14:11 | _         | These bits are read as 0. The write value should be 0.  | R/W |
| 15    | SDODCS    | <ul> <li>SDA Output Delay Clock Source Selection*3</li> <li>0: The internal reference clock (I3Cφ) is selected as the clock source of the SDA output delay counter.</li> <li>1: The internal reference clock divided by 2 (I3Cφ/2) is selected as the clock source of the SDA output delay counter.*4</li> </ul>  | R/W |
| 31:16 | _         | These bits are read as 0. The write value should be 0.  | R/W |

- Note 1. This bit supports for  $I^2C$ , I3C master, and I3C secondary master mode.
- Note 2. These bits support for  $I^2C$  mode.
- Note 3. This bit supports for  $I^2C$  mode.
- Note 4. The setting SDODCS = 1 (I3C $\phi$ /2) only becomes valid when SCL is at the low level. When SCL is at the high level, the setting SDODCS = 1 becomes invalid and the clock source becomes the internal reference clock (I3C $\phi$ ).

# SDOC bit (SDA Output Control) and SCOC bit (SCL Output Control)

These bits are used to directly control the SDAn and SCLn signals output from this module.

When writing to these bits, also write 1 to the SOCWP bit at the same time.

The result of setting these bits is input to I3C via the input buffer. When slave mode is selected, a START condition may be detected and the bus may be released depending on the bit settings.

Do not rewrite these bits during a START condition, STOP condition, Repeated START condition, or during transmission or reception. Operation after rewriting under the above conditions is not guaranteed.

## **EXCYC bit (Extra SCL Clock Cycle Output)**

This bit is used to output an extra SCL clock cycle for debugging or error processing.

Normally, set the bit to 0. Setting the bit to 1 in a normal communication state causes a communication error.

For details on this function, see section 25.3.2.3.9. Port Control, (1) Extra SCL Clock Cycle Output Function.



# 25.2.22 INCTL: Input Control Register

Base address: I3C = 0x4008\_3000

Offset address: 0x08C

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20   | 19 | 18  | 17     | 16 |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|------|----|-----|--------|----|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _    | _  |     | -      | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0  | 0   | 0      | 0  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4    | 3  |     |        | 0  |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | DNFE |    | DNF | S[3:0] |    |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 0  | 1    | 0  | 0   | 0      | 0  |

| Bit  | Symbol    | Function   | R/W |
|------|-----------|--|-----|
| 3:0  | DNFS[3:0] | Digital Noise Filter Stage Selection                                       | R/W |
|      |           | 0x0: Noise of up to one I3Cφ cycle is filtered out (singlestage filter).   |     |
|      |           | 0x1: Noise of up to two I3Cφ cycles is filtered out (2-stage filter).      |     |
|      |           | 0x2: Noise of up to three I3Cφ cycles is filtered out (3-stage filter).    |     |
|      |           | 0x3: Noise of up to four I3Cφ cycles is filtered out (4-stage filter).     |     |
|      |           | 0x4: Noise of up to five I3Cφ cycles is filtered out (5-stage filter).     |     |
|      |           | 0xF: Noise of up to sixteen I3Cφ cycles is filtered out (16-stage filter). |     |
| 4    | DNFE      | Digital Noise Filter Circuit Enable  | R/W |
|      |           | 0: No digital noise filter circuit is used.                                |     |
|      |           | 1: A digital noise filter circuit is used.                                 |     |
| 5    | _         | This bit is read as 0. The write value should be 0.                        | R/W |
| 7:6  | <u> </u>  | These bits are read as 1. The write value should be 1.                     | R/W |
| 31:8 | _         | These bits are read as 0. The write value should be 0.                     | R/W |

Note: This register supports for I<sup>2</sup>C mode.

## DNFS[3:0] bits (Digital Noise Filter Stage Selection)

These bits are used to select the number of stages in the digital noise filter.

For details on the digital noise filter function, see section 25.3.2.5.3. Digital Noise-Filter Circuits [I<sup>2</sup>C mode].

In  $I^2C$  High Speed mode, the module changes the number of noise filter stage to a quarter of the number of noise filter stage automatically.

Note:

- Set the noise range to be filtered out by the noise filter within a range less than the SCLn line high-level period or low-level period. If the noise range is set to a value of (SCL clock width: high-level period or lowlevel period, whichever is shorter) [1.5 internal reference clock (I3Cφ) cycles] or more, the SCL clock is regarded as noise by the noise filter function of I3C, which may prevent I3C from operating normally.
- In I<sup>2</sup>C High Speed mode, the lower 2 bits of the DNFS [3:0] bits are ignored, and the number of filter stages for 1 to 4 stages is selected by the upper 2 bits.

# 25.2.23 TMOCTL: Timeout Control Register

Base address: I3C = 0x4008\_3000

Offset address: 0x090

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23   | 22     | 21         | 20         | 19 | 18 | 17   | 16     |
|--------------------|----|----|----|----|----|----|----|----|------|--------|------------|------------|----|----|------|--------|
| Bit field:         | _  | _  | -  | _  | _  | _  | _  | _  | 1    | -      | _          | -          | _  | -  | _    | _      |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0      | 0          | 0          | 0  | 0  | 0    | 0      |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7    | 6      | 5          | 4          | 3  | 2  | 1    | 0      |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | TOME | S[1:0] | TOHC<br>TL | TOLC<br>TL | _  | _  | TODT | S[1:0] |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0      | 1          | 1          | 0  | 0  | 0    | 0      |

| Bit  | Symbol     | Function  | R/W |
|------|------------|---|-----|
| 1:0  | TODTS[1:0] | Timeout Detection Time Selection  0 0: 16bit-timeout 0 1: 14bit-timeout 1 0: 8bit-timeout 1 1: 6bit-timeout   | R/W |
| 3:2  | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 4    | TOLCTL     | Timeout L Count Control  0: Count is disabled while the SCLn line is at a low level.  1: Count is enabled while the SCLn line is at a low level.  | R/W |
| 5    | TOHCTL     | Timeout H Count Control  0: Count is disabled while the SCLn line is at a high level.  1: Count is enabled while the SCLn line is at a high level.  | R/W |
| 7:6  | TOMDS[1:0] | Timeout Operation Mode Selection  0 0: Timeout is detected during the following conditions:  • The bus is busy (BCST.BFREF = 0) in master mode.  • I3C's own slave address is detected and the bus is busy in slave mode.  • The bus is free (BCST.BFREF = 1) while generation of a START condition is requested (CNDCTL.STCND = 1).  0 1: Timeout is detected while the bus is busy.  1 0: Timeout is detected while the bus is free.  1 1: Setting prohibited | R/W |
| 31:8 | _          | These bits are read as 0. The write value should be 0.  | R/W |

# **TODTS[1:0] bits (Timeout Detection Time Selection)**

These bits are used to select for the timeout detection time when the timeout function is enabled (BSTE.TODE bit = 1).

When these bits are set to 00b, the timeout detection internal counter functions as a 16-bit counter.

When these bits are set to 01b, the counter functions as a 14-bit counter.

When these bits are set to 10b, the counter functions as a 8-bit counter.

When these bits are set to 11b, the counter functions as a 6-bit counter.

While the SCLn line is in the state that enables this counter as specified by bits TOHCTL and TOLCTL, the counter counts up in synchronization with the internal reference clock ( $I3C\phi$ ) as a count source.

For details on the timeout function, see section 25.3.2.4.3. Timeout Error Detection.

# **TOLCTL bit (Timeout L Count Control)**

This bit is used to enable or disable the internal counter of the timeout function to count up while the SCLn line is held low when the timeout function is enabled (BSTE.TODE = 1).

## **TOHCTL bit (Timeout H Count Control)**

This bit is used to enable or disable the internal counter of the timeout function to count up while the SCLn line is held high when the timeout function is enabled (BSTE.TODE = 1).



# TOMDS[1:0] bits (Timeout Operation Mode Selection)

These bits are used to select the detection condition for timeout when the timeout function is enabled.

Note: MCU Ver.1 has the following restriction. The restriction is not required for MCU Ver.2.

When working with  $I^2C$  Slave, during 10-bit address communication, the timeout count starts when the upper address match is detected.

# 25.2.24 ACKCTL: Acknowledge Control Register

Base address: I3C = 0x4008 3000

Offset address: 0x0A0

| Bit position:           | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18         | 17   | 16   |
|-------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|------------|------|------|
| Bit field:              | _  | _  | _  | _  | 1  | _  | _  | _  | _  | -  | _  | _  | _  | _          | _    | _    |
| ا<br>Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0          | 0    | 0    |
| Bit position:           | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2          | 1    | 0    |
| Bit field:              | _  | _  | _  | _  | -  | _  | _  | _  | _  | -  | _  | _  | _  | ACKT<br>WP | ACKT | ACKR |
| Value after reset:      | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0          | 0    | 0    |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 0    | ACKR   | Acknowledge Reception  | R   |
|      |        | <ul><li>0: A 0 is received as the acknowledge bit (ACK reception).</li><li>1: A 1 is received as the acknowledge bit (NACK reception).</li></ul>                                       |     |
| 1    | ACKT   | Acknowledge Transmission   | R/W |
|      |        | <ul><li>0: A 0 is sent as the acknowledge bit (ACK transmission).</li><li>1: A 1 is sent as the acknowledge bit (NACK transmission).</li></ul>   |     |
| 2    | ACKTWP | ACKT Write Protect   | W   |
|      |        | <ul><li>0: The ACKT bit are protected.</li><li>1: The ACKT bit can be written (when writing simultaneously with the value of the target bit).</li><li>This bit is read as 0.</li></ul> |     |
| 31:3 | _      | These bits are read as 0. The write value should be 0.   | R/W |

Note: This register supports for I<sup>2</sup>C mode.

## ACKR bit (Acknowledge Reception)

This bit is used to store the acknowledge bit information received from the receive device in transmit mode.

### [Setting condition]

• When 1 is received as the acknowledge bit with the PRSST.TRMD bit set to 1.

#### [Clearing condition]

• When 0 is received as the acknowledge bit with the PRSST.TRMD bit set to 1.

# **ACKT bit (Acknowledge Transmission)**

[Setting condition]

• When 1 is written to the ACKT bit and 1 is written to the ACKTWP bit at the same time.

# [Clearing conditions]

- When 0 is written to the ACKT bit and 1 is written to the ACKTWP bit at the same time.
- When a STOP condition is detected. (when a STOP condition is detected with the CNDCTL.SPCND bit set to 1.)

Note: Set the ACKT bit to 0 in I<sup>2</sup>C Slave mode.



### **ACKTWP bit (ACKT Write Protect)**

This bit is used to control the modification of the ACKT bit.

When changing the ACKT bit, setting this bit to 1 at the same time can change the ACKT bit.

When this bit is read, 0 is always read.

# 25.2.25 SCSTRCTL : SCL Stretch Control Register

Base address:  $I3C = 0x4008\_3000$ 

Offset address: 0x0A4

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17  | 16         |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|------------|
| Bit field:         | _  | _  | _  | _  | -  | _  | _  | _  | 1  | _  | _  | _  | _  | _  | _   | _          |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0          |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1   | 0          |
| Bit field:         | _  | _  | _  | _  | -  | _  | _  | _  | -  | _  | _  | _  | _  | _  | RWE | ACKT<br>WE |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0          |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 0    | ACKTWE | Acknowledge Transmission Wait Enable   | R/W |
|      |        | <ul> <li>0: NTST.RDBFF0 is set at the rising edge of the ninth SCL clock cycle. (The SCLn line is not held low at the falling edge of the eighth clock cycle.)</li> <li>1: NTST.RDBFF0 is set at the rising edge of the eighth SCL clock cycle. (The SCLn line is held low at the falling edge of the eighth clock cycle.)</li> <li>Low-hold is released by writing a value to the ACKCTL.ACKT bit.</li> </ul> |     |
| 1    | RWE    | Receive Wait Enable  | R/W |
|      |        | <ul><li>0: No WAIT (The period between ninth clock cycle and first clock cycle is not held low.)</li><li>1: WAIT (The period between ninth clock cycle and first clock cycle is held low.)<br/>Low-hold is released by reading NTDTBP0.</li></ul>  |     |
| 31:2 | _      | These bits are read as 0. The write value should be 0.   | R/W |

Note: This register supports for I<sup>2</sup>C mode.

#### **ACKTWE** bit (Acknowledge Transmission Wait Enable)

This bit is used to select the NTST.RDBFF0 flag set timing in receive mode and also to select whether to hold the SCLn line low at the falling edge of the eighth SCL clock cycle.

When ACKTWE = 0, the SCLn line is not held low at the falling edge of the eighth SCL clock cycle, and the NTST.RDBFF0 flag is set to 1 at the rising edge of the ninth SCL clock cycle.

When ACKTWE = 1, the NTST.RDBFF0 flag is set to 1 at the rising edge of the eighth SCL clock cycle and the SCLn line is held low at the falling edge of the eighth SCL clock cycle. The low-hold of the SCLn line is released by writing a value to the ACKCTL.ACKT bit.

After data is received with this setting, the SCLn line is automatically held low before the acknowledge bit is sent. This enables processing to send ACK (ACKCTL.ACKT = 0) or NACK (ACKCTL.ACKT = 1) according to receive data.

## RWE bit (Receive Wait Enable)

This bit is used to control whether to hold the period between the ninth SCL clock cycle and the first SCL clock cycle low until the receive data buffer (NTDTBP0) is completely read each time single-byte data is received in receive mode.

When RWE = 0, the receive operation is continued without holding the period between the ninth and the first SCL clock cycle low. When both the ACKTWE and RWE bits = 0, continuous receive operation is enabled with the double buffer.

When RWE = 1, the SCLn line is held low from the falling edge of the ninth clock cycle until the NTDTBP0 value is read each time single-byte data is received.

This enables receive operation in byte units.



Note: When the value of the RWE bit is to be read, be sure to read the NTDTBP0 beforehand.

# 25.2.26 SCSTLCTL: SCL Stalling Control Register

Base address:  $I3C = 0x4008\_3000$ 

Offset address: 0x0B0

| Bit position:      | 31        | 30        | 29        | 28   | 27 | 26 | 25 | 24    | 23      | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|-----------|-----------|-----------|------|----|----|----|-------|---------|----|----|----|----|----|----|----|
| Bit field:         | ACKP<br>E | PARP<br>E | TRAP<br>E | AAPE | _  | _  | _  | _     | _       | _  | _  | _  | _  | _  | _  |    |
| Value after reset: | 0         | 0         | 0         | 0    | 0  | 0  | 0  | 0     | 0       | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15        |           |           |      |    |    |    |       |         |    |    |    |    |    |    | 0  |
| Bit field:         |           |           |           |      |    |    |    | STLCY | C[15:0] |    |    |    |    |    |    |    |
| Value after reset: | 0         | 0         | 0         | 0    | 0  | 0  | 0  | 0     | 0       | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol       | Function   | R/W |
|-------|--------------|--|-----|
| 15:0  | STLCYC[15:0] | Stalling Cycle Counter setting of stall period (I3Cφ cycle). Common use for each phase.  | R/W |
| 27:16 | _            | These bits are read as 0. The write value should be 0.   | R/W |
| 28    | AAPE         | Assigned Address Phase Enable Enable bit that allows stall by the first bit at address assignment  | R/W |
|       |              | <ul><li>0: Does not stall the SCL clock during the address assignment phase.</li><li>1: Stall the SCL clock during address assignment phase.</li></ul>                   |     |
| 29    | TRAPE        | Transition Phase Enable Enable bit that enables stall by transition bits during read transfer  | R/W |
|       |              | <ul><li>0: Does not stall the SCL clock during the transition bit in read transfer.</li><li>1: Stall the SCL clock during the transition bit in read transfer.</li></ul> |     |
| 30    | PARPE        | Parity Phase Enable Stall enable bit in parity bit period  | R/W |
|       |              | <ul><li>0: Does not stall the SCL clock during the parity bit period.</li><li>1: Stall the SCL clock during the parity bit period.</li></ul>                             |     |
| 31    | ACKPE        | ACK phase Enable Stall enable bit during ACK/NACK phase  | R/W |
|       |              | <ul><li>0: Does not stall the SCL clock during the ACK/NACK phase.</li><li>1: Stall the SCL clock during the ACK/NACK phase.</li></ul>                                   |     |

Note: This register supports for I3C master mode and I3C secondary master mode.

When setting this register, follow Chapter 5.1.2.5 Master Clock Stalling of MIPI I3C Spec V1.0, and use it only when necessary because of its negative impacts on bus performance.

# STLCYC[15:0] bits (Stalling Cycle)

These bits set the SCL stall period. The SCL stall period is counted by the internal reference clock ( $I3C\phi$ ). This is a counter common to the enable bits of each phase.

# **AAPE** bit (Assigned Address Phase Enable)

The master can stall SCL during the low period of the first bit of the assigned address phase of the Enter Dynamic Address Assignment CCC command. It can gain time in assigning dynamic address to the device based on the BCR and DCR of the slave. However, because the Dynamic Address Assignment procedure sends the dynamic address set in the DATBASm register in sequence, it is not necessary to set this bit and it is prohibited.

## **TRAPE bit (Transition Phase Enable)**

The T-Bit of the received data of I3C Read Transfer can be used for SCL stalling to avoid overflow of the received data FIFO. However, when the received data FIFO of the I3C master becomes full, SCL stalling is performed regardless of the setting of this bit, it is not necessary to set this bit and it is prohibited.



#### PARPE bit (Parity Phase Enable)


The parity bit of the transmission data of I3C write transfer can be used for SCL stalling to avoid underrun of the transmission data FIFO. However, when the transmission data FIFO of the I3C master becomes empty, SCL stalling is performed regardless of the setting of this bit, it is not necessary to set this bit and it is prohibited. It is necessary to set this bit when the I3C slave requires preparation time to receive data.

#### **ACKPE** bit (ACK phase Enable)

Determine the need to perform SCL stalling in the ACK/NACK phase based on the following criteria:

- It is necessary to set this bit when the I3C and I2C slaves connected to the bus require preparation time to receive or transmit data.
- In legacy I<sup>2</sup>C communication, if there is a possibility that the data FIFO of the I3C master might underrun or overflow, it is not necessary to set this bit because SCL Stalling is performed by FIFO Empty or Full regardless of the setting of this bit.
- Other than legacy I<sup>2</sup>C communication, the data FIFO of I3C master might underrun or overflow, and if SCL stalling is required in ACK phase, this bit can be set. However, it is necessary to build the software so that the FIFO does not underrun or overflow due to the interrupt generated according to the FIFO threshold setting (NQTHCTL, NTBTHCTL, NRQTHCTL).
- When I3C master responds ACK/NACK to IBI, it is not necessary to set this bit because ACK/NACK response can be set in advance by BCTL.HJACK, DATBASm.DVMRRJ and DATBASm.DVS IRRJ.
- It is necessary to set this bit when the I3C slave connected to the bus requires preparation time to transmit data for Direct GET CCC.

# 25.2.27 SVTDLG0 : Slave Transfer Data Length Register 0



| Bit   | Symbol      | Function   | R/W |
|-------|-------------|--|-----|
| 15:0  | _           | These bits are read as 0. The write value should be 0.                         | R/W |
| 31:16 | STDLG[15:0] | Slave Transfer Data Length<br>Indicates the number of bytes to be transferred. | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.

# 25.2.28 CNDCTL : Condition Control Register

Offset address: 0x140 Bit position: Bit field Value after reset: Bit position: SPCN SRCN STCN Bit field: D D D Value after reset: 

Base address: I3C = 0x4008 3000

| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 0    | STCND  | START (S) Condition Issuance  | R/W |
|      |        | <ul><li>0: Does not request to issue a START condition.</li><li>1: Requests to issue a START condition.</li></ul>                   |     |
| 1    | SRCND  | Repeated START (Sr) Condition Issuance  | R/W |
|      |        | <ul><li>0: Does not request to issue a Repeated START condition.</li><li>1: Requests to issue a Repeated START condition.</li></ul> |     |
| 2    | SPCND  | STOP (P) Condition Issuance   | R/W |
|      |        | <ul><li>0: Does not request to issue a STOP condition.</li><li>1: Requests to issue a STOP condition.</li></ul>                     |     |
| 31:3 | _      | These bits are read as 0. The write value should be 0.  | R/W |

Note: This register supports for I<sup>2</sup>C mode.

# STCND bit (START (S) Condition Issuance)

This bit is used to request transition to master mode and issuance of a START condition.

For details on the START condition issuance, see section 25.3.2.3.3. START Condition / Repeated START Condition / STOP Condition Issuing Function.

#### [Setting condition]

• When 1 is written to the STCND bit

#### [Clearing conditions]

- When 0 is written to the STCND bit
- When a START condition has been issued (A START condition is detected)
- When the BST.ALF (arbitration-lost) flag is set to 1

Note: Set the STCND bit to 1 (START condition issuance request) when the BCST.BFREF flag is set to 1 (bus free state).

Note that arbitration may be lost due to a START condition issuance error if the STCND bit is set to 1 (START condition issuance request) when the BFREF flag is set to 0 (bus busy state).

#### SRCND bit (Repeated START (Sr) Condition Issuance)

This bit is used to request that a Repeated START condition be issued in master mode.

When this bit is set to 1 to request to issue a Repeated START condition, a Repeated START condition is issued when the BFREF flag is set to 0 (bus busy state) and the PRSST.CRMS bit is set to 1 (master mode).

For details on the Repeated START condition issuance, see section 25.3.2.3.3. START Condition / Repeated START Condition / STOP Condition Issuing Function.

### [Setting condition]

• When 1 is written to the SRCND bit with the BCST.BFREF flag set to 0

# [Clearing conditions]

- When 0 is written to the SRCND bit
- When a Repeated START condition has been issued (A Repeated START condition is detected)
- When the BST.ALF (arbitration-lost) flag is set to 1

Note: Do not set the SRCND bit to 1 while issuing a STOP condition.

Note: If 1 (requests to issue a Repeated START condition) is written to the SRCND bit in slave mode, the Repeated START condition is not issued but the SRCND bit remains set to 1.

If the operating mode changes to master mode with the bit not being cleared, note that the Repeated START condition may be issued.

#### SPCND bit (STOP (P) Condition Issuance)

This bit is used to request that a STOP condition be issued in master mode.



When this bit is set to 1 to request to issue a STOP condition, a STOP condition is issued when the BCST.BFREF flag is set to 0 (bus busy state) and the PRSST.CRMS bit is set to 1 (master mode).

For details on the STOP condition issuance, see section 25.3.2.3.3. START Condition / Repeated START Condition / STOP Condition Issuing Function.

#### [Setting condition]

• When 1 is written to the SPCND bit with the BCST.BFREF flag set to 0 and the PRSST.CRMS bit set to 1

## [Clearing conditions]

- When 0 is written to the SPCND bit
- When a STOP condition has been issued (A STOP condition is detected)
- When the BST.ALF (arbitration-lost) flag is set to 1
- When a START condition and a Repeated START condition are detected

Note: Writing to the SPCND bit is not possible while the setting of the BCST.BFREF flag = 1 (bus free state).

Note: Do not set the SPCND bit to 1 while a Repeated START condition is being issued.

## 25.2.29 NCMDQP: Normal Command Queue Port Register

| Bit  | Symbol | Function                  | R/W |
|------|--------|---------------------------|-----|
| 31:0 | n/a    | Normal Command Queue Port | W   |

Note: This register supports for all I3C mode.

32-bit mailbox register NCMDQP contains a command descriptor structure that depends on the requested transfer type:

- 1. Address Assignment Command (see section 25.3.1.1.1. Address Assign Command)
- 2. Immediate Data Transfer (see section 25.3.1.1.2. Immediate Transfer Command)
- 3. Regular Data Transfer (see section 25.3.1.1.3. Regular Transfer Command)
- 4. Write + Write/Read Combo Transfer (see section 25.3.1.1.4. Combo Transfer Command)
- 5. Internal Control Command (see section 25.3.1.1.5. Internal Control Command)

Within the command descriptor, DWORDs appear starting with the Least Significant DWORD, in order until the Most Significant DWORD.

## 25.2.30 NRSPQP : Normal Response Queue Port Register

| Bit  | Symbol | Function                   | R/W |
|------|--------|----------------------------|-----|
| 31:0 | n/a    | Normal Response Queue Port | R   |



Note: This register supports for all I3C mode.

32-bit mailbox register NRSPQP contains a response structure (see section 25.3.1.4. Receive Status Descriptor).

# 25.2.31 NTDTBP0/NTDTBP0\_BY: Normal Transfer Data Buffer Port Register 0

| Base address:      | I3C | = 0x | 400 | 8_30 | 000 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|--------------------|-----|------|-----|------|-----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Offset address:    | 0x1 | 58   |     |      |     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| Bit position:      | 31  |      |     |      |     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | 0 |
| Bit field:         |     |      |     |      |     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| Value after recet: |     | Λ    | Λ   | n    | Λ   | Λ | Λ | Λ | Λ | Λ | Λ | n | n | n | Λ | n | Λ | Λ | Λ | Λ | Λ | Λ | n | Λ | Λ | Λ | Λ | Λ | Λ | Λ | Λ |   |

| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 31:0 | n/a    | Normal Transfer Data Buffer Port NTDTBP0 is a 32-bit read/write register. NTDTBP0_BY (NTDTBP0[7:0]) is a 8-bit read/write register. | R/W |

Note: NTDTBP0 is 32-bit access in I3C mode.

NTDTBP0 BY is 8-bit access in I<sup>2</sup>C mode.

32-bit mailbox register NTDTBP0 is a 32-bit bi-directional data transfer register which is used both to read from the Normal Receive Data Buffer, and to write to the Normal Transmit Data Buffer.

In other words, the Normal Receive Data Buffer and the Normal Transmit Data Buffer have the same offset, forming a single bidirectional port for transmitting or receiving I3C data.

## **Read Operations:**

[I3C protocol mode]

Data Read from the Normal Receive Data Buffer. Its should be read based on Normal Queue Status Level indications. The Receive data is always aligned to a 4-byte boundary, and stored in the Normal Receive Data Buffer. If the length of the data transfer is not aligned to a 4-byte boundary, then there will be extra (unused) bytes at the end of the transferred data. The valid data must be identified using the DATA LENGTH field in the Response Descriptor.

[I2C protocol mode]

When 1 byte of data has been received, the received data is transferred from the internal shift register to NTDTBP0 to enable the next data to be received. The double-buffer structure of the internal shift register and NTDTBP0 allows continuous receive operation if the received data has been read from NTDTBP0 while the internal shift register is receiving data. Read data from NTDTBP0 once when a receive data full interrupt (I3Cn\_RX) request is generated. If NTDTBP0 receives the next receive data before the current data is read from NTDTBP0 (while the RDBFF0 flag in NTST is 1), this module automatically holds the SCL clock low one cycle before the RDBFF0 flag is set to 1 next. The lower 8 bits of the read 32-bit data are valid as received data.

## **Write Operations:**

[I3C protocol mode]

Data Written to the Normal Tx Data Buffer. Data DWORDs written to the Normal Transmit Data Buffer are placed onto the I3C bus one byte at a time, with the DWORD LSB first. Within each byte, bits are placed onto the I3C bus in big-endian order, with bit 7 going out first on the bus. The transmit data should always start aligned to a 4-byte boundary, and written to the NTDTBP0 register. If the length of the transfer is not aligned to a 4-byte boundary, then there will be extra (unused) bytes at the end of the transferred data. I3C shall only send the valid number of bytes indicated in the DATA\_LENGTH field of the Command Descriptor.


[I2C protocol mode]

When NTDTBP0 detects a space in the internal shift register, it transfers the transmit data that has been written to NTDTBP0 to the internal shift register and starts transmitting data in transmit mode. The double-buffer structure of NTDTBP0 and the internal shift register allows continuous transmit operation if the next transmit data has been written to NTDTBP0 while the internal shift register data is being transmitted. Write transmit data to NTDTBP0 once when



a transmit data empty interrupt (I3Cn\_TX) request is generated. The lower 8 bits of the written 32-bit data are valid as transmission data.

# 25.2.32 NIBIQP: Normal IBI Queue Port Register



| Bit  | Symbol | Function              | R/W |
|------|--------|-----------------------|-----|
| 31:0 | n/a    | Normal IBI Queue Port | R/W |

Note: This register supports for all I3C mode.

When receiving an IBI, 32-bit mailbox register NIBIQP is used for both:


- Read the IBI status descriptor (see section 25.3.1.3. IBI Status Descriptor)
- Read the IBI data (which is raw/opaque data).

The IBI status descriptor is a read-only structure describing an IBI event received from a Slave device on the I3C bus.

Note: If the I3C HCl auto-read feature is used, then the IBI data includes the data received from the auto-generated private read operation.

Even if LAST\_STATUS is set to 0, the driver software still evaluates the data payload length by examining the CHUNKS field.

# 25.2.33 NRSQP : Normal Receive Status Queue Port Register




| Bit  | Symbol | Function                         | R/W |
|------|--------|----------------------------------|-----|
| 31:0 | n/a    | Normal Receive Status Queue Port | R   |

Note: This register supports for I3C secondary master mode and I3C slave mode.

32-bit mailbox register NRSQP contains a receive status structure (see section 25.3.1.4. Receive Status Descriptor).

# 25.2.34 NQTHCTL: Normal Queue Threshold Control Register

Base address: I3C = 0x4008\_3000 Offset address: 0x190



| Bit   | Symbol       | Function  | R/W |
|-------|--------------|---|-----|
| 7:0   | CMDQTH[7:0]  | Normal Command Ready Queue Threshold*1  0x00: Interrupt is issued when Command Queue is completely empty.  Others: Interrupt is issued when Command Queue contains N empties. (N = CMDQTH[7:0])   | R/W |
| 15:8  | RSPQTH[7:0]  | Normal Response Queue Threshold*1  0x00: Interrupt is issued when Response Queue contains 1 entry (DWORD).  Others: Interrupt is triggered when Response Queue contains N+1 entries (DWORD). (N = CMDQTH[7:0])  | R/W |
| 23:16 | IBIDSSZ[7:0] | Normal IBI Data Segment Size*2 Supported Values: Minimum: 1 (4 bytes) Maximum: 63 (252 bytes), provided that the configured IBI Queue depth is 64 or more.  | R/W |
| 31:24 | IBIQTH[7:0]  | Normal IBI Queue Threshold*1  0x00: I3C Protocol mode (Master):     Interrupt is generated when the Outstanding IBI Status count is 1 or more.     I3C Protocol mode (Slave):     Interrupt is issued when IBI Data Buffer is completely empty.  Others: I3C Protocol mode (Master):     Interrupt is generated when the Outstanding IBI Status count is N + 1 or more. (N = CMDQTH[7:0])     I3C Protocol mode (Slave):     Interrupt is issued when IBI Data Buffer contains N empties. | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.

Note 1. These bits support for all I3C mode.

Note 2. These bits support for I3C master mode and I3C secondary master mode.

The Queue Threshold Control register controls the interrupt trigger thresholds for the Command Queue, the Response Queue, and the IBI Queue.

The specific reset values are indicative, and could be hardware implementation specific.

#### CMDQTH[7:0] bits (Normal Command Ready Queue Threshold)

Controls the minimum number of Command Queue empties needed to trigger the INTCMD interrupt.

If this field is greater than (Command Queue size -1), then only the number of bits required to address the full buffer depth will be considered.

Note: It is assumed that I3C has exactly one Command Queue, exactly one Response Queue, and exactly one IBI Queue.

## RSPQTH[7:0] bits (Normal Response Queue Threshold)

Controls the minimum number of Response Queue entries needed to trigger the INTRESP interrupt.

If this field is greater than (Response Status Queue size -1), then only the number of bits required to address the full buffer depth will be considered.

## IBIDSSZ[7:0] bits (Normal IBI Data Segment Size)

This is the IBI data segment size, in DWORDs (4 bytes).

In PIO mode, this field allows the incoming IBI data to be sliced into multiple segments generating status individually, to support cutthrough readout of a long IBI payload data.

#### IBIQTH[7:0] bits (Normal IBI Queue Threshold)

For I3C protocol mode (Master): PRTS.PRTMD = 0 and PRSST.CRMS = 1.

Controls generation of the INTIBI interrupt, based on the value of the IBI Queue's Outstanding IBI status count.

Each IBI status entry can represent either the complete IBI payload (if the IBI payload byte size is 4×IBIDSSZ or less), or a segment of the IBI payload (if the IBI payload byte size is more than 4×IBIDSSZ).

For I3C protocol mode (Slave) : PRTS.PRTMD bit = 0, PRSST.CRMS bit = 0.

Controls the minimum number of IBI Data Buffer empties needed to trigger the INTIBI interrupt.



If this field is greater than (IBI Data Buffer size ? 1), then only the number of bits required to address the full buffer depth will be considered.

# 25.2.35 NTBTHCTL0 : Normal Transfer Data Buffer Threshold Control Register 0

Base address: I3C = 0x4008\_3000

Offset address: 0x194

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 |          | 24  | 23 | 22 | 21 | 20 | 19 | 18 |          | 16 |
|--------------------|----|----|----|----|----|----|----------|-----|----|----|----|----|----|----|----------|----|
| Bit field:         | _  | _  | _  | _  | _  | R. | XSTTH[2: | :0] | _  | _  | _  | _  | _  | T  | XSTTH[2: | 0] |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 1   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 1  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 |          | 8   | 7  | 6  | 5  | 4  | 3  | 2  |          | 0  |
| Bit field:         | _  | _  | _  | _  | _  | R) | XDBTH[2  | :0] | _  | _  | _  | _  | _  | T. | XDBTH[2: | 0] |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 1   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 1  |

| Bit   | Symbol        | Function   | R/W |
|-------|---------------|--|-----|
| 2:0   | TXDBTH[2:0]   | Normal Transmit Data Buffer Threshold*1  0 0 0: Interrupt triggers at 2 Tx Buffer empties, DWORDs 0 0 1: Reserved Others: Setting prohibited | R/W |
| 7:3   | _             | These bits are read as 0. The write value should be 0.   | R/W |
| 10:8  | RXDBTH[2:0]   | Normal Receive Data Buffer Threshold*1  0 0 0: Interrupt triggers at 2 Rx Buffer entries, DWORDs 0 0 1: Reserved Others: Setting prohibited  | R/W |
| 15:11 | _             | These bits are read as 0. The write value should be 0.   | R/W |
| 18:16 | TXSTTH[2:0]*3 | Normal Tx Start Threshold*2 0 0 0: Wait for 2 DWORDs 0 0 1: Reserved Others: Setting prohibited  | R/W |
| 23:19 | _             | These bits are read as 0. The write value should be 0.   | R/W |
| 26:24 | RXSTTH[2:0]*3 | Normal Rx Start Threshold*2 0 0 0: Wait for 2 empty DWORDs 0 0 1: Reserved Others: Setting prohibited  | R/W |
| 31:27 | _             | These bits are read as 0. The write value should be 0.   | R/W |

Note 1. These bits support for all I3C mode.

The Data Buffer Control register controls the interrupt trigger thresholds for the Receive Data Buffer Queue and the Transmit Data Buffer Queue.

# TXDBTH[2:0] bits (Normal Transmit Data Buffer Threshold)

Minimum number of Transmit FIFO empties, in DWORDs, that will trigger the INTTXn interrupt.

The software must program a value less than Transmit Data Buffer size in this register.

## RXDBTH[2:0] bits (Normal Receive Data Buffer Threshold)

Minimum number of Receive FIFO entries in DWORDs that will trigger the INTRXn interrupt.

The software must program a value less than Receive Data Buffer size in this register.



Note 2. These bits support for I3C master mode and I3C secondary master mode.

Note 3. The RXSTTH[2:0] and TXSTTH[2:0] bits are only present in NTBTHCTL0.

#### TXSTTH[2:0] bits (Normal Tx Start Threshold)

When preparing to initiate a Write Transfer on the I3C Bus, I3C shall wait until the Transmit Buffer has at least the indicated number of locations available.

Two optional configurable Modes are available:

#### 1. Store and Forward Mode

If the TXSTTH[2:0] field is set to the Transmit Buffer size, then I3C shall delay initiation of the Write Command as follows:

- If the data length to be transferred is more than the Transmit Buffer size, then this module shall wait until the Transmit FIFO is completely full.
- If the data length to be transferred is less than the Transmit Buffer size, then I3C shall wait until enough Transmit FIFO locations are available to store the data to be transferred.

#### 2. Threshold Mode

If the TXSTTH[2:0] field value is less than the Transmit Buffer size, then I3C shall initiate the Write Command as soon as the indicated number of Transmit FIFO locations are entries.

## RXSTTH[2:0] bits (Normal Rx Start Threshold)

When preparing to initiate a Read Transfer on the I3C bus, I3C shall wait until the Receive Buffer has at least the indicated number of empty locations in DWORDs.


Two optional configurable Modes are available:

- 1. Store and Forward Mode If the RXSTTH[2:0] field is set to the Receive Buffer size, then I3C shall delay initiation of the Read Command as follows:
  - If the data length to be transferred is more than the Receive Buffer size, then this module shall wait until the Receive FIFO is completely empty.
  - If the data length to be transferred is less than the Receive Buffer size, then I3C shall wait until enough Receive FIFO locations are available to store the data to be transferred.

## 2. Threshold Mode

If the RXSTTH[2:0] field value is less than the Receive Buffer size, then I3C shall initiate the Read Command as soon as the indicated number of Receive FIFO locations are empty.

# 25.2.36 NRQTHCTL: Normal Receive Status Queue Threshold Control Register



| Bit  | Symbol     | Function   | R/W |
|------|------------|--|-----|
| 7:0  | RSQTH[7:0] | Normal Receive Status Queue Threshold  0x00: Interrupt is issued when Receive Status Queue contains 1 entry (DWORD).  Others: Interrupt is triggered when Receive Status Queue contains N+1 entries (DWORD).  (N = RSQTH[7:0]) | R/W |
| 31:8 | _          | These bits are read as 0. The write value should be 0.   | R/W |

# RSQTH[7:0] bits (Normal Receive Status Queue Threshold)

Controls the minimum number of receive status queue entries needed to trigger the INTRCV interrupt.

If this field is greater than (Receive Status Queue size - 1), then only the number of bits required to address the full buffer depth will be considered.



# 25.2.37 BST: Bus Status Register

Base address: I3C = 0x4008\_3000

Offset address: 0x1D0

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24        | 23 | 22 | 21 | 20         | 19 | 18          | 17          | 16          |
|--------------------|----|----|----|----|----|----|----|-----------|----|----|----|------------|----|-------------|-------------|-------------|
| Bit field:         | _  | _  |    |    | _  | _  | _  | _         |    | _  | _  | TODF       | _  | _           | _           | ALF         |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0          | 0  | 0           | 0           | 0           |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8         | 7  | 6  | 5  | 4          | 3  | 2           | 1           | 0           |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | TEND<br>F | _  | _  | _  | NACK<br>DF | _  | HDRE<br>XDF | SPCN<br>DDF | STCN<br>DDF |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0          | 0  | 0           | 0           | 0           |

| Bit   | Symbol  | Function  | R/W   |
|-------|---------|---|-------|
| 0     | STCNDDF | START Condition Detection Flag  | R/W*3 |
|       |         | <ul><li>0: START condition is not detected.</li><li>1: START condition is detected.</li></ul>                                     |       |
| 1     | SPCNDDF | STOP Condition Detection Flag   | R/W*3 |
|       |         | <ul><li>0: STOP condition is not detected.</li><li>1: STOP condition is detected.</li></ul>                                       |       |
| 2     | HDREXDF | HDR Exit Pattern Detection Flag*1   | R/W*3 |
|       |         | <ul><li>0: HDR Exit Pattern Detection Interrupt does not occur.</li><li>1: HDR Exit Pattern Detection Interrupt occurs.</li></ul> |       |
| 3     | _       | This bit is read as 0. The write value should be 0.   | R/W   |
| 4     | NACKDF  | NACK Detection Flag*2   | R/W*3 |
|       |         | <ul><li>0: NACK is not detected.</li><li>1: NACK is detected.</li></ul>   |       |
| 7:5   | _       | These bits are read as 0. The write value should be 0.  | R/W   |
| 8     | TENDF   | Transmit End Flag*2   | R/W*3 |
|       |         | <ul><li>0: Data is being transmitted.</li><li>1: Data has been transmitted.</li></ul>   |       |
| 15:9  | _       | These bits are read as 0. The write value should be 0.  | R/W   |
| 16    | ALF     | Arbitration Lost Flag*2   | R/W*3 |
|       |         | O: Arbitration is not lost 1: Arbitration is lost.  |       |
| 19:17 | _       | These bits are read as 0. The write value should be 0.  | R/W   |
| 20    | TODF    | Timeout Detection Flag  | R/W*3 |
|       |         | <ul><li>0: Timeout is not detected.</li><li>1: Timeout is detected.</li></ul>   |       |
| 31:21 | _       | These bits are read as 0. The write value should be 0.  | R/W   |

- Note 1. This bit supports for all I3C mode.
- Note 2. This bit supports for I<sup>2</sup>C mode.
- Note 3. Clearing (to 0) condition : Writing 0 after 1 is read.

# STCNDDF bit (START Condition Detection Flag)

[Setting conditions]

- All of the followings are satisfied:
  - 1. The BSTE.STCNDDE bit = 1.
  - 2. When a START condition (or a Repeated START condition) is detected.

[Clearing conditions]

• When 0 is written to the STCNDDF flag after reading STCNDDF flag = 1.



• When a STOP condition is detected.

#### **SPCNDDF** bit (STOP Condition Detection Flag)

## [Setting conditions]

- All of the followings are satisfied:
  - 1. The BSTE.SPCNDDE bit = 1.
  - 2. When a STOP condition is detected.

#### [Clearing condition]

• When 0 is written to the SPCNDDF flag after reading SPCNDDF flag = 1.

## **HDREXDF** bit (HDR Exit Pattern Detection Flag)

### [Setting conditions]

- All of the followings are satisfied:
  - 1. The BSTE.HDREXDE bit = 1.
  - 2. When a HDR EXIT pattern is detected.

#### [Clearing condition]

• When 0 is written to the HDREXDF flag after reading HDREXDF flag = 1.

# **NACKDF bit (NACK Detection Flag)**

### [Setting conditions]

- All of the followings are satisfied:
  - 1. The PRTS.PRTMD bit = 1 ( $I^2C$  protocol mode).
  - 2. The BSTE.NACKDE bit = 1 (Enables NACK detection interrupt status logging).
  - 3. When acknowledge is not received (NACK is received) from the receive device in transmit mode.

## [Clearing condition]

• When 0 is written to the NACKDF flag after reading NACKDF flag = 1.

# **TENDF bit (Transmit End Flag)**

#### [Setting conditions]

- All of the followings are satisfied:
  - 1. The PRTS.PRTMD bit = 1 ( $I^2C$  protocol mode).
  - 2. The BSTE.TENDE bit = 1 (Enables Transmit End Interrupt Status logging).
  - 3. At the rising edge of the ninth SCL clock cycle while the NTST.TDBEF0 flag = 1. Excluding when sending an address.

#### [Clearing conditions]

- When 0 is written to the TENDF flag after reading TENDF flag = 1.
- When data is written to the NTDTBP0 register.
- When a STOP condition is detected.

## **ALF bit (Arbitration Lost Flag)**

#### [Setting conditions]

When master arbitration-lost detection is enabled: BSTE.ALE bit = 1, BFCTL.MALE = 1.

• When the internal SDA output state does not match the SDA line level at the rising edge of SCL clock except for the ACK period during data (including slave address) transmission in master transmit mode (when the SDA line is driven low while the internal SDA output is at a high level (the SDA pin is in the highimpedance state)).



- All of the followings are satisfied.
  - 1. When the START condition is detected while the CNDCTL.STCND bit = 1.
  - 2. When the internal SDA output state does not match the SDA line level.
- When the CNDCTL.STCND bit is set to 1 (START condition issuance request) while the BCST.BFREF flag = 0.

When NACK arbitration-lost detection is enabled: BSTE.ALE bit = 1, BFCTL.NALE = 1.

• When the internal SDA output state does not match the SDA line level at the rising edge of SCL clock in the ACK period during NACK transmission in receive mode.

When slave arbitration-lost detection is enabled: BSTE.ALE bit = 1, BFCTL.SALE = 1.

• When the internal SDA output state does not match the SDA line level at the rising edge of SCL clock except for the ACK period during data transmission in slave transmit mode.

#### [Clearing condition]

• When 0 is written to the ALF flag after reading ALF flag = 1.

# **TODF bit (Timeout Detection Flag)**

[Setting conditions]

- All of the followings are satisfied.
  - 1. The BSTE.TODE bit = 1 (Enables Timeout Detection Interrupt Status logging).
  - 2. When the master mode or the received slave address matches the slave address n in Slave mode.
  - 3. When the SCL line state remains unchanged for the period specified by TMOCTL register.

#### [Clearing condition]

• When 0 is written to the TODF flag after reading TODF flag = 1.

# 25.2.38 BSTE: Bus Status Enable Register

Base address: I3C = 0x4008\_3000

Offset address: 0x1D4

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24        | 23 | 22 | 21 | 20         | 19 | 18          | 17          | 16          |
|--------------------|----|----|----|----|----|----|----|-----------|----|----|----|------------|----|-------------|-------------|-------------|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _         | _  | _  | _  | TODE       | _  | _           | _           | ALE         |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0          | 0  | 0           | 0           | 0           |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8         | 7  | 6  | 5  | 4          | 3  | 2           | 1           | 0           |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | TEND<br>E | -  | _  | _  | NACK<br>DE | _  | HDRE<br>XDE | SPCN<br>DDE | STCN<br>DDE |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0          | 0  | 0           | 0           | 0           |

| Bit | Symbol  | Function   | R/W |
|-----|---------|--|-----|
| 0   | STCNDDE | START Condition Detection Enable   | R/W |
|     |         | <ul><li>0: Disables START condition Detection Interrupt Status logging.</li><li>1: Enables START condition Detection Interrupt Status logging.</li></ul>   |     |
| 1   | SPCNDDE | STOP Condition Detection Enable  | R/W |
|     |         | <ul><li>0: Disables STOP condition Detection Interrupt Status logging.</li><li>1: Enables STOP condition Detection Interrupt Status logging.</li></ul>     |     |
| 2   | HDREXDE | HDR Exit Pattern Detection Enable*1  | R/W |
|     |         | <ul><li>0: Disables HDR Exit Pattern Detection Interrupt Status logging.</li><li>1: Enables HDR Exit Pattern Detection Interrupt Status logging.</li></ul> |     |
| 3   | _       | This bit is read as 0. The write value should be 0.  | R/W |



| Bit   | Symbol | Function  | R/W |
|-------|--------|---|-----|
| 4     | NACKDE | NACK Detection Enable*2   | R/W |
|       |        | <ul><li>0: Disables NACK Detection Interrupt Status logging.</li><li>1: Enables NACK Detection Interrupt Status logging.</li></ul>        |     |
| 7:5   | _      | These bits are read as 0. The write value should be 0.  | R/W |
| 8     | TENDE  | Transmit End Enable <sup>*2</sup>   | R/W |
|       |        | <ul><li>0: Disables Transmit End Interrupt Status logging.</li><li>1: Enables Transmit End Interrupt Status logging.</li></ul>            |     |
| 15:9  | _      | These bits are read as 0. The write value should be 0.  | R/W |
| 16    | ALE    | Arbitration Lost Enable*2  0: Disables Arbitration Lost Interrupt Status logging.  1: Enables Arbitration Lost Interrupt Status logging.  | R/W |
| 19:17 | _      | These bits are read as 0. The write value should be 0.  | R/W |
| 20    | TODE   | Timeout Detection Enable  0: Disables Timeout Detection Interrupt Status logging.  1: Enables Timeout Detection Interrupt Status logging. | R/W |
| 31:21 |        | These bits are read as 0. The write value should be 0.  | R/W |

Note 1. This bit supports for all I3C mode.

#### **STCNDDE** bit (START Condition Detection Enable)

When this bit is 1, operation of BST.STCNDDF is enabled. For the setting conditions and clearing conditions of the BST.STCNDDF flag, see the details of BST.STCNDDF.

#### **SPCNDDE** bit (STOP Condition Detection Enable)

When this bit is 1, operation of BST.SPCNDDF is enabled. For the setting conditions and clearing conditions of the BST.SPCNDDF flag, see the details of BST.SPCNDDF.

### **HDREXDE** bit (HDR Exit Pattern Detection Enable)

When this bit is 1, the operation of BST.HDREXDF is enabled. For the setting conditions and clearing conditions of the BST.HDREXDF flag, see the details of BST.HDREXDF.

## **NACKDE** bit (NACK Detection Enable)

When this bit is 1, the operation of BST.NACKDF is enabled. This bit is used to specify whether to continue or discontinue the transfer operation when NACK is received from the slave device in transmit mode. Normally, set this bit to 1. For the setting conditions and clearing conditions of the BST.NACKDF flag, see the details of BST.NACKDF.

#### **TENDE** bit (Transmit End Enable)

When this bit is 1, the operation of BST.TENDF is enabled. For the setting conditions and clearing conditions of the BST.TENDF flag, see the details of BST.TENDF.

#### **ALE bit (Arbitration Lost Enable)**

When this bit is 1, the operation of BST.ALF is enabled. For the setting conditions and clearing conditions of the BST.ALF flag, see the details of BST.ALF.

# **TODE bit (Timeout Detection Enable)**

When this bit is 1, the operation of BST.TODF is enabled. For the setting conditions and clearing conditions of the BST.TODF flag, see the details of BST.TODF.



Note 2. This bit supports for I<sup>2</sup>C mode.

# 25.2.39 BIE: Bus Interrupt Enable Register

Base address: I3C = 0x4008\_3000

Offset address: 0x1D8

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24         | 23 | 22 | 21 | 20          | 19 | 18           | 17           | 16           |
|--------------------|----|----|----|----|----|----|----|------------|----|----|----|-------------|----|--------------|--------------|--------------|
| Bit field:         | _  | _  |    | _  | _  | _  | _  |            | _  | _  | _  | TODIE       | _  | _            |              | ALIE         |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0          | 0  | 0  | 0  | 0           | 0  | 0            | 0            | 0            |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8          | 7  | 6  | 5  | 4           | 3  | 2            | 1            | 0            |
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | TENDI<br>E | _  | _  | _  | NACK<br>DIE | _  | HDRE<br>XDIE | SPCN<br>DDIE | STCN<br>DDIE |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0          | 0  | 0  | 0  | 0           | 0  | 0            | 0            | 0            |

| Bit   | Symbol   | Function   | R/W |
|-------|----------|--|-----|
| 0     | STCNDDIE | START Condition Detection Interrupt Enable   | R/W |
|       |          | <ul><li>0: Disables START condition Detection Interrupt Signal.</li><li>1: Enables START condition Detection Interrupt Signal.</li></ul>   |     |
| 1     | SPCNDDIE | STOP Condition Detection Interrupt Enable  | R/W |
|       |          | <ul><li>0: Disables STOP condition Detection Interrupt Signal.</li><li>1: Enables STOP condition Detection Interrupt Signal.</li></ul>     |     |
| 2     | HDREXDIE | HDR Exit Pattern Detection Interrupt Enable*1  | R/W |
|       |          | <ul><li>0: Disables HDR Exit Pattern Detection Interrupt Signal.</li><li>1: Enables HDR Exit Pattern Detection Interrupt Signal.</li></ul> |     |
| 3     | _        | This bit is read as 0. The write value should be 0.  | R/W |
| 4     | NACKDIE  | NACK Detection Interrupt Enable*2  | R/W |
|       |          | <ul><li>0: Disables NACK Detection Interrupt Signal.</li><li>1: Enables NACK Detection Interrupt Signal.</li></ul>                         |     |
| 7:5   | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 8     | TENDIE   | Transmit End Interrupt Enable*2  | R/W |
|       |          | <ul><li>0: Disables Transmit End Interrupt Signal.</li><li>1: Enables Transmit End Interrupt Signal.</li></ul>                             |     |
| 15:9  | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 16    | ALIE     | Arbitration Lost Interrupt Enable*2  | R/W |
|       |          | O: Disables Arbitration Lost Interrupt Signal.  1: Enables Arbitration Lost Interrupt Signal.  |     |
| 19:17 | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 20    | TODIE    | Timeout Detection Interrupt Enable*2   | R/W |
|       |          | <ul><li>0: Disables Timeout Detection Interrupt Signal.</li><li>1: Enables Timeout Detection Interrupt Signal.</li></ul>                   |     |
| 31:21 | _        | These bits are read as 0. The write value should be 0.   | R/W |

Note 1. This bit supports for all I3C mode.

The BIE register enables signaling of outstanding bus interrupts received by I3C.

# **STCNDDIE** bit (START Condition Detection Interrupt Enable)

This bit enables or disables the START Condition Detection interrupt requests when the BST.STCNDDF flag is set to 1.

# **SPCNDDIE** bit (STOP Condition Detection Interrupt Enable)

This bit enables or disables the STOP Condition Detection interrupt requests when the BST.SPCNDDF flag is set to 1.

# **HDREXDIE** bit (HDR Exit Pattern Detection Interrupt Enable)

This bit enables or disables the HDR Exit Pattern Detection interrupt requests when the BST.HDREXDF flag is set to 1.



Note 2. This bit supports for  $I^2C$  mode.

DDFC

DDFC

**XDFC** 

DFC

Value after reset:

## **NACKDIE** bit (NACK Detection Interrupt Enable)

This bit enables or disables the NACK Detection interrupt requests when the BST.NACKDF flag is set to 1.

## **TENDIE** bit (Transmit End Interrupt Enable)

This bit enables or disables the Transmit End interrupt (I3C TEND) requests when the BST.TENDF flag is set to 1.

# **ALIE bit (Arbitration Lost Interrupt Enable)**

This bit enables or disables the Arbitration Llost interrupt requests when the BST.ALF flag is set to 1.

## **TODIE bit (Timeout Detection Interrupt Enable)**

This bit enables or disables the Timeout Detection interrupt requests when the BST.TODF flag is set to 1.

# 25.2.40 BSTFC : Bus Status Force Register

Base address: I3C = 0x4008\_3000 Offset address: 0x1DC Bit position: TODF Bit field: ALFC С Value after reset: Bit position: SPCN STCN TEND NACK HDRE Bit field:

FC

| Bit   | Symbol   | Function  | R/W |
|-------|----------|---|-----|
| 0     | STCNDDFC | START condition Detection Force   | W   |
|       |          | <ul><li>0: Not Force START condition Detection Interrupt for software testing.</li><li>1: Force START condition Detection Interrupt for software testing.</li></ul>   |     |
| 1     | SPCNDDFC | STOP condition Detection Force  | W   |
|       |          | <ul><li>0: Not Force STOP condition Detection Interrupt for software testing.</li><li>1: Force STOP condition Detection Interrupt for software testing.</li></ul>     |     |
| 2     | HDREXDFC | HDR Exit Pattern Detection Force*1  | W   |
|       |          | <ul><li>0: Not Force HDR Exit Pattern Detection Interrupt for software testing.</li><li>1: Force HDR Exit Pattern Detection Interrupt for software testing.</li></ul> |     |
| 3     | _        | This bit is read as 0.  | R   |
| 4     | NACKDFC  | NACK Detection Force*2  | W   |
|       |          | <ul><li>0: Not Force NACK Detection Interrupt for software testing.</li><li>1: Force NACK Detection Interrupt for software testing.</li></ul>                         |     |
| 7:5   | _        | These bits are read as 0.   | R   |
| 8     | TENDFC*3 | Transmit End Force*2  | W   |
|       |          | <ul><li>0: Not Force Transmit End Interrupt for software testing.</li><li>1: Force Transmit End Interrupt for software testing.</li></ul>                             |     |
| 15:9  | _        | These bits are read as 0.   | R   |
| 16    | ALFC     | Arbitration Lost Force*2  | W   |
|       |          | Not Force Arbitration Lost Interrupt for software testing.     Force Arbitration Lost Interrupt for software testing.   |     |
| 19:17 | _        | These bits are read as 0.   | R   |
| 20    | TODFC    | Timeout Detection Force*2   | W   |
|       |          | O: Not Force Timeout Detection Interrupt for software testing.  1: Force Timeout Detection Interrupt for software testing.  |     |
| 31:21 |          | These bits are read as 0. The write value should be 0.  | R/W |

Note 1. This bit supports for all I3C mode.



Note 2. This bit supports for  $I^2C$  mode. Note 3. TENDFC does not work unless TDBEF0 = 1.

#### NTST: Normal Transfer Status Register 25.2.41

Base address: I3C = 0x4008\_3000

Offset address: 0x1E0

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25  | 24 | 23 | 22 | 21    | 20         | 19         | 18          | 17         | 16         |
|--------------------|----|----|----|----|----|----|-----|----|----|----|-------|------------|------------|-------------|------------|------------|
| Bit field:         | _  | _  | _  | _  | _  | _  | _   | _  | _  | _  | _     | RSQF<br>F  | _          | _           | _          | _          |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0     | 0          | 0          | 0           | 0          | 0          |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9   | 8  | 7  | 6  | 5     | 4          | 3          | 2           | 1          | 0          |
| Bit field:         | _  | _  | _  |    | _  | _  | TEF |    | _  | _  | TABTF | RSPQ<br>FF | CMDQ<br>EF | IBIQE<br>FF | RDBF<br>F0 | TDBE<br>F0 |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0     | 0          | 0          | 0           | 0          | 0          |

| Bit | Symbol  | Function   | R/W   |
|-----|---------|--|-------|
| 0   | TDBEF0  | Normal Transmit Data Buffer Empty Flag 0*1  0: For I2C protocol mode: PRTS.PRTMD bit = 1.     Normal Transmit Data Buffer 0 contains transmit data.     For I3C protocol mode: PRTS.PRTMD bit = 0.     The number of empties in the Normal Transmit Data Buffer 0 is less than the NTBTHCTL0.TXDBTH[2:0] threshold.  1: For I2C protocol mode: PRTS.PRTMD bit = 1.     Normal Transmit Data Buffer 0 contains no transmit data.     For I3C protocol mode: PRTS.PRTMD bit = 0.     The number of empties in the Normal Transmit Data Buffer 0 is the NTBTHCTL0.TXDBTH[2:0] threshold or more.  | R/W*3 |
| 1   | RDBFF0  | Normal Receive Data Buffer Full Flag 0*1  0: For I2C protocol mode: PRTS.PRTMD bit = 1.     Normal Receive Data Buffer0 contains no receive data.     For I3C Protocol mode: PRTS.PRTMD bit = 0.     The number of entries in the Normal Receive Data Buffer 0 is less than the NTBTHCTL0.RXDBTH[2:0] threshold.  1: For I2C protocol mode: PRTS.PRTMD bit = 1.     Normal Receive Data Buffer0 contains receive data.     For I3C Protocol mode: PRTS.PRTMD bit = 0.     The number of entries in the Normal Receive Data Buffer 0 is the NTBTHCTL0.RXDBTH[2:0] threshold or more.  | R/W*3 |
| 2   | IBIQEFF | Normal IBI Queue Empty/Full Flag*1  0: For I3C protocol mode (Master): PRTS.PRTMD bit = 0, PRSST.CRMS bit = 1. The number of IBI Status Queue entries is the NQTHCTL.IBIQTH threshold or less.  For I3C protocol mode (Slave): PRTS.PRTMD bit = 0, PRSST.CRMS bit = 0. If the NQTHCTL.IBIQTH = 0:  The number of IBI Data Buffer empties is less than the IBI Data Buffer size. If the NQTHCTL.IBIQTH is other than 0:  The number of IBI Data Buffer empties is less than the NQTHCTL.IBIQTH threshold.  1: For I3C protocol mode (Master): PRTS.PRTMD bit = 0, PRSST.CRMS bit = 1. The number of IBI Status Queue entries is more than the NQTHCTL.IBIQTH threshold.  For I3C protocol mode (Slave): PRTS.PRTMD bit = 0, PRSST.CRMS bit = 0. If the NQTHCTL.IBIQTH = 0:  The number of IBI Data Buffer empties is the IBI Data Buffer size. If the NQTHCTL.IBIQTH is other than 0:  The number of IBI Data Buffer empties is the NQTHCTL.IBIQTH threshold or more. | R/W*3 |

| Bit   | Symbol                                   | Function   | R/W   |  |  |  |
|-------|--|--|-------|--|--|--|
| 3     | CMDQEF                                   | Normal Command Queue Empty Flag <sup>*1</sup> 0: If the NQTHCTL.CMDQTH = 0:  | R/W*3 |  |  |  |
|       |  | The number of Command Queue empties is less than the Command Queue size. If the NQTHCTL.CMDQTH is other than 0: The number of Command Queue empties is less than the NQTHCTL.CMDQTH threshold.  1: If the NQTHCTL.CMDQTH = 0: The number of Command Queue empties is the Command Queue size. If the NQTHCTL.CMDQTH is other than 0: 1: The number of Command Queue empties is the NQTHCTL.CMDQTH threshold |       |  |  |  |
| 4     | RSPQFF Normal Response Queue Full Flag*1 |  |       |  |  |  |
|       |  | O: The number of Response Queue entries is the NQTHCTL.RSPQTH threshold or less.  1: The number of Response Queue entries is more than the NQTHCTL.RSPQTH threshold.   | R/W*3 |  |  |  |
| 5     | TABTF                                    | Normal Transfer Abort Flag <sup>*1</sup>   | R/W*3 |  |  |  |
|       |  | <ul><li>0: Transfer Abort does not occur.</li><li>1: Transfer Abort occur.</li><li>To clear, write 0 to this bit after 1 state is read.</li></ul>  |       |  |  |  |
| 8:6   | _  | These bits are read as 0. The write value should be 0.   | R/W   |  |  |  |
| 9     | TEF                                      | Normal Transfer Error Flag*1  0: Transfer Error does not occur.  1: Transfer Error occurs.  To clear, write 0 to this bit after 1 state is read.   | R/W*3 |  |  |  |
| 19:10 | _  | These bits are read as 0. The write value should be 0.   | R/W   |  |  |  |
| 20    | RSQFF                                    | Normal Receive Status Queue Full Flag*2  0: The number of Receive Status Queue entries is the NRQTHCTL.RSQTH   | R/W*3 |  |  |  |
|       |  | threshold or less.  1: The number of Receive Status Queue entries is more than the NRQTHCTL.RSQTH threshold.   |       |  |  |  |
| 31:21 | -  | These bits are read as 0. The write value should be 0.   | R/W   |  |  |  |

- Note 1. This bit supports for all I3C mode.
- Note 2. This bit supports for I3C secondary master mode and I3C slave mode.
- Note 3. Clearing (to 0) condition: Writing 0 after the 1 state is read.

## TDBEF0 bit (Normal Transmit Data Buffer Empty Flag 0)

[Setting conditions]

For  $I^2C$  Protocol mode: PRTS.PRTMD bit = 1.

The following condition 1 is satisfied and any of the following conditions 2 to 4 are satisfied:

- 1. The NTSTE.TDBEE0 bit = 1 (enables Tx0 Data Buffer Empty Interrupt Status logging).
- 2. When data has been transferred from the Normal Transmit Data Buffer 0 to the Shift Register and the Normal Transmit Data Buffer 0 becomes empty\*1.
- 3. When the PRSST.TRMD bit is set to 1.
- 4. When the received slave address matches while the TRMD bit = 1.

For I3C Protocol mode: PRTS.PRTMD bit = 0.

The following conditions 1 and 2 are satisfied:

- 1. The NTSTE.TDBEE0 bit = 1 (enables Tx0 Data Buffer Empty Interrupt Status logging).
- 2. When the number of empties in the Normal Transmit Data Buffer 0 is the NTBTHCTL0.TXDBTH[2:0] threshold or more (see NTBTHCTL0 register).

[Clearing conditions]

For  $I^2C$  Protocol mode: PRTS.PRTMD bit = 1.

- When data is written to NTDTBP0.
- When the TRMD bit in PRSST is set to 0.

For I3C protocol mode: PRTS.PRTMD bit = 0.

- Write 0 to this bit after 1 is read.
- On completion of the last write access to Normal Transmit Data by DTC.
- When the number of empties in the Normal Transmit Data Buffer 0 is less than the NTBTHCTL0.TXDBTH[2:0] threshold (see NTBTHCTL0 register).

Note 1. When the BST.NACKDF flag is set to 1 while the BSTE.NACKDE bit = 1, I3C aborts data transmission/reception. If the TDBEF0 flag = 0 (next transmit data has been written), data is transferred to the Shift Register and the Normal Transmit Data Buffer 0 register becomes empty at the rising edge of the 9th clock cycle, but the TDBEF0 flag is not set to 1.

## RDBFF0 bit (Normal Receive Data Buffer Full Flag 0)

[Setting conditions]

For  $I^2C$  Protocol mode: PRTS.PRTMD bit = 1.

The following condition 1 is satisfied and any of the following condition 2 or 3 is satisfied:

- 1. The NTSTE.RDBFE0 bit = 1 (enables Rx0 Data Buffer Full Interrupt Status logging).
- 2. When receive data is transferred from Shift Register to Normal Receive Data Buffer 0. The RDBFF0 flag is set to 1 on the rising edge of the 8th or 9th SCL clock cycle (selected in the ACKTWE bit in SCSTRCTL).
- 3. When the received slave address matches after a START (or Repeated START) condition is detected with the TRMD bit in PRSST set to 0.

For I3C Protocol mode: PRTS.PRTMD bit = 0.

The following conditions 1 and 2 are satisfied:

- 1. The NTSTE.RDBFE0 bit = 1 (enables Rx0 Data Buffer Full Interrupt Status logging).
- 2. When the number of Normal Receive Data Buffer 0 entries is the NTBTHCTL0.RXDBTH[2:0] threshold or more (see NTBTHCTL0 register).

[Clearing conditions]

For  $I^2C$  Protocol mode: PRTS.PRTMD bit = 1.

• When data is read from NTDTBP0.

For I3C Protocol mode: PRTS.PRTMD bit = 0.

- Write 0 to this bit after 1 is read.
- On completion of the last read access to Normal Receive Data by DTC.
- When the number of Normal Receive Data Buffer 0 entries is less than the NTBTHCTL0.RXDBTH[2:0] threshold (see NTBTHCTL0 register).

## IBIQEFF bit (Normal IBI Queue Empty/Full Flag)

[Setting conditions]

The following 2 conditions are satisfied:

- 1. The NTSTE.IBIQEFE bit = 1 (enables IBI Status Buffer Empty/Full Interrupt Status logging)
- 2. For I3C protocol mode (master): PRTS.PRTMD bit = 0, PRSST.CRMS bit = 1.
  - When the number of IBI Status Queue entries is more than the NQTHCTL.IBIQTH threshold (see NQTHCTL register).

For I3C protocol mode (slave): PRTS.PRTMD bit = 0, PRSST.CRMS bit = 0. If the NQTHCTL.IBIQTH = 0:



• When IBI Data Buffer is completely empty.

If the NQTHCTL.IBIQTH is other than 0:

• When the number of IBI Data Buffer empties is the NQTHCTL.IBIQTH threshold or more (see NQTHCTL register).

#### [Clearing conditions]

For I3C protocol mode (master): PRTS.PRTMD bit = 0, PRSST.CRMS bit = 1.

- Write 0 to this bit after 1 is read.
- On completion of the last read access to IBI Status by DTC.
- When the number of IBI Status Queue entries is the NQTHCTL.IBIQTH threshold or less (see NQTHCTL register).

For I3C protocol mode (slave): PRTS.PRTMD bit = 0, PRSST.CRMS bit = 0.

- Write 0 to this bit after 1 is read.
- On completion of the last write access to IBI Status by DTC.

If the NQTHCTL.IBIQTH = 0:

• When IBI Data Buffer is not completely empty.

If the NQTHCTL.IBIQTH is other than 0:

• When the number of IBI Data Buffer empties is less than the NQTHCTL.IBIQTH threshold (see NQTHCTL register).

## **CMDQEF bit (Normal Command Queue Empty Flag)**

[Setting conditions]

The following 2 conditions are satisfied:

- 1. The NTSTE.CMDQEE bit = 1 (enables Command Buffer Empty Interrupt Status logging).
- 2. If the NQTHCTL.CMDQTH = 0:
  - When Command Queue is completely empty.

If the NQTHCTL.CMDQTH is other than 0:

• When the number of Command Queue empties is the NQTHCTL.CMDQTH threshold or more (see NQTHCTL register).

[Clearing conditions]

- Write 0 to this bit after 1 is read.
- On completion of the last write access to Normal Command by DTC.

If the NQTHCTL.CMDQTH = 0:

• When Command Queue is not completely empty.

If the NQTHCTL.CMDQTH is other than 0:

• When the number of Command Queue empties is less than the NQTHCTL.CMDQTH threshold (see NQTHCTL register).

## RSPQFF bit (Normal Response Queue Full Flag)

[Setting conditions]

The following 2 conditions are satisfied:

- 1. The NTSTE.RSPQFE bit = 1 (enables Response Buffer Full Interrupt Status logging).
- 2. When the number of Response Queue entries is more than the NQTHCTL.RSPQTH threshold (see NQTHCTL register).

[Clearing conditions]



- Write 0 to this bit after 1 is read.
- On completion of the last read access to Normal Receive Status by DTC.
- When the number of Response Queue entries is the NQTHCTL.RSPQTH threshold or less (see NQTHCTL register).

## **TABTF bit (Normal Transfer Abort Flag)**

[Setting conditions]

The following 2 conditions are satisfied:

- 1. The NTSTE.TABTE bit = 1 (enables Ttransfer Abort Interrupt Status logging).
- 2. When any transfer is aborted.

[Clearing condition]

• Write 0 to this bit after 1 is read.

## **TEF bit (Normal Transfer Error Flag)**

[Setting conditions]

The following 2 conditions are satisfied:

- 1. The NTSTE.TEE bit = 1 (enables Ttransfer Error Interrupt Status logging).
- 2. When any transfer error occurs on the I3C bus. The Error type for this error is available in the Response or Receive Status structure corresponding to the Transfer command.

[Clearing condition]

• Write 0 to this bit after 1 is read.

#### RSQFF bit (Normal Receive Status Queue Full Flag)

[Setting conditions]

The following 2 conditions are satisfied:

- 1. The NTSTE.RSQFE bit = 1 (Normal Receive Status Queue Full Enable).
- 2. When the number of Receive Status Queue entries is more than the NRQTHCTL.RSQTH threshold (see NRQTHCTL register).

[Clearing conditions]

• Write 0 to this bit after 1 is read.

Base address: I3C = 0x4008\_3000

Offset address: 0x1E4

- On completion of the last read accsess to Normal Receive Status by DTC.
- When the number of Receive Status Queue entries is the NRQTHCTL.RSQTH threshold or less (see register NRQTHCTL).

# 25.2.42 NTSTE: Normal Transfer Status Enable Register

Bit position: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 **RSQF** Bit field: Value after reset: 0 Λ 0 n Λ 0 0 0 O 0

| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9   | 8 | 7 | 6 | 5     | 4          | 3          | 2           | 1          | 0          |
|--------------------|----|----|----|----|----|----|-----|---|---|---|-------|------------|------------|-------------|------------|------------|
| Bit field:         | _  | _  | _  | _  | _  | _  | TEE | _ | _ | _ | TABTE | RSPQ<br>FE | CMDQ<br>EE | IBIQE<br>FE | RDBF<br>E0 | TDBE<br>E0 |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0 | 0 | 0 | 0     | 0          | 0          | 0           |            | 0          |

| Bit   | Symbol  | Function   | R/W |
|-------|---------|--|-----|
| 0     | TDBEE0  | Normal Transmit Data Buffer Empty Enable 0  0: Disables Tx0 Data Buffer Empty Interrupt Status logging.  1: Enables Tx0 Data Buffer Empty Interrupt Status logging.                    | R/W |
| 1     | RDBFE0  | Normal Receive Data Buffer Full Enable 0  0: Disables Rx0 Data Buffer Full Interrupt Status logging.  1: Enables Rx0 Data Buffer Full Interrupt Status logging.                        | R/W |
| 2     | IBIQEFE | Normal IBI Queue Empty/Full Enable <sup>*1</sup> 0: Disables IBI Status Buffer Empty/Full Interrupt Status logging.  1: Enables IBI Status Buffer Empty/Full Interrupt Status logging. | R/W |
| 3     | CMDQEE  | Normal Command Queue Empty Enable*1  0: Disables Command Buffer Empty Interrupt Status logging.  1: Enables Command Buffer Empty Interrupt Status logging.                             | R/W |
| 4     | RSPQFE  | Normal Response Queue Full Enable*1  0: Disables Response Buffer Full Interrupt Status logging.  1: Enables Response Buffer Full Interrupt Status logging.                             | R/W |
| 5     | TABTE   | Normal Transfer Abort Enable*1  0: Disables Transfer Abort Interrupt Status logging. 1: Enables Transfer Abort Interrupt Status logging.   | R/W |
| 8:6   | _       | These bits are read as 0. The write value should be 0.   | R/W |
| 9     | TEE     | Normal Transfer Error Enable <sup>*1</sup> 0: Disables Transfer Error Interrupt Status logging.  1: Enables Transfer Error Interrupt Status logging.                                   | R/W |
| 19:10 | _       | These bits are read as 0. The write value should be 0.   | R/W |
| 20    | RSQFE   | Normal Receive Status Queue Full Enable*2  0: Disables Receive Status Buffer Full Interrupt Status logging.  1: Enables Receive Status Buffer Full Interrupt Status logging.           | R/W |
| 31:21 | _       | These bits are read as 0. The write value should be 0.   | R/W |

Note 1. This bit supports for all I3C mode.

Note 2. This bit supports for I3C secondary master mode and I3C slave mode.

## **TDBEE0** bit (Normal Transmit Data Buffer Empty Enable 0)

When this bit is 1, the operation of NTST.TDBEF0 is enabled.

For the setting conditions and clearing conditions of the NTST.TDBEF0 flag, see the details of NTST.TDBEF0.

### RDBFE0 bit (Normal Receive Data Buffer Full Enable 0)

When this bit is 1, the operation of NTST.RDBFF0 is enabled.

For the setting conditions and clearing conditions of the NTST.RDBFF0 flag, see the details of NTST.RDBFF0.

#### IBIQEFE bit (Normal IBI Queue Empty/Full Enable)

When this bit is 1, the operation of NTST.IBIQEFF is enabled.

For the setting conditions and clearing conditions of the NTST.IBIQEFF flag, see the details of NTST.IBIQEFF.

## **CMDQEE** bit (Normal Command Queue Empty Enable)

When this bit is 1, the operation of NTST.CMDQEF is enabled.

For the setting conditions and clearing conditions of the NTST.CMDQEF flag, see the details of NTST.CMDQEF.

### **RSPQFE** bit (Normal Response Queue Full Enable)

When this bit is 1, the operation of NTST.RSPQFF is enabled.

For the setting conditions and clearing conditions of the NTST.RSPQFF flag, see the details of NTST.RSPQFF.

#### **TABTE bit (Normal Transfer Abort Enable)**

When this bit is 1, the operation of NTST.TABTF is enabled.



For the setting conditions and clearing conditions of the NTST.TABTF flag, see the details of NTST.TABTF.

## **TEE bit (Normal Transfer Error Enable)**

When this bit is 1, the operation of NTST.TEF is enabled.

For the setting conditions and clearing conditions of the NTST.TEF flag, see the details of NTST.TEF.

## **RSQFE** bit (Normal Receive Status Queue Full Enable)

When this bit is 1, the operation of NTST.RSQFF is enabled.

For the setting conditions and clearing conditions of the NTST.RSQFF flag, see the details of NTST.RSQFF.

## 25.2.43 NTIE: Normal Transfer Interrupt Enable Register

Base address: I3C = 0x4008\_3000

Offset address: 0x1E8

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25   | 24 | 23 | 22 | 21         | 20          | 19          | 18           | 17          | 16          |
|--------------------|----|----|----|----|----|----|------|----|----|----|------------|-------------|-------------|--------------|-------------|-------------|
| Bit field:         | _  | _  | _  | _  | _  | _  | _    | _  | _  | _  | _          | RSQFI<br>E  | _           | _            | _           | _           |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0  | 0  | 0  | 0          | 0           | 0           | 0            | 0           | 0           |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9    | 8  | 7  | 6  | 5          | 4           | 3           | 2            | 1           | 0           |
| Bit field:         |    |    | _  | -  | 1  | _  | TEIE |    | _  | _  | TABTI<br>E | RSPQ<br>FIE | CMDQ<br>EIE | IBIQE<br>FIE | RDBFI<br>E0 | TDBEI<br>E0 |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0  | 0  | 0  | 0          | 0           | 0           | 0            | 0           | 0           |

| Bit   | Symbol   | Function   | R/W |
|-------|----------|--|-----|
| 0     | TDBEIE0  | Normal Transmit Data Buffer Empty Interrupt Enable 0   | R/W |
|       |          | <ul><li>0: Disables Tx0 Data Buffer Empty Interrupt Signal.</li><li>1: Enables Tx0 Data Buffer Empty Interrupt Signal.</li></ul>               |     |
| 1     | RDBFIE0  | Normal Receive Data Buffer Full Interrupt Enable 0   | R/W |
|       |          | <ul><li>0: Disables Rx0 Data Buffer Full Interrupt Signal.</li><li>1: Enables Rx0 Data Buffer Full Interrupt Signal.</li></ul>                 |     |
| 2     | IBIQEFIE | Normal IBI Queue Empty/Full Interrupt Enable*1   | R/W |
|       |          | <ul><li>0: Disables IBI Status Buffer Empty/Full Interrupt Signal.</li><li>1: Enables IBI Status Buffer Empty/Full Interrupt Signal.</li></ul> |     |
| 3     | CMDQEIE  | Normal Command Queue Empty Interrupt Enable*1  | R/W |
|       |          | <ul><li>0: Disables Command Buffer Empty Interrupt Signal.</li><li>1: Enables Command Buffer Empty Interrupt Signal.</li></ul>                 |     |
| 4     | RSPQFIE  | Normal Response Queue Full Interrupt Enable*1  | R/W |
|       |          | <ul><li>0: Disables Response Buffer Full Interrupt Signal.</li><li>1: Enables Response Buffer Full Interrupt Signal.</li></ul>                 |     |
| 5     | TABTIE   | Normal Transfer Abort Interrupt Enable*1   | R/W |
|       |          | <ul><li>0: Disables Transfer Abort Interrupt Signal.</li><li>1: Enables Transfer Abort Interrupt Signal.</li></ul>                             |     |
| 8:6   | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 9     | TEIE     | Normal Transfer Error Interrupt Enable <sup>*1</sup>   | R/W |
|       |          | 0: Disables Transfer Error Interrupt Signal.   |     |
|       |          | 1: Enables Transfer Error Interrupt Signal.  |     |
| 19:10 | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 20    | RSQFIE   | Normal Receive Status Queue Full Interrupt Enable*2  | R/W |
|       |          | 0: Disables Receive Status Buffer Full Interrupt Signal.   |     |
|       |          | Enables Receive Status Buffer Full Interrupt Signal.   |     |
| 31:21 | -        | These bits are read as 0. The write value should be 0.   | R/W |

Note 1. This bit supports for all I3C mode.

Note 2. This bit supports for I3C secondary master mode and I3C slave mode.



The PIO Interrupt Signal Enable register enables signaling of outstanding interrupts received by I3C.

## TDBEIE0 bit (Normal Transmit Data Buffer Empty Interrupt Enable 0)

This bit is used to enable or disable the Normal Tx Data buffer 0 empty interrupt (I3Cn\_TX) requests when the NTST.TDBEF0 flag is set to 1.

#### RDBFIE0 bit (Normal Receive Data Buffer Full Interrupt Enable 0)

This bit is used to enable or disable the Normal Rx Data buffer 0 full interrupt (I3Cn\_RX) requests when the NTST.RDBFF0 flag is set to 1.

### IBIQEFIE bit (Normal IBI Queue Empty/Full Interrupt Enable)

This bit is used to enable or disable the Normal IBI Status buffer full interrupt (INTIBI) requests when the NTST.IBIQEFF flag is set to 1.

#### **CMDQEIE** bit (Normal Command Queue Empty Interrupt Enable)

This bit is used to enable or disable the Normal Command buffer empty interrupt (INTCMD) requests when the NTST.CMDQEF flag is set to 1.

### RSPQFIE bit (Normal Response Queue Full Interrupt Enable)

This bit is used to enable or disable the Normal Response Status buffer full interrupt (INTRESP) requests when the NTST.RSPQFF flag is set to 1.

### **TABTIE bit (Normal Transfer Abort Interrupt Enable)**

This bit is used to enable or disable the Normal Transfer Abort interrupt (INTABORT) requests when the NTST.TABTF flag is set to 1.

#### **TEIE bit (Normal Transfer Error Interrupt Enable)**

This bit is used to enable or disable the Normal Transfer Error interrupt (INTTERR) requests when the NTST.TEF flag is set to 1.

#### RSQFIE bit (Normal Receive Status Queue Full Interrupt Enable)

This bit is used to enable or disable the Normal Receive Status buffer full interrupt (INTRCV) requests when the NTST.RSQFF flag is set to 1.

## 25.2.44 NTSTFC: Normal Transfer Status Force Register

Base address: I3C = 0x4008\_3000 Offset address: 0x1EC Bit position: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 RSQF Bit field FC Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit position: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RSPQ CMDQ IBIQE RDBF TABTF TDBE Bit field TEFC Value after reset: 0 0 0 0 0 0 0 0 0 0 0

| Bit | Symbol  | Function  | R/W |
|-----|---------|---|-----|
| 0   | TDBEFC0 | Normal Transmit Data Buffer Empty Force 0   | W   |
|     |         | <ul><li>0: Not Force Tx0 Data Buffer Empty Interrupt for software testing.</li><li>1: Force Tx0 Data Buffer Empty Interrupt for software testing.</li></ul> |     |
| 1   | RDBFFC0 | Normal Receive Data Buffer Full Force 0   | W   |
|     |         | Not Force Rx0 Data Buffer Full Interrupt for software testing.     Force Rx0 Data Buffer Full Interrupt for software testing.                               |     |



| Bit   | Symbol   | Function  | R/W |
|-------|----------|---|-----|
| 2     | IBIQEFFC | Normal IBI Queue Empty/Full Force*1  0: Not Force IBI Status Buffer Full Interrupt for software testing.  | W   |
| 3     | CMDQEFC  | Force IBI Status Buffer Full Interrupt for software testing.  Normal Command Queue Empty Force*1      Not Force Command Buffer Empty Interrupt for software testing.  1: Force Command Buffer Empty Interrupt for software testing. | W   |
| 4     | RSPQFFC  | Normal Response Queue Full Force*1  0: Not Force Response Buffer Full Interrupt for software testing.  1: Force Response Buffer Full Interrupt for software testing.  | W   |
| 5     | TABTFC   | Normal Transfer Abort Force*1  0: Not Force Transfer Abort Interrupt for software testing.  1: Force Transfer Abort Interrupt for software testing.   | W   |
| 8:6   | _        | The write value should be 0.  | W   |
| 9     | TEFC     | Normal Transfer Error Force <sup>*1</sup> 0: Not Force Transfer Error Interrupt for software testing.  1: Force Transfer Error Interrupt for software testing.  | W   |
| 19:10 | _        | The write value should be 0.  | W   |
| 20    | RSQFFC   | Normal Receive Status Queue Full Force*2  0: Not Force Receive Status Buffer Full Interrupt for software testing.  1: Force Receive Status Buffer Full Interrupt for software testing.  | W   |
| 31:21 | _        | The write value should be 0.  | W   |

Note 1. This bit supports for all I3C mode.

The PIO Interrupt Force register is used to force specific interrupt. It can be used for debug purposes.

## TDBEFC0 bit (Normal Transmit Data Buffer Empty Force 0)

For software testing, when set to 1, forces the corresponding interrupt, subject to TDBEE0 and TDBEIE0 configuration.

#### RDBFFC0 bit (Normal Receive Data Buffer Full Force 0)

For software testing, when set to 1, forces the corresponding interrupt, subject to RDBFE0 and RDBFIE0 configuration.

#### IBIQEFFC bit (Normal IBI Queue Empty/Full Force)

For software testing, when set to 1, forces the corresponding interrupt, subject to IBIQEFE and IBIQEFIE configuration.

#### **CMDQEFC** bit (Normal Command Queue Empty Force)

For software testing, when set to 1, forces the corresponding interrupt, subject to CMDQEE and CMDQEIE configuration.

## **RSPQFFC** bit (Normal Response Queue Full Force)

For software testing, when set to 1, forces the corresponding interrupt, subject to RSPQFE and RSPQFIE configuration.

## **TABTFC bit (Normal Transfer Abort Force)**

For software testing, forces the corresponding interrupt, subject to TABTE and TABTIE configuration.

#### **TEFC bit (Normal Transfer Error Force)**

For software testing, when set to 1, forces the corresponding interrupt, subject to TEE and TEIE configuration.

#### RSQFFC bit (Normal Receive Status Queue Full Force)

For software testing, when set to 1, forces the corresponding interrupt, subject to RSQFE and RSQFIE configuration.



Note 2. This bit supports for I3C secondary master mode and I3C slave mode.

## 25.2.45 BCST: Bus Condition Status Register

Base address: I3C = 0x4008\_3000

Offset address: 0x210

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18    | 17    | 16        |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|-------|-----------|
| Bit field:         | _  | _  | -  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _     | _     | _         |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0         |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2     | 1     | 0         |
| Bit field:         | _  | _  | -  | -  | -  | _  | _  | -  | _  | _  | _  | _  | _  | BIDLF | BAVLF | BFRE<br>F |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0         |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 0    | BFREF  | Bus Free Detection Flag  0: Have not Detected Bus Free  1: Have Detected Bus Free                  | R   |
| 1    | BAVLF  | Bus Available Detection Flag*1  0: Have not Detected Bus Available  1: Have Detected Bus Available | R   |
| 2    | BIDLF  | Bus Idle Detection Flag*1  0: Have not Detected Bus Idle  1: Have Detected Bus Idle                | R   |
| 31:3 | _      | These bits are read as 0.  | R   |

Note 1. This bit supports for all I3C mode.

### **BFREF bit (Bus Free Detection Flag)**

The Bus Free Condition is a period occurring after a STOP and before a START, and with the following duration:

- For Pure Bus: A duration of at least tCAS
- For Mixed Bus (at least one Legacy I<sup>2</sup>C is present on the I3C Bus): A duration of at least tBUF

#### [Setting conditions]

- After a STOP condition is detected, when the number of cycles (I3C $\phi$ ) that are set by BFRECDT.FRECYC[8:0] has passed in the state of SCL = SDA = 1.
- After setting BCTL.BUSE to 1, when the number of cycles (I3Cφ) that are set by BFRECDT.FRECYC[8:0] has passed in the state of SCL = SDA = 1.

#### [Clearing conditions]

- When SCL and SDA are other than high.
- When the BCTL.BUSE bit is set to 0.

#### **BAVLF bit (Bus Available Detection Flag)**

The Bus Available Condition is a period during which the Bus Free Condition is sustained continuously for a duration of at least tAVAL. A Slave can only issue a START Request (for an In-Band Interrupt, or for a Master Handoff Request) after a Bus Available Condition.

#### [Setting conditions]

- After a STOP condition is detected, when the number of cycles (I3Cφ) that are set by BAVLCDT.AVLCYC[8:0] has passed in the state of SCL = SDA = 1.
- After setting BCTL.BUSE to 1, when the number of cycles (I3Cφ) that are set by BAVLCDT.AVLCYC[8:0] has passed in the state of SCL = SDA = 1.



#### [Clearing conditions]

- When SCL and SDA are other than high.
- When the BCTL.BUSE bit is set to 0.

### **BIDLF bit (Bus Idle Detection Flag)**

The I3C Bus Idle Condition is in order to help ensure Bus stability during Hot-Join events. The Bus Idle Condition is a period during which the Bus Available Condition is sustained continuously for a duration of at least tIDLE.

If a Hot-Join Device is powered up onto the I3C Bus at the same time as the Main Master, then the Hot-Join Device may pull SDA Low after 1 ms if (1) the Main Master has SCL and SDA pulled up, and (2) the Master does not act on the I3C Bus within the same Idle period.

#### [Setting conditions]

- After a STOP condition is detected, when the number of cycles (I3C $\phi$ ) that are set by BIDLCDT.IDLCYC[17:0] has passed in the state of SCL = SDA = 1.
- After setting BCTL.BUSE to 1, when the number of cycles (I3C $\phi$ ) that are set by BIDLCDT.IDLCYC[17:0] has passed in the state of SCL = SDA = 1.

#### [Clearing conditions]

- When SCL and SDA are other than high.
- When the BCTL.BUSE bit is set to 0.

## 25.2.46 SVST : Slave Status Register

Base address: I3C = 0x4008\_3000

Offset address: 0x214

| Bit position:      | 31   | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22    | 21        | 20 | 19 | 18 | 17 | 16    |
|--------------------|------|----|----|----|----|----|----|----|----|-------|-----------|----|----|----|----|-------|
| Bit field:         | _    | _  | -  | _  | -  | _  | _  | _  | _  | _     | _         | -  | -  | _  | _  | SVAF0 |
| Value after reset: | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0         | 0  | 0  | 0  | 0  | 0     |
| Bit position:      | 15   | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6     | 5         | 4  | 3  | 2  | 1  | 0     |
| Bit field:         | HOAF | _  | _  | _  | _  | _  | _  | _  | _  | DVIDF | HSMC<br>F | _  | _  | _  | _  | GCAF  |
| Value after reset: | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0         | 0  | 0  | 0  | 0  | 0     |

| Bit  | Symbol | Function  | R/W               |
|------|--------|---|-------------------|
| 0    | GCAF   | General Call Address Detection Flag  0: General call address does not detect.  1: General call address detects.   | R/W*1             |
| 4:1  | _      | These bits are read as 0. The write value should be 0.  | R/W               |
| 5    | HSMCF  | Hs-mode Master Code Detection Flag  0: Hs-mode Master Code does not detect.  1: Hs-mode Master Code detects.  | R/W*1             |
| 6    | DVIDF  | Device-ID Address Detection Flag  0: Device-ID command does not detect.  1: Device-ID command detects.  • This bit set to 1 when the first frame received immediately after a START condition is detected matches a value of (device ID (1111 100) + 0[W]). | R/W*1             |
| 14:7 | _      | These bits are read as 0. The write value should be 0.  | R/W               |
| 15   | HOAF   | Host Address Detection Flag  0: Host address does not detect.  1: Host address detects.  • This bit set to 1 when the received slave address matches the host address (0001 000).   | R/W <sup>*1</sup> |

| Bit   | Symbol | Function   | R/W   |
|-------|--------|--|-------|
| 16    | SVAF0  | Slave Address Detection Flag 0                         | R/W*1 |
|       |        | 0: Slave 0 does not detect                             |       |
|       |        | 1: Slave 0 detect                                      |       |
| 31:17 | _      | These bits are read as 0. The write value should be 0. | R/W   |

Note: This register supports for I<sup>2</sup>C mode.

Note 1. Clearing (to 0) condition: Writing 0 after the 1 state is read.

#### GCAF flag (General Call Address Detection Flag)

#### [Setting conditions]

- This flag is set to 1 at the rising edge of the ninth SCL clock cycle in the first byte when all of the followings are satisfied.
  - 1. The SVCTL.GCAE bit = 1 (General call address detection is enabled).
  - 2. When the received slave address matches the general call address  $(0000\ 000 + 0\ (write))$ .

#### [Clearing conditions]

- When 0 is written to the GCAF flag after reading GCAF flag to be 1.
- When a STOP condition is detected.
- When a Repeated START condition is detected.

## **HSMCF flag (Hs-mode Master Code Detection Flag)**

#### [Setting conditions]

- This flag is set to 1 at the rising edge of the ninth SCL clock cycle in the first byte when all of the followings are satisfied.
  - 1. The SVCTL.HSMCE bit = 1 (Hs-mode master code detection is enabled).
  - 2. When the first byte received immediately after a START condition is detected matches a value of Hs-mode master code (0000 1XXX) + 1 (NACK).

### [Clearing conditions]

- When 0 is written to the HSMCF flag after reading HSMCF flag to be 1.
- When a STOP condition is detected.

#### **DVIDF flag (Device-ID Address Detection Flag)**

#### [Setting conditions]

- This flag is set to 1 at the rising edge of the ninth SCL clock cycle in the first byte when all of the followings are satisfied.
  - 1. The SVCTL.DVIDE bit = 1 (Device-ID address detection is enabled).
  - 2. When the first byte received immediately after a START condition or Repeated START condition is detected matches a value of Device ID (1111 100) + 0 (write).

## [Clearing conditions]

- When 0 is written to the DVIDF flag after reading DVIDF flag to be 1.
- When a STOP condition is detected.
- This flag is set to 0 at the rising edge of the ninth SCL clock cycle in the first byte when the following 1 and 2 or 1 and 3 are satisfied.
  - 1. The SVCTL.DVIDE bit = 1 (Device-ID address detection is enabled).
  - 2. When the first byte received immediately after a START condition or Repeated START condition is detected does not match a value of Device ID (1111 100).



3. When the first byte received immediately after a START condition or Repeated START condition is detected matches a value of (device ID (1111 100) + 0 [W]) and the second byte does not match any of slave addresses 0 to 2.

## **HOAF flag (Host Address Detection Flag)**

#### [Setting conditions]

- This flag is set to 1 at the rising edge of the ninth SCL clock cycle in the first byte when all of the followings are satisfied.
  - 1. The SVCTL.HOAE bit = 1 (Host address detection is enabled).
  - 2. When the received slave address matches the host address (0001 000).

#### [Clearing conditions]

- When 0 is written to the HOAF flag after reading HOAF flag to be 1.
- When a STOP condition is detected.
- When a Repeated START condition is detected.

## SVAF0 flags (Slave Address Detection Flag 0)

#### [Setting conditions]

For 7-bit address format: SVDVADn.SADLG bit = 0.

- This flag is set to 1 at the rising edge of the ninth SCL clock cycle in the first byte when all of the followings are satisfied.
  - 1. The SVCTL.SVAEn bit = 1 (Slave n enabled).
  - 2. When the received slave address matches the SVDVADn.SVAD[6:0] bits value.

For 10-bit address format: SVDVADn.SADLG bit = 1.

- This flag is set to 1 at the rising edge of the ninth SCL clock cycle in the second byte when all of the followings are satisfied.
  - 1. The SVCTL.SVAEn bit = 1 (Slave n enabled).
  - 2. When the received slave address matches a value of 11110 + SVDVADn.SVAD[9:8] bits and the following address matches the SVDVADn.SVAD[7:0] value.

### [Clearing conditions]

- When 0 is written to the SVAF0 flag after reading SVAF0 flag to be 1.
- When a STOP condition is detected.

For 7-bit address format: SVDVADn.SADLG bit = 0.

- This flag is set to 0 at the rising edge of the ninth SCL clock cycle in the first byte when all of the followings are satisfied.
  - 1. The SVCTL.SVAEn bit = 1 (Slave n enabled).
  - 2. When the received slave address does not match SVDVADn.SVAD[6:0] bits value.

For 10-bit address format: SVDVADn.SADLG bit = 1.

- This flag is set to 0 at the rising edge of the ninth SCL clock cycle in the first byte when all of the followings are satisfied.
  - 1. The SVCTL.SVAEn bit = 1 (Slave n enabled).
  - 2. When the received slave address does not match a value of 11110 + SVDVADn.SVAD[9:8] bits.
- This flag is set to 0 at the rising edge of the ninth SCL clock cycle in the second byte when all of the followings are satisfied.
  - 1. The SVCTL.SVAEn bit = 1 (Slave n enabled).



2. When the received slave address matches a value of 11110 + SVDVADn.SVAD[9:8] bits and the following address does not match the SVDVADn.SVAD[7:0] value.

## 25.2.47 DATBASm : Device Address Table Basic Register m (m = 0 to 3)

Base address: I3C = 0x4008\_3000 Offset address: 0x224 + 0x08 × m 29 28 26 23 16 Bit position: 31 30 27 25 24 DVTY Bit field: DVNACK[1:0] DVDYAD[7:0]

| Value after reset: | 0  | 0          | 0           | 0           | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0        | 0  | 0 | 0 |
|--------------------|----|------------|-------------|-------------|----|----|---|---|---|---|---|---|----------|----|---|---|
| Bit position:      | 15 | 14         | 13          | 12          | 11 | 10 | 9 | 8 | 7 | 6 |   |   |          |    |   | 0 |
| Bit field:         | _  | DVMR<br>RJ | DVSIR<br>RJ | DVIBI<br>PL | _  | _  | _ | _ | _ |   |   | D | VSTAD[6: | 0] |   |   |
| Value after reset: | 0  | 0          | 0           | 0           | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0        | 0  | 0 | 0 |
|                    |    |            |             |             |    |    |   |   |   |   |   |   |          |    |   |   |

| Bit   | Symbol      | Function  | R/W |
|-------|-------------|---|-----|
| 6:0   | DVSTAD[6:0] | Device Static Address I3C Static Address  | R/W |
| 11:7  | _           | These bits are read as 0. The write value should be 0.  | R/W |
| 12    | DVIBIPL     | Device IBI Payload  0: IBIs from this Device do not carry a Data Payload.  1: IBIs from this Device do carry a Data Payload.                                  | R/W |
| 13    | DVSIRRJ     | Device In-Band Slave Interrupt Request Reject  0: This Device shall ACK the SIR.  1: This Device shall NACK the SIR and send the auto-disable CCC.            | R/W |
| 14    | DVMRRJ      | Device In-Band Master Request Reject  0: This Device shall ACK Master Requests.  1: This Device shall NACK Master Requests and send the auto-disable command. | R/W |
| 15    | _           | This bit is read as 0. The write value should be 0.   | R/W |
| 23:16 | DVDYAD[7:0] | Device I3C Dynamic Address Bit 23 is the parity bit, per the I3C specification, computed and updated by the software driver.                                  | R/W |
| 28:24 | _           | These bits are read as 0. The write value should be 0.  | R/W |
| 30:29 | DVNACK[1:0] | Device NACK Retry Count Device-specific retry count   | R/W |
| 31    | DVTYP       | Device Type  0: I3C Device  1: I <sup>2</sup> C Device  | R/W |

Note: This register supports for I3C master mode and I3C secondary master mode.

### **DVIBIPL** bit (Device IBI Payload)

Indicates whether IBIs from this Device have a Data Payload. This field reflects the IBI Payload bit in the Device's Bus Characteristics Register (BCR).

During IBI handling for this Device, the Master shall use this field to determine whether or not to drive reception of the IBI Data Payload. Data continuation is indicated by the T-Bit.

#### **DVSIRRJ** bit (Device In-Band Slave Interrupt Request Reject)

Controls whether this Device, when operating in the Master role, will accept vs. reject Slave Interrupt Requests from other Devices.

#### **DVMRRJ** bit (Device In-Band Master Request Reject)

Controls whether this Device, when operating in the Master role, will accept vs. reject Master requests from other Devices.



This bit is only valid if I3C declares Non-Current Master Capability.

## **DVNACK[1:0] bits (Device NACK Retry Count)**

These bits set the number of retries when a NACK response is received from the slave for the transaction set in the Command Descriptor.

Note: When ENTDAA is executed by Address Assign Command, the setting of this bit is ignored and the transaction ends when NACK is received once.

## 25.2.48 EXDATBAS: Extended Device Address Table Basic Register

Base address: I3C = 0x4008\_3000

Offset address: 0x2A0

| Bit position:      | 31        | 30   | 29      | 28 | 27 | 26 | 25 | 24 | 23          |             |   |   |   |   |   | 16 |
|--------------------|-----------|------|---------|----|----|----|----|----|-------------|-------------|---|---|---|---|---|----|
| Bit field:         | EDTY<br>P | EDNA | CK[1:0] | _  | _  | _  | _  | _  | EDDYAD[7:0] |             |   |   |   |   |   |    |
| Value after reset: | 0         | 0    | 0       | 0  | 0  | 0  | 0  | 0  | 0           | 0           | 0 | 0 | 0 | 0 | 0 | 0  |
| Bit position:      | 15        | 14   | 13      | 12 | 11 | 10 | 9  | 8  | 7           | 6           |   |   |   |   |   | 0  |
| Bit field:         | _         | _    | _       | _  | _  | _  | _  | _  | _           | EDSTAD[6:0] |   |   |   |   |   |    |
| Value after reset: | 0         | 0    | 0       | 0  | 0  | 0  | 0  | 0  | 0           | 0           | 0 | 0 | 0 | 0 | 0 | 0  |

| Bit   | Symbol      | Function  | R/W |
|-------|-------------|---|-----|
| 6:0   | EDSTAD[6:0] | Extended Device Static Address I3C / I <sup>2</sup> C static address  | R/W |
| 15:7  | _           | These bits are read as 0. The write value should be 0.  | R/W |
| 23:16 | EDDYAD[7:0] | Extended Device I3C Dynamic Address Bit 23 is the parity bit, per the I3C specification, computed and updated by the software driver. | R/W |
| 28:24 | _           | These bits are read as 0. The write value should be 0.  | R/W |
| 30:29 | EDNACK[1:0] | Extended Device NACK Retry Count Device-specific retry count  | R/W |
| 31    | EDTYP       | Extended Device Type  0: I3C Device  1: I <sup>2</sup> C Device   | R/W |

Note: This register supports for I3C master mode and I3C secondary master mode.

## 25.2.49 SDATBASn : Slave Device Address Table Basic Register n (n = 0)

Base address: I3C = 0x4008\_3000

Offset address: 0x2B0

| Bit position:      | 31 | 30 | 29 | 28          | 27 | 26         | 25 | 24 | 23 | 22          |             |   |   |   |   | 16 |  |
|--------------------|----|----|----|-------------|----|------------|----|----|----|-------------|-------------|---|---|---|---|----|--|
| Bit field:         | _  | _  | _  | _           | _  | _          | _  | _  | -  |             | SDDYAD[6:0] |   |   |   |   |    |  |
| Value after reset: | 0  | 0  | 0  | 0           | 0  | 0          | 0  | 0  | 0  | 0           | 0           | 0 | 0 | 0 | 0 | 0  |  |
| Bit position:      | 15 | 14 | 13 | 12          | 11 | 10         | 9  |    |    |             |             |   |   |   |   | 0  |  |
| Bit field:         | _  | _  | _  | SDIBI<br>PL | _  | SDAD<br>LS |    |    |    | SDSTAD[9:0] |             |   |   |   |   |    |  |
| Value after reset: | 0  | 0  | 0  | 0           | 0  | 0          | 0  | 0  | 0  | 0           | 0           | 0 | 0 | 0 | 0 | 0  |  |

| Bit   | Symbol        | Function   | R/W |
|-------|---------------|--|-----|
| 9:0   | SDSTAD[9:0]   | Slave Device Static Address*2 I3C / I <sup>2</sup> C Static Address  | R/W |
| 10    | SDADLS        | Slave Device Address Length Selection*3  0: Slave device address length 7 bits selected.  1: Slave device address length 10 bits selected. (I <sup>2</sup> C device only)          | R/W |
| 11    | _             | These bits are read as 0. The write value should be 0.   | R/W |
| 12    | SDIBIPL*1     | Slave Device IBI Payload*4 This bit is the mirror bit of the SVDCT.TBCR[2].  0: IBIs from this device do not carry a data payload.  1: IBIs from this device carry a data payload. | R   |
| 15:13 | _             | These bits are read as 0. The write value should be 0.   | R/W |
| 22:16 | SDDYAD[6:0]*1 | Slave Device I3C Dynamic Address <sup>*5</sup>   | R/W |
| 31:23 | _             | These bits are read as 0. The write value should be 0.   | R/W |

Note: SW write to the SDATBAS register of the main master is prohibited.

- Note 1. This bit is valid only in SDATBAS0 register.
- Note 2. These bits support for I<sup>2</sup>C, I3C secondary master, and I3C slave mode.
- Note 3. This bit supports for I<sup>2</sup>C mode.
- Note 4. This bit supports for I3C secondary master mode and I3C slave mode.
- Note 5. These bits support for I3C secondary master mode and I3C slave mode.

#### SDSTAD[9:0] bits (Slave Device Static Address)

When the 7-bit address format is selected (SDADLS bit is 0), the lower 7 bits of SDSTAD[9:0] function as the 7-bit address.

When the 10-bit address format is selected (SDADLS bit is 1), the SDSTAD[9:0] function as the 10-bit address. While the SVCTL.SVAEn bit is 0, the setting of this bit is ignored.

#### SDIBIPL bit (Slave Device IBI Payload)

Indicates whether IBIs from this Device have a Data Payload. This field reflects the IBI Payload bit in the Device's Bus Characteristics Register (BCR).

During IBI handling for this Device, the Master shall use this field to determine whether or not to drive reception of the IBI Data Payload. Data continuation is indicated by the T-Bit.

#### SDDYAD[6:0] bits (Slave Device I3C Dynamic Address)

[Update conditions]

- When writing Dynamic Address value.
- When Slave Address value is its own Static Address in receiving SETDASA CCC (Direct), these bits are updated to Dynamic Address value.\*1
- When Dynamic Address Assignment procedure that starts by receiving ENTDAA CCC (Broadcast) is established.\*1
- When receiving RSTDAA CCC (Broadcast), all bits are cleared to 0. \*1
- When Slave Address value is its own Dynamic Address in receiving RSTDAA CCC (Direct), all bits are cleared to 0. \*1
- When Slave Address value is its own Dynamic Address in receiving SETNEWDA CCC (Direct), these bits are updated
  to the Dynamic Address value. \*1
- When receiving SETAASA CCC (Broadcast), these bits are updated to the value of SDSTAD[6:0] bits\*2.
- Note 1. See the MIPI I3C Specification v1.0.
- Note 2. See the MIPI I3C Basic Specification v1.0.



Value after reset:

## 25.2.50 MSDCTm: Master Device Characteristic Table Register m (m = 0 to 3)

Base address: I3C = 0x4008\_3000 Offset address: 0x2D0 + 0x04 × m Bit position: Bit field: Value after reset: Bit position: **RBCR RBCR RBCR** RBCR RBCR76[1:0] Bit field

| Bit   | Symbol      | Function   | R/W |
|-------|-------------|--|-----|
| 7:0   |             | These bits are read as 0. The write value should be 0.   | R/W |
| 8     | RBCR0       | Max Data Speed Limitation*1  0: No Limitation  1: Limitation   | R/W |
| 9     | RBCR1       | IBI Request Capable 0: Not Capable 1: Capable  | R/W |
| 10    | RBCR2       | <ul><li>IBI Payload</li><li>0: No data byte follows the accepted IBI.</li><li>1: Mandatory one or more data bytes follow the accepted IBI. Data byte continuation is indicated by T-Bit.</li></ul> | R/W |
| 11    | RBCR3       | Offline Capable*2  0: Device will always respond to I3C bus commands.  1: Device will not always respond to I3C bus commands.  | R/W |
| 13:12 | _           | These bits are read as 0. The write value should be 0.   | R/W |
| 15:14 | RBCR76[1:0] | Device Role  0 0: I3C Slave 0 1: I3C Master*3 Others: Setting prohibited   | R/W |
| 31:16 | _           | These bits are read as 0. The write value should be 0.   | R/W |

Note: This register supports for I3C master mode and I3C secondary master mode.

Note 1. Master shall use the GETMXDS CCC to interrogate the Slave for specific limitation.

Note 2. Offline Capable Devices retain the Dynamic Address.

Note 3. For an I3C Device acting as I3C Main Master, the BCR Device Role bits will contain the value 01.

The DCT table captures the Device characteristics (PID, BCR, DCR) and assigned Dynamic Address of each Device on the I3C Bus that participates in the Dynamic Address Allocation (ENTDAA) procedure.

#### **RBCRn bits (Received Bus Characteristic Register)**

Each I3C Device that is connected to the I3C Bus shall have an associated read-only Bus Characteristics Register (BCR). This read-only register describes the I3C compliant Device's role and capabilities for use in Dynamic Address assignment and Common Command Codes.

Note: When RBCR[2] is 0 and when ACK response to Slave Interrupt Request from I3C Slave by DATBASm.DVSIRR J = 0, STOP Condition is issued after ACK response. When RBCR[2] is 1 and when ACK response to Slave Interrupt Request from I3C Slave by DATBASm.DVSIRRJ = 0, IBI Payload is received after ACK response. STOP Condition is issued after end of IBI Payload.

### [Update condition]

 When receiving of Bus Characteristics Register (BCR) from Device in the Dynamic Address Assignment procedure starting by receiving ENTDAA CCC (Broadcast).\*1



#### Note 1. See the MIPI I3C Specification v1.0

## 25.2.51 SVDCT : Slave Device Characteristic Table Register

Base address: I3C = 0x4008\_3000

Offset address: 0x320

| Bit position:      | 31          | 30 | 29 | 28 | 27        | 26        | 25        | 24        | 23 | 22 | 21 | 20   | 19     | 18 | 17 | 16 |
|--------------------|-------------|----|----|----|-----------|-----------|-----------|-----------|----|----|----|------|--------|----|----|----|
| Bit field:         | _           | _  |    | _  | _         | _         | _         | _         |    | 1  |    | _    | 1      | _  | _  | _  |
| Value after reset: | 0           | 0  | 0  | 0  | 0         | 0         | 0         | 0         | 0  | 0  | 0  | 0    | 0      | 0  | 0  | 0  |
| Bit position:      | 15          | 14 | 13 | 12 | 11        | 10        | 9         | 8         | 7  |    |    |      |        |    |    | 0  |
| Bit field:         | TBCR76[1:0] |    | -  | _  | TBCR<br>3 | TBCR<br>2 | TBCR<br>1 | TBCR<br>0 |    |    |    | TDCF | R[7:0] |    |    |    |
| Value after reset: | 0           | 0  | 0  | 0  | 0         | 0         | 0         | 0         | 0  | 0  | 0  | 0    | 0      | 0  | 0  | 0  |

| Bit   | Symbol      | Function   | R/W |
|-------|-------------|--|-----|
| 7:0   | TDCR[7:0]   | Transfar Device Characteristic Register 255 available codes for describing the type of sensor, or device. Examples: Accelerometer, gyroscope, composite devices Default value is 0: Generic Device | R/W |
| 8     | TBCR0       | Max Data Speed Limitation*1  0: No Limitation  1: Limitation   | R/W |
| 9     | TBCR1       | IBI Request Capable 0: Not Capable 1: Capable  | R/W |
| 10    | TBCR2       | IBI Payload  0: No data byte follows the accepted IBI.  1: Mandatory one or more data bytes follow the accepted IBI. Data byte continuation is indicated by T-Bit.                                 | R/W |
| 11    | TBCR3       | Offline Capable*2  0: Device will always respond to I3C bus commands.  1: Device will not always respond to I3C bus commands.  | R/W |
| 13:12 | _           | These bits are read as 0. The write value should be 0.   | R/W |
| 15:14 | TBCR76[1:0] | Device Role  0 0: I3C Slave 0 1: I3C Master*3 1 0: Reserved for future definition by MIPI Sensor WG 1 1: Reserved for future definition by MIPI Sensor WG  | R/W |
| 31:16 | _           | These bits are read as 0. The write value should be 0.   | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.

Note 1. Master shall use the GETMXDS CCC to interrogate the Slave for specific limitation.

Note 2. Offline Capable Devices retain the Dynamic Address.

Note 3. For an I3C Device acting as I3C Main Master, the BCR Device Role bits will contain the value 01.

The DCT table captures the Device characteristics (PID, BCR, DCR) and assigned Dynamic Address of each device on the I3C bus that participates in the Dynamic Address Allocation (ENTDAA) procedure.

## TDCR[7:0] bits (Transfar Device Characteristic Register)

Each I3C device that is connected to the I3C bus has an associated Device Characteristics Register (DCR). This register describes the I3C compliant device type such as accelerometer and gyroscope, for use in Dynamic Address assignment and Common Command Codes.

#### TBCRn bits (Transfar Bus Characteristic Register)

Each I3C device that is connected to the I3C bus has an associated Bus Characteristics Register (BCR). This register describes the role and capabilities of the I3C compliant device for use in Dynamic Address assignment and Common Command Codes.

When I3C Slave issues IBI by Command Descriptor, the condition of TBCR[7:0] is described as follows:

[Slave Interrupt Request : No IBI Payload follow the accepted IBI]

- TBCR1 = 1
- TBCR2 = 0

Note: Set DATA LENGTH[15:0] of Command Descriptor to 0.

[Slave Interrupt Request : IBI Payload follow the accepted IBI]

- TBCR1 = 1
- TBCR2 = 1

Note: Set DATA LENGTH[15:0] of Command Descriptor to any value.

[Mastership Request]

- TBCR1 = 1
- TBCR76[1:0] = 01b

[Hot-join Event]

• TBCR1 = 1

When I3C Slave receives CCC from I3C Master, it performs the following operations according to the setting of TBCR[7:0]:

- When TBCR2 = 1, CMRLG.IBIPSZ[7:0] is sent as the 3rd byte data to GETMRL CCC from I3C Master
- When TBCR0 = 0, NACK responses to GETMXDS CCC from I3C Master
- When TBCR0 = 1, ACK responses to GETMXDS CCC from I3C Master and sends data from CMDSPW, CMDSPR, and CMDSPT registers

## 25.2.52 SDCTPIDL: Slave Device Characteristic Table Provisional ID Low Register

Base address: I3C = 0x4008\_3000 Offset address: 0x324 Bit position: 31 0 Bit field: Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0

| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 31:0 | n/a    | Transfar Device Provisional ID Low Bits 31 to 16 are read as 0. Bits 15 to 0 are bits [15:0] of device's I3C PID. | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.



## 25.2.53 SDCTPIDH: Slave Device Characteristic Table Provisional ID High Register

Base address: I3C = 0x4008\_3000

Offset address: 0x328

Value after reset: 0

Bit position: 31 0
Bit field:

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 31:0 | n/a    | Transfar Device Provisional ID High<br>Bits [47:16] of device's I3C PID. | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.

## 25.2.54 SVDVAD0 : Slave Device Address Register 0

Base address: I3C = 0x4008\_3000

Offset address: 0x330

| Bit position:      | 31           | 30         | 29 | 28 | 27        | 26 | 25        |   |   |   |   |   |   |   |   | 16 |  |
|--------------------|--------------|------------|----|----|-----------|----|-----------|---|---|---|---|---|---|---|---|----|--|
| Bit field:         | SDYA<br>DV*4 | SSTA<br>DV | _  | _  | SADL<br>G | _  | SVAD[9:0] |   |   |   |   |   |   |   |   |    |  |
| Value after reset: | 0            | 0          | 0  | 0  | 0         | 0  | 0         | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0  |  |
| Bit position:      | 15           | 14         | 13 | 12 | 11        | 10 | 9         | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0  |  |
| Bit field:         | _            | _          | _  | _  | _         | _  | _         |   | _ |   | - | _ |   | _ |   | _  |  |
| Value after reset: | 0            | 0          | 0  | 0  | 0         | 0  | 0         | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0  |  |

| Bit   | Symbol    | Function  | R/W |
|-------|-----------|---|-----|
| 15:0  | _         | These bits are read as 0.   | R   |
| 25:16 | SVAD[9:0] | Slave Address <sup>*1</sup> A slave address is set. When rewriting SVAD, change to SVAE = 0 and rewrite.    | R   |
| 26    | _         | This bit is read as 0.  | R   |
| 27    | SADLG     | Slave Address Length*2  0: The 7-bit address format is selected.  1: The 10-bit address format is selected. | R   |
| 29:28 | _         | These bits are read as 0.   | R   |
| 30    | SSTADV    | Slave Static Address Valid <sup>*1</sup> 0: Slave address is disabled.  1: Slave address is enabled.        | R   |
| 31    | SDYADV*4  | Slave Dynamic Address Valid*3  0: Dynamic Address is disabled.  1: Dynamic Address is enabled.              | R   |

- Note 1. These bits support for  $I^2C$ , I3C secondary master, and I3C slave mode.
- Note 2. This bit supports for I<sup>2</sup>C mode.
- Note 3. This bit supports for I3C secondary master mode and I3C slave mode.
- Note 4. This bit is valid only in SVDVAD0 register.

## SVAD[9:0] bits (Slave Address)

The SVAD[9:0] bits indicate a valid slave address.

[The SVDVAD0.SDYADV bit = 1]

Note: This condition is only for SVDVAD0.SVAD[9:0].



- The SVAD[9:7] bits = 0
- The SVAD[6:0] bits = the SDATBAS0.SDDYAD[6:0] bits

[The SVDVADy.SSTADV bit = 1 and the SVDVADy.SADLG bit = 0]

- The SVAD[9:7] bits = 0
- The SVAD[6:0] bits = the SDATBASy.SDSTAD[6:0] bits

[The SVDVADy.SSTADV bit = 1 and the SVDVADy.SADLG bit = 1]

• The SVAD[9:0] bits = the SDATBASy.SDSTAD[9:0] bits

## SADLG bit (Slave Address Length)

[Setting conditions]

- All of the followings are satisfied:
- 1. The PRTS.PRTMD bit = 1 ( $I^2C$  Protocol mode)
- 2. The SVCTL.SVAEy bit = 1 (Slave y is enabled)
- 3. The SDATBASy.SDADLS bit = 1 (The address length is 10 bits)

[Clearing condition]

• [Setting condition] is not satisfied.

## SSTADV bit (Slave Static Address Valid)

[Setting conditions]

- All of the followings are satisfied:
- 1. The SVCTL.SVAEy bit = 1 (Slave y is enabled)
- 2. The SVDVAD0.SDYADV bit = 0 (Dynamic Address is disabled)

Note: This condition is only for SVDVAD0.SSTADV.

3. If the SVDVADy.SADLG bit = 0, the SDATBASy.SDSTAD[6:0] bits are not all 0

If the SVDVADy.SADLG bit = 1, the SDATBASy.SDSTAD[9:0] bits are not all 0

[Clearing condition]

• [Setting condition] is not satisfied.

## SDYADV\*4 bit (Slave Dynamic Address Valid)

[Setting conditions]

- All of the followings are satisfied:
- 1. The PRTS.PRTMD bit = 0 (I3C Protocol mode)
- 2. The SVCTL.SVAEy bit = 1 (Slave y is enabled)
- 3. The SDATBAS0.SDDYAD[6:0] bits are not all 0

Note: This condition is only for SVDVAD0.SDYADV.

[Clearing condition]

• [Setting condition] is not satisfied.



#### 

Base address: I3C = 0x4008\_3000

Offset address: 0x350

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19        | 18 | 17        | 16         |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|-----------|------------|
| Bit field:         | _  | _  |    |    | _  | _  | _  | -  | _  | _  | _  | _  | _         | _  | _         | _          |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0         | 0          |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3         | 2  | 1         | 0          |
| Bit field:         | _  | _  |    | _  | -  | _  | _  |    | _  | _  | _  | _  | HJEV<br>E | _  | MSRQ<br>E | SVIRQ<br>E |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0         | 0          |

| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 0    | SVIRQE | Slave Interrupt Requests Enable   | R/W |
|      |        | <ul><li>0: DISABLED: Slave-initiated Interrupts is Disabled by the Master to control.</li><li>1: ENABLED: Slave-initiated Interrupts is Enabled by the Master to control.</li></ul>   |     |
| 1    | MSRQE  | Mastership Requests Enable  | R/W |
|      |        | <ul><li>0: DISABLED: Mastership requests from Secondary Masters is Disabled by the Current Master to control.</li><li>1: ENABLED: Mastership requests from Secondary Masters is Enabled by the Current Master to control.</li></ul> |     |
| 2    | _      | This bit is read as 0. The write value should be 0.   | R/W |
| 3    | HJEVE  | Hot-Join Event Enable  0: DISABLED: Slave-initiated Hot-Join is Disabled by the Master to control.  1: ENABLED: Slave-initiated Hot-Join is Enabled by the Master to control.   | R/W |
| 31:4 | _      | These bits are read as 0. The write value should be 0.  | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.

## **SVIRQE** bit (Slave Interrupt Requests Enable)

This bit allows the Master to control when Slave-initiated Interrupts are allowed on the I3C Bus.

These four Direct (ENEC/DISEC Format 1) or Broadcast (ENEC/DISEC Format 2) CCCs allows the Master to control when Slave- initiated traffic is (Enable) vs. is not (Disable) allowed on the I3C Bus. This control governs a Slave's attempts to request an Interrupt (ENI), to request Mastership (ENMR), or to signify a Hot-Join event (ENHJ).

#### [Setting conditions]

- When writing 1
- When receiving ENEC CCC (Broadcast) with ENINT bit =  $1.^{*1}$
- When ENINT bit = 1 with own Slave Address in receiving ENEC CCC (Direct).\*1

## [Clearing conditions]

- When writing 0.
- When receiving DISEC CCC (Broadcast) with DISINT bit =  $1.^{*1}$
- When DISINT bit = 1 with own Slave Address in receiving DISEC CCC (Direct).\*1

## MSRQE bit (Mastership Requests Enable)

This bit allows the Current Master to control when Mastership requests from Secondary Masters are allowed on the I3C Bus.

#### [Setting conditions]

- When writing 1.
- When receiving ENEC CCC (Broadcast) with ENMR bit =  $1.^{*1}$



• When ENMR bit = 1 with own Slave Address in receiving ENEC CCC (Direct).\*1

#### [Clearing conditions]

- When writing 0.
- When receiving DISEC CCC (Broadcast) with DISMR bit =  $1.^{*1}$
- When DISMR bit = 1 with own Slave Address in receiving DISEC CCC (Direct).\*1

#### **HJEVE bit (Hot-Join Event Enable)**

This bit allows the Master to control when Slave-initiated Hot-Join is allowed on the I3C Bus.

#### [Setting conditions]

- When writing 1.
- When receiving ENEC CCC (Broadcast) with ENHJ bit =  $1.^{*1}$
- When ENHJ bit = 1 with own Slave Address in receiving ENEC CCC (Direct).\*1

#### [Clearing conditions]


- When writing 0.
- When receiving DISEC CCC (Broadcast) with DISHJ bit =  $1.^{*1}$
- When DISHJ bit = 1 with own Slave Address in receiving DISEC CCC (Direct)\*1

Note 1. See the MIPI I3C Specification v1.0

## 25.2.56 CEACTST: CCC Enter Activity State Register

Base address: I3C = 0x4008\_3000

Offset address: 0x354



| Bit  | Symbol     | nction   |     |  |  |  |
|------|------------|--|-----|--|--|--|
| 3:0  | ACTST[3:0] | Activity State   | R/W |  |  |  |
|      |            | 0x1: ENTAS0 (1µs: Latency-free operation)              |     |  |  |  |
|      |            | 0x2: ENTAS1 (100 μs)                                   |     |  |  |  |
|      |            | 0x4: ENTAS2 (2 ms)                                     |     |  |  |  |
|      |            | 0x8: ENTAS3 (50 ms: Lowest-activity operation)         |     |  |  |  |
|      |            | Others: Setting prohibited                             |     |  |  |  |
| 31:4 | _          | These bits are read as 0. The write value should be 0. | R/W |  |  |  |

Note: This register supports for I3C secondary master mode and I3C slave mode.

## ACTST[3:0] bits (Activity State)

## [Update conditions]

- When writing Activity State value.
- When receiving ENTAS0 CCC (Broadcast), these bits are updated to 0x1.\*1
- When receiving ENTAS1 CCC (Broadcast), these bits are updated to 0x2.\*1
- When receiving ENTAS2 CCC (Broadcast), these bits are updated to 0x4.\*1
- When receiving ENTAS3 CCC (Broadcast), these bits are updated to 0x8.\*1
- When Slave Address value is its own Slave Addres in receiving ENTAS0 CCC (Direct), these bits are updated to 0x1.\*1


- When Slave Address value is its own Slave Addres in receiving ENTAS1 CCC (Direct), these bits are updated to 0x2.\*1
- When Slave Address value is its own Slave Addres in receiving ENTAS2 CCC (Direct), these bits are updated to 0x4.\*1
- When Slave Address value is its own Slave Address in receiving ENTAS3 CCC (Direct), these bits are updated to 0x8.\*1

Note 1. See the MIPI I3C Specification v1.0.

#### 25.2.57 CMWLG: CCC Max Write Length Register

Base address: I3C = 0x4008\_3000

Offset address: 0x358



| Bit   | Symbol     | Function   | R/W |
|-------|------------|--|-----|
| 15:0  | MWLG[15:0] | Max Write Length                                       | R/W |
| 31:16 | _          | These bits are read as 0. The write value should be 0. | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.

## MWLG[15:0] bits (Max Write Length)

These bits use for the I3C Master to set or get a maximum data write length in bytes for one Slave Device.

This Max Write Length does not affect data write lengths for Broadcast CCCs. The Set/Get Max Write Length value is transmitted over two bytes, with the most significant byte (MSB) transmitted first. The minimum value that Max Write Length can be set to is 8.

#### [Update conditions]

- When writing Max Write Length value.
- When receiving SETMWL CCC (Broadcast), these bits are updated to MWL value.\*1
- When Slave Address value is its own Slave Address in receiving SETMWL CCC (Direct), these bits are updated to MWL value.\*1

Note 1. See the MIPI I3C Specification v1.0

## 25.2.58 CMRLG: CCC Max Read Length Register

Base address: I3C = 0x4008\_3000

Offset address: 0x35C



| Bit   | Symbol      | Function   | R/W |
|-------|-------------|--|-----|
| 15:0  | MRLG[15:0]  | Max Read Length  | R/W |
| 23:16 | IBIPSZ[7:0] | IBI Payload Size                                       | R/W |
| 31:24 | _           | These bits are read as 0. The write value should be 0. | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.

#### MRLG[15:0] bits (Max Read Length)

These bits use for the I3C Master to set or get a maximum data read length for one Slave Device.



The Set/Get Max Read Length value is transmitted over the first two bytes, with most significant byte (MSB) transmitted first. The minimum value to which Max Read Length can be set is 16.

#### [Update conditions]

- When writing Max Read Length value.
- When receiving SETMRL CCC (Broadcast), these bits are updated to MRL value.\*1
- When Slave Address value is its own Slave Address in receiving SETMRL CCC (Direct), these bits are updated to MRL value.\*1

### IBIPSZ[7:0] bits (IBI Payload Size)

These bits use for the I3C Master to set or get optionally a maximum IBI payload size.

For devices with BCR bit 2 set to 1, the Max IBI payload size value is added as a third-byte, where a value of 0 indicates an unlimited payload size.

This CCC is optional for the Slave, with two exceptions:

- 1. This CCC is required if both (a) any private Read Request Message (s) and/or any extended Read Request CCC (s) implemented by the Slave support a variable limit on the maximum number of data bytes that the Slave may return per Message, and (b) this limit is greater than 16 bytes.
- 2. This CCC is required if the Slave both (a) supports an IBI Payload (as indicated with BCR bit 1), and (b) will transmit more than one byte of private payload.

#### [Update conditions]


- When writing Max IBI payload size value.
- When receiving SETMRL CCC (Broadcast), these bits are updated to IBI payload size value.\*1
- When Slave Address value is its own Slave Address in receiving SETMRL CCC (Direct), these bits are updated to IBI payload size value.\*1

Note 1. See the MIPI I3C Specification v1.0.

## 25.2.59 CETSTMD: CCC Enter Test Mode Register

Base address: I3C = 0x4008\_3000

Offset address: 0x360



| Bit  | Symbol     | Function  | R/W |
|------|------------|---|-----|
| 7:0  | TSTMD[7:0] | Test Mode  0x00: Exit Test Mode This value removes all I3C devices from Test Mode.  0x01: Vendor Test Mode This value indicates that I3C devices shall return a random 32bit value in the provisional ID during the Dynamic Address Assignment procedure.  Others: MIPI reserved Reserved for future use by the MIPI Alliance | R   |
| 31:8 | _          | These bits are read as 0.   | R   |

Note: This register supports for I3C secondary master mode and I3C slave mode.

#### TSTMD[7:0] bits (Test Mode)

When these bits set to 0x00, all I3C Devices remove from Test Mode.

When these bits set to 0x01, I3C Devices shall return a random 32bit value in the Provisional ID during the Dynamic Address Assignment procedure.



The Broadcast CCC informs all I3C Devices that the Master is entering a specified Test Mode during manufacturing or Device test. The Enter Test Mode command Frame format includes a byte that specifies which Test Mode to enter. Supporting I3C Devices shall enter the indicated Test Mode upon receipt of the Enter Test Mode CCC.

#### [Update condition]

• When receiving ENTTM CCC (Broadcast), these bits are updated to Test Mode Byte value.\*1

Note 1. See the MIPI I3C Specification v1.0.

## 25.2.60 CGDVST: CCC Get Device Status Register

Base address: I3C = 0x4008\_3000

Offset address: 0x364

| Bit position:      | 31         | 30 | 29 | 28 | 27 | 26 | 25                | 24 | 23 | 22 | 21          | 20 | 19 | 18 | 17 | 16 |
|--------------------|------------|----|----|----|----|----|-------------------|----|----|----|-------------|----|----|----|----|----|
| Bit field:         | _          | 1  | _  | _  | _  | _  | _                 | _  | _  | _  | _           | _  | _  | _  | _  | _  |
| Value after reset: | 0          | 0  | 0  | 0  | 0  | 0  | 0                 | 0  | 0  | 0  | 0           | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15         |    |    |    |    |    |                   | 8  | 7  | 6  | 5           | 4  | 3  |    |    | 0  |
| Bit field:         | VDRSV[7:0] |    |    |    |    |    | ACTMD[1:0] PRTE — |    |    | _  | PNDINT[3:0] |    |    |    |    |    |
| Value after reset: | 0          | 0  | 0  | 0  | 0  | 0  | 0                 | 0  | 0  | 0  | 0           | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol      | Function  | R/W |
|-------|-------------|---|-----|
| 3:0   | PNDINT[3:0] | Pending Interrupt Contains the interrupt number of any pending interrupt, or 0 if no interrupts are pending. This encoding allows for up to 15 numbered interrupts. If more than one interrupt is set, then the highest priority interrupt shall be returned. | R/W |
| 4     | _           | This bit is read as 0. The write value should be 0.   | R/W |
| 5     | PRTE        | Protocol Error  0: The Slave has not detected a protocol error since the last Status read.  1: The Slave has detected a protocol error since the last Status read.  | R   |
| 7:6   | ACTMD[1:0]  | Slave Device's current Activity Mode  0 0: Activity Mode 0 0 1: Activity Mode 1 1 0: Activity Mode 2 1 1: Activity Mode 3   | R/W |
| 15:8  | VDRSV[7:0]  | Vendor Reserved Reserved for vendor-specific meaning  | R/W |
| 31:16 |             | These bits are read as 0. The write value should be 0.  | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.

## PRTE bit (Protocol Error)

If this bit set to 1, then the Slave detects a protocol error since the last Status read.

The Slave checks for such errors. Note that this value self-clears by the hardware upon every successful completion of a Master read of the Slave's Status.

The Direct CCC is a Get request for one I3C Slave Device to return its current Status, in the two-byte format detailed. Note that byte 0 is the LSB, and byte 1 is the MSB.

#### [Setting condition]

• When the Slave detected a protocol error.\*1

#### [Clearing condition]

• When transmission by own Slave Address is completed without error after receiving GETSTATUS CCC (Direct).\*1

## ACTMD[1:0] bits (Slave Device's current Activity Mode)

Contains the two-bit ID of the Slave Device's current Activity Mode (readiness to support data read of sensor or related information).

Note 1. See the MIPI I3C Specification v1.0.

## 25.2.61 CMDSPW: CCC Max Data Speed W (Write) Register

Base address: I3C = 0x4008\_3000

Offset address: 0x368

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17      | 16 |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---------|----|
| Bit field:         | _  |    | _  |    | 1  | _  | _  |    |    | _  | _  | _  | _  |    | _       | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0       | 0  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  |         | 0  |
| Bit field:         | _  | 1  | _  | _  | -  | _  | _  | 1  | -  | _  | _  | _  | _  | M  | SWDR[2: | 0] |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0       | 0  |

| Bit  | Symbol     | Function   | R/V | 2/W |
|------|------------|--|-----|-----|
| 2:0  | MSWDR[2:0] | Maximum Sustained Write Data Rate                      | R/\ | 2/W |
|      |            | 0 0 0: fscl Max (default value)                        |     |     |
|      |            | 0 0 1: 8 MHz   |     |     |
|      |            | 0 1 0: 6 MHz   |     |     |
|      |            | 0 1 1: 4 MHz   |     |     |
|      |            | 1 0 0: 2 MHz   |     |     |
|      |            | Others: Setting prohibited                             |     |     |
| 31:3 | _          | These bits are read as 0. The write value should be 0. | R/\ | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.

## 25.2.62 CMDSPR: CCC Max Data Speed R (Read) Register

Base address: I3C = 0x4008\_3000

Offset address: 0x36C

| Bit position:      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20       | 19 | 18 | 17       | 16 |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----------|----|----|----------|----|
| Bit field:         | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _        | _  | _  | _        | _  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0  | 0  | 0        | 0  |
| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  |          | 3  | 2  |          | 0  |
| Bit field:         | _  | _  | _  | _  | -  | _  | _  | _  | -  | _  | С  | DTTIM[2: | 0] | N  | ISRDR[2: | 0] |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0  | 0  | 0        | 0  |

| Bit | Symbol     | Function  | R/W |
|-----|------------|---|-----|
| 2:0 | MSRDR[2:0] | Maximum Sustained Read Data Rate  | R/W |
|     |            | 0 0 0: fscl Max (default value) 0 0 1: 8 MHz 0 1 0: 6 MHz 0 1 1: 4 MHz 1 0 0: 2 MHz |     |
|     |            | Others: Setting prohibited  |     |


| Bit  | Symbol      | Function  | R/W |
|------|-------------|---|-----|
| 5:3  | CDTTIM[2:0] | Clock to Data Turnaround Time (TSCO)                                  | R/W |
|      |             | 0 0 0: 8 ns or less (default value)                                   |     |
|      |             | 0 0 1: 9 ns or less   |     |
|      |             | 0 1 0: 10 ns or less  |     |
|      |             | 0 1 1: 11 ns or less  |     |
|      |             | 1 0 0: 12 ns or less  |     |
|      |             | 1 1 1: TSCO is more than 12 ns, and is reported by private agreement. |     |
|      |             | Others Setting prohibited   |     |
| 31:6 | _           | These bits are read as 0. The write value should be 0.                | R/W |

Note: This register supports for I3C secondary master mode and I3C slave mode.

## 25.2.63 CMDSPT : CCC Max Data Speed T (Turnaround) Register

Base address: I3C = 0x4008\_3000

Offset address: 0x370




| Bit   | Symbol       | Function  | R/W |  |  |
|-------|--------------|---|-----|--|--|
| 23:0  | MRTTIM[23:0] | Maximum Read Turnaround Time 24-bit field can encode turnaround times from 0.0 seconds to 16 seconds. | R/W |  |  |
|       |              | 0xF40000: 0 μs (minimum value)  |     |  |  |
|       |              | 0xF40001: 1 µs (resolution)   |     |  |  |
|       |              | :   |     |  |  |
|       |              | 0xF42400: 16 seconds (maximum value)  |     |  |  |
|       |              | 0xF42401: Setting prohibited  |     |  |  |
|       |              | :   |     |  |  |
|       |              | 0xFFFFFF: Setting prohibited  |     |  |  |
| 30:24 | _            | These bits are read as 0. The write value should be 0.  | R/W |  |  |
| 31    | MRTE         | Maximum Read Turnaround Time Enable   | R/W |  |  |
|       |              | Disables transmission of the Maximum Read Turnaround Time.     (GETMXDS Format 1: Without Turnaround) |     |  |  |
|       |              | Enables transmission of the Maximum Read Turnaround Time.     (GETMXDS Format 2: With Turnaround)     |     |  |  |

Note: This register supports for I3C secondary master mode and I3C slave mode.

## 25.2.64 CETSM: CCC Exchange Timing Support Information M (Mode) Register

Base address: I3C = 0x4008\_3000

Offset address: 0x374



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 7:0 | _      | These bits are read as 0. The write value should be 0. | R/W |

| Bit   | Symbol    | Function   | R/W |
|-------|-----------|--|-----|
| 15:8  | FREQ[7:0] | Frequency Byte This byte represents the Slave's internal oscillator frequency in increments of 0.5 MHz (500 kHz), up to 127.5 MHz.   | R/W |
|       |           | 0x00: 32.0 KHz 0x0F: 7.5 MHz 0x1F: 15.5 MHz 0x2F: 23.5 MHz 0x3F: 31.5 MHz 0x4F: 39.5 MHz 0x5F: 47.5 MHz 0x6F: 55.5 MHz   |     |
|       |           | 0x7F: 63.5 MHz   |     |
|       |           | Others: Setting prohibited   |     |
| 23:16 | INAC[7:0] | Inaccuracy Byte  0x00: 0.0%  0x0F: 1.5%  0x1F: 3.1%  0x2F: 4.7%  0x3F: 6.3%  0x4F: 7.9%  0x5F: 9.5%  0x6F: 11.1%  0x7F: 12.7%  0x8F: 14.3%  0x9F: 15.9%  0xAF: 17.5%  0xBF: 19.1%  0xCF: 20.7%  0xDF: 22.3%  0xEF: 23.9% | R/W |
|       |           | 0xFF: 25.5%  |     |
| 31:24 | _         | These bits are read as 0. The write value should be 0.   | R/W |


Note: This register supports for I3C secondary master mode and I3C slave mode.

The Directed CCC provides the framework for the Master to query the Exchange Timing capabilities supported by the I3C Slaves. The Get Exchange Timing Support Information CCC causes the addressed Slave to return four data bytes containing key information on supported current state, and internal oscillator/clock frequency and inaccuracy.

## 25.2.65 BITCNT: Bit Count Register

Base address: I3C = 0x4008\_3000

Offset address: 0x380



| Bit  | Symbol    | Function  | R/W |
|------|-----------|---|-----|
| 4:0  | BCNT[4:0] | Bit Counter Indicates the number of bits remaining to be transferred. For details on the values, see Table 25.7 and Table 25.8. | R   |
| 31:5 | _         | These bits are read as 0.   | R   |

#### BCNT[4:0] bits (Bit Counter)

These bits function as a counter that indicates the number of bits remaining to be transferred at the detection of a sampling edge on the SCLn line.

Table 25.7 I<sup>2</sup>C transfer

|           | Master        |             | Slave         |             |  |  |
|-----------|---------------|-------------|---------------|-------------|--|--|
| BCNT[4:0] | Address phase | Data phase  | Address phase | Data phase  |  |  |
| 0x00      | 2 to 1 bits   | 2 to 1 bits | 3 to 1 bits   | 2 to 1 bits |  |  |
| 0x01      | 3 bits        | 3 bits      | 4 bits        | 3 bits      |  |  |
| 0x02      | 4 bits        | 4 bits      | 5 bits        | 4 bits      |  |  |
| 0x03      | 5 bits        | 5 bits      | 6 bits        | 5 bits      |  |  |
| 0x04      | 6 bits        | 6 bits      | 7 bits        | 6 bits      |  |  |
| 0x05      | 7 bits        | 7 bits      | 8 bits        | 7 bits      |  |  |
| 0x06      | 8 bits        | 8 bits      | 9 bits        | 8 bits      |  |  |
| 0x07      | 9 bits        | 9 bits      | _             | 9 bits      |  |  |

Table 25.8 I3C transfer

| BCNT[4:0] | SDR*1        |             |  |  |  |  |
|-----------|--------------|-------------|--|--|--|--|
|           | Transmission | Reception   |  |  |  |  |
| 0x00      | 1 bit        | 2 to 1 bits |  |  |  |  |
| 0x01      | 2 bits       | 3 bits      |  |  |  |  |
| 0x02      | 3 bits       | 4 bits      |  |  |  |  |
| 0x03      | 4 bits       | 5 bits      |  |  |  |  |
| 0x04      | 5 bits       | 6 bits      |  |  |  |  |
| 0x05      | 6 bits       | 7 bits      |  |  |  |  |
| 0x06      | 7 bits       | 8 bits      |  |  |  |  |
| 0x07      | 8 bits       | 9 bits      |  |  |  |  |
| 0x08      | 9 bits       | _           |  |  |  |  |

Note 1. The address phase is the same as in Table 25.7.

## 25.2.66 NQSTLV: Normal Queue Status Level Register

Base address: I3C = 0x4008\_3000

Offset address: 0x394



| Bit   | Symbol       | Function   | R/W |
|-------|--------------|--|-----|
| 7:0   | CMDQFLV[7:0] | Normal Command Queue Free Level*1 Number of free buffer entries currently in the Command Queue. Reset value is the depth of the Command Queue. | R   |
| 15:8  | RSPQLV[7:0]  | Normal Response Queue Level <sup>*1</sup> Number of buffer entries currently in the Response Queue.  | R   |
| 23:16 | IBIQLV[7:0]  | Normal IBI Queue Level <sup>*1</sup> Number of buffer entries currently in the IBI Queue.  | R   |
| 28:24 | IBISCNT[4:0] | Normal IBI Status Count*2 Number of IBI Status entries currently in the IBI Queue.   | R   |
| 31:29 | _            | These bits are read as 0.  | R   |


Note 1. These bits support for all I3C mode.

Note 2. These bits support for I3C master mode and I3C secondary master mode.

## 25.2.67 NDBSTLV0 : Normal Data Buffer Status Level Register 0

Base address: I3C = 0x4008\_3000

Offset address: 0x398




| Bit   | Symbol      | Function  | R/W |
|-------|-------------|---|-----|
| 7:0   | TDBFLV[7:0] | Normal Transmit Data Buffer Free Level Indicates the number of free Transmit Data Buffer entries in the Transmit Data Queue. Reset value is the depth of the Transmit Data Queue. | R   |
| 15:8  | RDBLV[7:0]  | Normal Receive Data Buffer Level Indicates the number of Receive Data Buffer entries in the Receive Data Queue.   | R   |
| 31:16 | _           | These bits are read as 0.   | R   |

Note: This register supports for all I3C mode.

## 25.2.68 NRSQSTLV : Normal Receive Status Queue Status Level Register

Base address: I3C = 0x4008\_3000

Offset address: 0x3C0



| Bit  | Symbol     | nction                          |   |  |  |
|------|------------|---------------------------------|---|--|--|
| 7:0  | RSQLV[7:0] | rmal Receive Status Queue Level |   |  |  |
| 31:8 | _          | These bits are read as 0.       | R |  |  |

Note: This register supports for I3C secondary master mode and I3C slave mode.

## 25.2.69 PRSTDBG : Present State Debug Register

Base address: I3C = 0x4008\_3000

Offset address: 0x3CC

| Bit position:           | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19        | 18        | 17    | 16    |
|-------------------------|----|----|----|----|----|----|----|----|----|----|----|----|-----------|-----------|-------|-------|
| Bit field:              | _  | _  | _  | _  | _  | _  | _  | _  | -  | _  | _  | _  | _         | _         | _     | _     |
| ا<br>Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0         | 0     | 0     |
| Bit position:           | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3         | 2         | 1     | 0     |
| Bit field:              | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | _  | SDOL<br>V | SCOL<br>V | SDILV | SCILV |
| Value after reset:      | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1         | 1         | 1     | 1     |

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | SCILV  | SCL Line Signal Level This bit is used to check the SCL Line level, in order to recover from errors and for debugging. | R   |

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 1    | SDILV  | SDA Line Signal Level This bit is used to check the SDA Line level, in order to recover from errors and for debugging. | R   |
| 2    | SCOLV  | SCL Output Level  0: I3C has driven the SCL pin low.  1: I3C has released the SCL pin.                                 | R   |
| 3    | SDOLV  | SDA Output Level  0: I3C has driven the SDA pin low.  1: I3C has released the SDA pin.                                 | R   |
| 31:4 | -      | These bits are read as 0.  | R   |


#### SDOLV bit (SDA Output Level) and SCOLV bit (SCL Output Level)

When reading these bits, the state of signals output from I3C can be read.

## 25.2.70 MSERRCNT : Master Error Counters Register

Base address: I3C = 0x4008\_3000

Offset address: 0x3D0



| E | Bit | Symbol      | Function  | R/W |
|---|-----|-------------|---|-----|
| 7 | 7:0 | M2ECNT[7:0] | M2 Error Counter Counts I3C Type M2 errors on the I3C Bus. Cleared upon read out. | R   |
| 3 | 1:8 | _           | These bits are read as 0.   | R   |

Note: This register supports for I3C master mode and I3C secondary master mode.

## 25.3 Operation

## 25.3.1 Data Structures

## 25.3.1.1 Command Descriptor

The write-only Command Descriptor structure is 64 bits in length. The Command Descriptor is put to the Command Queue with writes to the Command Queue Port (High Priority or Normal).

Write to the Command Queue Port (High Priority or Normal) in the following order:

- 1. First write: The least significant DWORD (Command Descriptor Structure Low).
- 2. Second write: The most significant DWORD (Command Descriptor Structure High).




Figure 25.2 Command descriptor data structure

I3C provides a Command Descriptor structure for each command type as follows:

- Address Assign Command
- Immediate Transfer Command
- Regular Transfer Command
- Combo Transfer Command
- Internal Control Command

Details are explained in the following sections.

## 25.3.1.1.1 Address Assign Command


This command is used for address assignment (ENTDAA, SETDASA).

Note: When issuing SETAASA CCC, use the Immediate Transfer command.

The I3C provides an address assign command for the following mode:

• I3C Master mode

Details of the Address Assign command structure are as follows.



| Bit position:      | 31  | 30  | 29                 | 28 | 27  | 26    | 25 | 24 | 23 | 22              | 21                 | 20             | 19 | 18 | 17 | 16   |
|--------------------|-----|-----|--------------------|----|-----|-------|----|----|----|-----------------|--------------------|----------------|----|----|----|------|
| Bit field:         | тос | ROC | ROC DEV_COUNT[3:0] |    |     |       |    |    | _  | _               | EXT_<br>DEVIC<br>E | DEV_INDEX[4:0] |    |    |    |      |
| Value after reset: | 0   | 0   | 0                  | 0  | 0   | 0     | 0  | 0  | 0  | 0               | 0                  | 0              | 0  | 0  | 0  | 0    |
| Bit position:      | 15  | 14  | 13                 | 12 | 11  | 10    | 9  | 8  | 7  | 6               | 5                  | 4              | 3  | 2  | 1  | 0    |
| Bit field:         | _   |     |                    |    | CMD | [7:0] |    |    |    | TID[3:0] CMD_AT |                    |                |    |    |    | 2:0] |
| Value after reset: | 0   | 0   | 0                  | 0  | 0   | 0     | 0  | 0  | 0  | 0               | 0                  | 0              | 0  | 0  | 0  | 0    |

| Bit   | Symbol         | Function  | R/W |
|-------|----------------|---|-----|
| 2:0   | CMD_ATTR[2:0]  | Command Attributes  0x0: XFER: Regular Transfer 0x1: IMMED_DATA_XFER: Immediate Data Transfer 0x2: ADDR_ASSGN_CMD: Address Assignment Command 0x3: WWR_COMBO_XFER: Write + Write/Read Combo Transfer 0x7: INTERNAL_CONTROL: Internal Control command Others: Setting prohibited | W   |
| 6:3   | TID[3:0]       | Transaction ID  | W   |
| 14:7  | CMD[7:0]       | Transfer Command CCC Value  | W   |
| 15    | _              | The write value should be 0.  | W   |
| 20:16 | DEV_INDEX[4:0] | Device Index  | W   |
| 21    | EXT_DEVICE     | Extended Device Index  0: Use the DATBASm table indicated by DEV_INDEX[4:0].  1: Use the EXDATBAS table.  | W   |
| 25:22 | _              | The write value should be 0.  | W   |
| 29:26 | DEV_COUNT[3:0] | Device Count  | W   |
| 30    | ROC            | Response on Completion  0: NOT_REQUIRED: Response Status is not required.  1: REQUIRED: Response Status is required.  | W   |
| 31    | тос            | Terminate on Completion  0: RESTART: Issue Repeated START (Sr) at end of transfer  1: STOP: Issue STOP (P) at end of transfer   | W   |
| 63:32 | -              | The write value should be 0.  | W   |

## CMD\_ATTR[2:0] bits (Command Attributes)

Command Type, defining the format of the other fields.

## TID[3:0] bits (Transaction ID)

is reflected in the Response Descriptor.

## CMD[7:0] bits (Transfer Command CCC Value)

Specifies CCC code indicating whether Address Assignment uses ENTDAA or SETDASA commands. The field comprises the entire command code (ENTDAA or SETDASA).

## DEV\_INDEX[4:0] bits (Device Index)

Indicates the DATBASm table index for the Slave device being addressed with the transfer. Static and device addressing related information are stored to this index in the DATBASm.

## **DEV\_COUNT[3:0]** bits (Device Count)

Indicates the number of devices that a dynamic address is assigned to.



#### **ROC** bit (Response on Completion)

Controls whether Response Status is sent after successful completion of the Transfer command. The successful completion is read from register NRSPQP. Upon unsuccessful transfer the Response Status is sent.

#### **TOC** bit (Terminate on Completion)

Controls what bus condition to issue after the Transfer command completes.

For ENTDAA, a STOP condition is issued regardless of the setting value of TOC. It is meaningful for SETDASA transfers.

When sending SETDASA CCC by TOC = 0 (RESTART), the next command must be set to SETDASA CCC with the Address Assign Command.

When the next command is not the same SETDASA CCC flame, it must be set to TOC = 1 (STOP).

#### 25.3.1.1.2 Immediate Transfer Command

This structure directly contains data (max 4 bytes) to be transferred, and as a result is only useful for Transfers/CCCs that write data. This structure shall not be used for Read operations (for example, to receive data).

When transmitting data of 4 bytes or less, use this Immediate Transfer Command to communicate.

When transmitting data of 5 bytes or more, use the Regular Transfer Command to communicate.

For the Regular Transfer Command, see section 25.3.1.1.3. Regular Transfer Command.

I3C provides an Immediate Transfer Command for the following mode:

• I3C Master Mode

Details of the Immediate Transfer Command Structure of each mode are shown in this section.

| Bit position:      | 63  | 62  | 61       | 60                                | 59        | 58 | 57 | 56      | 55               | 54                   | 53                 | 52 | 51  | 50      | 49    | 48 |
|--------------------|-----|-----|----------|-----------------------------------|-----------|----|----|---------|------------------|----------------------|--------------------|----|-----|---------|-------|----|
| Bit field:         |     |     | ı        | DATA_BY                           | TE_4[7:0] |    |    |         | DATA_BYTE_3[7:0] |                      |                    |    |     |         |       |    |
| Value after reset: | 0   | 0   | 0        | 0                                 | 0         | 0  | 0  | 0       | 0                | 0                    | 0                  | 0  | 0   | 0       | 0     | 0  |
| Bit position:      | 47  | 46  | 45       | 44                                | 43        | 42 | 41 | 40      | 39               | 38                   | 37                 | 36 | 35  | 34      | 33    | 32 |
| Bit field:         |     |     | ı        | DATA_BYTE_2[7:0] DATA_BYTE_1[7:0] |           |    |    |         |                  |                      |                    |    |     |         |       |    |
| Value after reset: | 0   | 0   | 0        | 0                                 | 0         | 0  | 0  | 0       | 0                | 0                    | 0                  | 0  | 0   | 0       | 0     | 0  |
|                    |     |     |          |                                   |           |    |    |         |                  |                      |                    |    |     |         |       |    |
| Bit position:      | 31  | 30  | 29       | 28                                | 27        | 26 | 25 | 24      | 23               | 22                   | 21                 | 20 | 19  | 18      | 17    | 16 |
| Bit field:         | TOC | ROC | RNW      | ١                                 | MODE[2:0  | ]  | BY | TE_CNT[ | 2:0]             | _                    | EXT_<br>DEVIC<br>E |    | DE\ | /_INDEX | [4:0] |    |
| Value after reset: | 0   | 0   | 0        | 0                                 | 0         | 0  | 0  | 0       | 0                | 0                    | 0                  | 0  | 0   | 0       | 0     | 0  |
| Bit position:      | 15  | 14  | 13       | 12                                | 11        | 10 | 9  | 8       | 7                | 6                    | 5                  | 4  | 3   | 2       | 1     | 0  |
| Bit field:         | СР  |     | CMD[7:0] |                                   |           |    |    |         |                  | TID[3:0] CMD_ATTR[2: |                    |    |     | 2:0]    |       |    |
| Value after reset: | 0   | 0   | 0        | 0                                 | 0         | 0  | 0  | 0       | 0                | 0                    | 0                  | 0  | 0   | 0       | 0     | 0  |

| Bit | Symbol        | Function  | R/W |
|-----|---------------|---|-----|
| 2:0 | CMD_ATTR[2:0] | Immediate Data Transfer Command Attribute  0x0: XFER: Regular Transfer  0x1: IMMED_DATA_XFER: Immediate Data Transfer  0x2: ADDR_ASSGN_CMD: Address Assignment Command  0x3: WWR_COMBO_XFER: Write + Write/Read Combo Transfer  0x7: INTERNAL_CONTROL: Internal Control command  Others: Setting prohibited | W   |
| 6:3 | TID[3:0]      | Immediate Data Transfer Transaction ID  | W   |

| Bit   | Symbol           | Function  | R/W |
|-------|------------------|---|-----|
| 14:7  | CMD[7:0]         | Immediate Data Transfer CCC Value For CCC: 8 bits   | W   |
| 15    | СР               | Immediate Data Transfer Command Present  0: TRANFSER: This structure describes an SDR transfer, so the CMD field is not valid.  1: CCC: This structure describes a CCC transfer, so the CMD field is valid. | W   |
| 20:16 | DEV_INDEX[4:0]   | Immediate Data Transfer Device Index  | W   |
| 21    | EXT_DEVICE       | Immediate Data Transfer Extended Device Index  0: Use the DATBASm table indicated by DEV_INDEX[4:0].  1: Use the EXDATBAS table.  | W   |
| 22    | _                | The write value should be 0.  | W   |
| 25:23 | BYTE_CNT[2:0]    | Immediate Data Transfer Byte Count  0x0: No payload  0x1 to N bytes are valid.  0x4: Others: Setting prohibited   | W   |
| 28:26 | MODE[2:0]        | Immediate Data Transfer Mode and Speed Values  0x0: I3C SDR0 / Data rate : STDBR (I3C mode)   | W   |
| 29    | RNW              | Immediate Data Transfer R/W  0: WRITE: Write transfer  1: READ: Read transfer   | W   |
| 30    | ROC              | Immediate Data Transfer Response on Completion  0: NOT_REQUIRED: Response Status is not required.  1: REQUIRED: Response Status is required.  | W   |
| 31    | тос              | Immediate Data Transfer Terminate on Completion  0: RESTART: Issue Repeated START (Sr) at end of data transfer  1: STOP: Issue STOP (P) at end of data transfer   | W   |
| 39:32 | DATA_BYTE_1[7:0] | Immediate Data Transfer Data Byte 1 Direct argument   | w   |
| 47:40 | DATA_BYTE_2[7:0] | Immediate Data Transfer Data Byte 2 Direct argument   | W   |
| 55:48 | DATA_BYTE_3[7:0] | Immediate Data Transfer Data Byte 3 Direct argument   | W   |
| 63:56 | DATA_BYTE_4[7:0] | Immediate Data Transfer Data Byte 4 Direct argument   | W   |

## CMD\_ATTR[2:0] bits (Immediate Data Transfer Command Attribute)

Command Type, defining the format of the other fields.

## TID[3:0] bits (Immediate Data Transfer Transaction ID)

Used as an identification tag for this command. This field shall be populated by the software Driver, and the same value shall be reflected in the Response Descriptor.

## **CP bit (Immediate Data Transfer Command Present)**

Indicates whether CMD field is valid for CCC Transfer.

## **DEV\_INDEX[4:0]** bits (Immediate Data Transfer Device Index)

Indicates the DATBASm Table index for the Slave Device being addressed with the transfer. Static and Device addressing related information will be stored to this index in the DATBASm.



#### BYTE\_CNT[2:0] bits (Immediate Data Transfer Byte Count)

Number of valid data bytes to use in this Immediate Data Transfer Descriptor.

This field must be set to non-zero value, except for CCCs that does not have payload defined.

#### MODE[2:0] bits (Immediate Data Transfer Mode and Speed Values)

Sets the mode and speed for the I3C or I<sup>2</sup>C transfer.

Interpretation of this field depends on whether the Device is in I3C Mode vs. I<sup>2</sup>C Mode (see the DEVICE field in the DATBASm Table entry indexed by field DEV INDEX).

#### RNW bit (Immediate Data Transfer R/W)

Identifies direction of the transfer.

This field shall always be set to 0, because Immediate transfers are valid for Write transactions only.

#### **ROC** bit (Immediate Data Transfer Response on Completion)

Controls whether Response Status is required after successful completion of the data transfer command. The successful completion shall be read from NRSPQP register. Upon unsuccessful transfer the Response Status shall always be sent.

### **TOC bit (Immediate Data Transfer Terminate on Completion)**

Controls what Bus condition is issued after completion of the data transfer.

When sending Direct CCC by TOC = 0 (RESTART), next command must be set to same Direct CCC.

When the next command is not the same Direct CCC, must be set to TOC = 1 (STOP).

## 25.3.1.1.3 Regular Transfer Command

This structure does not contain data to be transferred.

For Master Mode, the data buffer is available through Transfer Data Queue Port (Receive Data Queue Port and Transmit Data Queue Port).

When transmitting data of 5 bytes or more, use this Regular Transfer Command to communicate.

When transmitting data of 4 bytes or less, use the Immediate Transfer Command to communicate.

For the Regular Transfer Command, see section 25.3.1.1.2. Immediate Transfer Command.


For I3C Slave Mode, the IBI Payload buffer is available through IBI Status Queue Port.

I3C provides a Regular Transfer Command for each mode below.

- I3C Master Mode
- I3C Slave Mode

Details of the regular transfer command structure of each mode are shown below.

#### (1) I3C Master Mode





| Bit position:      | 31  | 30  | 29  | 28 | 27        | 26    | 25 | 24 | 23 | 22                | 21                 | 20 | 19 | 18 | 17     | 16    |
|--------------------|-----|-----|-----|----|-----------|-------|----|----|----|-------------------|--------------------|----|----|----|--------|-------|
| Bit field:         | тос | ROC | RNW | 1  | MODE[2:0] |       |    | _  | _  | _                 | EXT_<br>DEVIC<br>E |    |    |    |        |       |
| Value after reset: | 0   | 0   | 0   | 0  | 0         | 0     | 0  | 0  | 0  | 0                 | 0                  | 0  | 0  | 0  | 0      | 0     |
| Bit position:      | 15  | 14  | 13  | 12 | 11        | 10    | 9  | 8  | 7  | 6                 | 5                  | 4  | 3  | 2  | 1      | 0     |
| Bit field:         | СР  |     |     |    | CMD       | [7:0] |    |    |    | TID[3:0] CMD_ATTF |                    |    |    |    | D_ATTR | [2:0] |
| Value after reset: | 0   | 0   | 0   | 0  | 0         | 0     | 0  | 0  | 0  | 0                 | 0                  | 0  | 0  | 0  | 0      | 0     |

| Bit   | Symbol           | Function  | R/W |
|-------|------------------|---|-----|
| 2:0   | CMD_ATTR[2:0]    | Data Transfer Command Attribute Command Type, defining the format of the other fields. Values:  0x0: XFER: Regular Transfer 0x1: IMMED_DATA_XFER: Immediate Data Transfer 0x2: ADDR_ASSGN_CMD: Address Assignment Command 0x3: WWR_COMBO_XFER: Write + Write/Read Combo Transfer 0x7: INTERNAL_CONTROL: Internal Control command Others: Setting prohibited | W   |
| 6:3   | TID[3:0]         | Data Transfer Transaction ID Identification tag for this command  | W   |
| 14:7  | CMD[7:0]         | Data Transfer CCC Code Value Specifies the I3C Command code For CCC: 8 bits   | W   |
| 15    | СР               | Data Transfer Command Present  0: TRANFSER: This structure describes an SDR transfer, so the CMD field is not valid.  1: CCC: This structure describes a CCC transfer, so the CMD field is valid.   | W   |
| 20:16 | DEV_INDEX[4:0]   | Data Transfer Device Index  | W   |
| 21    | EXT_DEVICE       | Data Transfer Extended Device Index  0: Use the DATBASm Table indicated by DEV_INDEX[4:0].  1: Use the EXDATBAS table.  | W   |
| 25:22 | _                | The write value should be 0.  | W   |
| 28:26 | MODE[2:0]        | Data Transfer Speed and Mode  0x0: I3C SDR0 / Data rate : STDBR (I3C mode)  | W   |
| 29    | RNW              | Data Transfer R/W  0: WRITE: Write transfer  1: READ: Read transfer   | W   |
| 30    | ROC              | Data Transfer Response on Completion  0: NOT_REQUIRED: Response Status is not required.  1: REQUIRED: Response Status is required.  | W   |
| 31    | TOC              | Data Transfer Terminate on Completion  0: RESTART: Issue Repeated START (Sr) at end of transfer  1: STOP: Issue STOP (P) at end of transfer   | W   |
| 47:32 | _                | The write value should be 0.  | W   |
| 63:48 | DATA_LENGTH[15:0 | Data Transfer Data Length Indicates the number of bytes to be transferred. This field must be set to non-zero value, except for CCCs that does not have payload defined.  | W   |

### CMD\_ATTR[2:0] bits (Data Transfer Command Attribute)

Command Type, defining the format of the other fields.

### TID[3:0] bits (Data Transfer Transaction ID Identification tag for this command)

Used as an identification tag for this command. This field shall be populated by the software Driver, and the same value shall be reflected in the Response Descriptor.

#### **CP bit (Data Transfer Command Present)**

Indicates whether he contents of the CMD field is valid for a CCC Transfer.

#### DEV\_INDEX[4:0] bits (Data Transfer Device Index)

Indicates the DATBASm Table index for the Slave Device being addressed with the transfer. Static and Device addressing related information will be stored to this index in the DATBASm.

### MODE[2:0] bits (Data Transfer Speed and Mode)

Sets the mode and speed for the I3C or I<sup>2</sup>C transfer.

Interpretation of this field depends on whether the Device is in I3C Mode vs. I<sup>2</sup>C Mode (see the DEVICE field in the DATBASm Table entry indexed by field DEV\_INDEX).

#### RNW bit (Data Transfer R/W)

Identifies direction of the transfer.

#### **ROC** bit (Data Transfer Response on Completion)

Controls whether Response Status is required after successful completion of the transfer command. The successful completion shall be read from NRSPQP register. Upon unsuccessful transfer the Response Status shall always be sent.

#### **TOC** bit (Data Transfer Terminate on Completion)

Controls what Bus condition will be issued after completion of the transfer.

When sending Direct CCC by TOC = 0 (RESTART), next command must be set to same Direct CCC.

When the next command is not the same Direct CCC, must be set to TOC = 1 (STOP).


#### DATA\_LENGTH[15:0] bits (Data Transfer Data Length)

Number of valid data bytes to use in this Regular Transfer Descriptor.

This field must be set to non-zero value, except for CCCs that does not have payload defined.

Length setting of GETMXDS command should be fixed to 5.

#### (2) I3C Slave Mode





| Bit position:      | 31 | 30  | 29  | 28 | 27 | 26 | 25 | 24 | 23 | 22  | 21                  | 20 | 19   | 18 | 17 | 16 |
|--------------------|----|-----|-----|----|----|----|----|----|----|-----|---------------------|----|------|----|----|----|
| Bit field:         | _  | ROC | RNW | _  | _  | _  | _  | _  | _  | ITS | _                   | _  | _    | _  | _  | _  |
| Value after reset: | 0  | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0                   | 0  | 0    | 0  | 0  | 0  |
| Bit position:      | 15 | 14  | 13  | 12 | 11 | 10 | 9  | 8  | 7  | 6   | 5                   | 4  | 3    | 2  | 1  | 0  |
| Bit field:         | HJ | _   | _   | _  | _  | _  | _  | _  | _  |     | TID[3:0] CMD_ATTR[2 |    | 2:0] |    |    |    |
| Value after reset: | 0  | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0                   | 0  | 0    | 0  | 0  | 0  |

| Bit   | Symbol           | Function   | R/W |
|-------|------------------|--|-----|
| 2:0   | CMD_ATTR[2:0]    | Data Transfer Command Attribute Command Type, defining the format of the other fields. Values:   | W   |
|       |                  | 0x0: XFER: Regular Transfer  |     |
|       |                  | 0x1: IMMED_DATA_XFER: Immediate Data Transfer  |     |
|       |                  | 0x2: ADDR_ASSGN_CMD: Address Assignment Command  |     |
|       |                  | 0x3: WWR_COMBO_XFER: Write + Write/Read Combo Transfer   |     |
|       |                  | 0x4-0x Reserved, do not use. 6:  |     |
|       |                  | 0x7: INTERNAL_CONTROL: Internal Control command  |     |
| 6:3   | TID[3:0]         | Data Transfer Transaction ID Identification tag for this command   | W   |
| 14:7  | _                | The write value should be 0.   | W   |
| 15    | HJ               | Data Transfer Hot-Join Event   | W   |
|       |                  | 0: Slave Interrupt Request or Mastership Request, so the RNW field is valid.   |     |
|       |                  | 1: Hot-Join Event, so the RNW field is not valid.  |     |
| 21:16 | _                | The write value should be 0.   | W   |
| 22    | ITS              | Include timestamp for Async Mode   | W   |
|       |                  | 0: Do not include timestamp.   |     |
|       |                  | 1: Include timestamp.  |     |
| 28:23 | _                | The write value should be 0.   | W   |
| 29    | RNW              | Data Transfer R/W  | W   |
|       |                  | 0: WRITE: Write transfer (Mastership Request)  |     |
|       |                  | 1: READ: Read transfer (Slave Interrupt Request)   |     |
| 30    | ROC              | Data Transfer Response on Completion   | W   |
|       |                  | 0: NOT_REQUIRED: Response Status is not required.  |     |
|       |                  | 1: REQUIRED: Response Status is required.  |     |
| 47:31 | _                | The write value should be 0.   | W   |
| 63:48 | DATA_LENGTH[15:0 | Data Transfer Data Length Indicates the number of bytes to be transferred. This field must be set to non-zero value, except for CCCs that does not have payload defined. | W   |

# CMD\_ATTR[2:0] bits (Data Transfer Command Attribute)

Command Type, defining the format of the other fields.

## TID[3:0] bits (Data Transfer Transaction ID Identification tag for this command)

Used as an identification tag for this command. This field shall be populated by the software Driver, and the same value shall be reflected in the Response Descriptor.



#### **HJ bit (Data Transfer Hot-Join Event)**

Indicates whether Hot-Join Event is valid in this IBI Data transfer.

#### RNW bit (Data Transfer R/W)

Identifies direction of the transfer.

## **ROC** bit (Data Transfer Response on Completion)

Controls whether Response Status is required after successful completion of the transfer command. The successful completion shall be read from NRSPQP register. Upon unsuccessful transfer the Response Status shall always be sent.

## 25.3.1.1.4 Combo Transfer Command

This structure contains a combined Write + Read/Write operation.

The data buffer is available through Transfer Data Queue Port (Receive Data Queue Port and Transmit Data Queue Port). I3C provides a Combo Transfer Command for the following mode:

• I3C Master mode

Details of the Combo Transfer Command Structure of each mode are as follows.

| Bit position:      | 63  | 62                           | 61  | 60 | 59        | 58 | 57                           | 56                           | 55               | 54                | 53                 | 52   | 51  | 50      | 49      | 48   |
|--------------------|-----|------------------------------|-----|----|-----------|----|------------------------------|------------------------------|------------------|-------------------|--------------------|------|-----|---------|---------|------|
| Bit field:         |     |                              |     |    |           |    | D                            | ATA_LEN                      | NGTH[15:0        | 0]                |                    |      |     |         |         |      |
| Value after reset: | 0   | 0                            | 0   | 0  | 0         | 0  | 0                            | 0                            | 0                | 0                 | 0                  | 0    | 0   | 0       | 0       | 0    |
| Bit position:      | 47  | 46                           | 45  | 44 | 43        | 42 | 41                           | 40                           | 39               | 38                | 37                 | 36   | 35  | 34      | 33      | 32   |
| Bit field:         |     | OFFSET[15:0]/SUBOFFSET[15:0] |     |    |           |    |                              |                              |                  |                   |                    |      |     |         |         |      |
| Value after reset: | 0   | 0                            | 0   | 0  | 0         | 0  | 0                            | 0                            | 0                | 0                 | 0                  | 0    | 0   | 0       | 0       | 0    |
|                    |     |                              |     |    |           |    |                              |                              |                  |                   |                    |      |     |         |         |      |
| Bit position:      | 31  | 30                           | 29  | 28 | 27        | 26 | 25                           | 24                           | 23               | 22                | 21                 | 20   | 19  | 18      | 17      | 16   |
| Bit field:         | TOC | ROC                          | RNW | 1  | MODE[2:0] | I  | 16_BI<br>T_SU<br>BOFF<br>SET | FIRST<br>_PHA<br>SE_M<br>ODE | DATA_L<br>_POSIT | ENGTH<br>ION[1:0] | EXT_<br>DEVIC<br>E |      | DE\ | /_INDEX | [4:0]   |      |
| Value after reset: | 0   | 0                            | 0   | 0  | 0         | 0  | 0                            | 0                            | 0                | 0                 | 0                  | 0    | 0   | 0       | 0       | 0    |
| Bit position:      | 15  | 14                           | 13  | 12 | 11        | 10 | 9                            | 8                            | 7                | 6                 | 5                  | 4    | 3   | 2       | 1       | 0    |
| Bit field:         | _   | -                            |     | 1  | _         | _  | _                            | _                            | _                |                   | TID[               | 3:0] |     | СМ      | D_ATTR[ | 2:0] |
| Value after reset: | 0   | 0                            | 0   | 0  | 0         | 0  | 0                            | 0                            | 0                | 0                 | 0                  | 0    | 0   | 0       | 0       | 0    |

| Bit   | Symbol         | Function  | R/W |
|-------|----------------|---|-----|
| 2:0   | CMD_ATTR[2:0]  | Combo Transfer Command Attribute Command Type, defining the format of the other fields.  0x0: XFER: Regular Transfer  | W   |
|       |                | 0x1: IMMED_DATA_XFER: Immediate Data Transfer 0x2: ADDR_ASSGN_CMD: Address Assignment Command 0x3: WWR_COMBO_XFER: Write + Write/Read Combo Transfer 0x7: INTERNAL_CONTROL: Internal Control command Others: Setting prohibited |     |
| 6:3   | TID[3:0]       | Combo Transfer Transaction ID Identification tag for the command  | W   |
| 15:7  | _              | The write value should be 0.  | W   |
| 20:16 | DEV_INDEX[4:0] | Combo Transfer Device Index Indicates the DAT table index for the Slave device being addressed with the transfer. Static and device addressing related information are stored to this index in the DAT.                         | W   |



| Bit   | Symbol                           | Function   | R/W |
|-------|----------------------------------|--|-----|
| 21    | EXT_DEVICE                       | Combo Transfer Extended Device Index  0: Use the DAT table indicated by DEV_INDEX[4:0].  1: Use the EXDATBAS table.  | W   |
| 23:22 | DATA_LENGTH_PO<br>SITION[1:0]    | Data Length Field Position  0 0: NO: Do not put length field.  0 1: FIRST: Put length as first field.  1 0: SECOND: Put length as second field.  Others: Setting prohibited  | W   |
| 24    | FIRST_PHASE_MO<br>DE             | Combo Transfer First Phase Mode  0: SDR: First phase is executed in SDR mode.  1: MODE: First phase is executed in the mode indicated by the MODE field.   | W   |
| 25    | 16_BIT_SUBOFFSE<br>T             | Combo Transfer Sub Offset Size  0: 8_BIT_SUBOFFSET: Sub-offset is 8-bits long. Value is encoded in Lower Byte of OFFSET / SUBOFFSET field.  1: 16_BIT_SUBOFFSET: Sub-offset is 16-bits long.   | W   |
| 28:26 | MODE[2:0]                        | Combo Transfer Speed and Mode Values for I3C Mode  0x0: I3C SDR0 / Data rate: STDBR  0x1: I3C SDR1: Data rate: EXTBR  0x3: I3C SDR2 / Data rate: STDBR × 2  0x4: I3C SDR3 / Data rate: EXTBR × 2  0x5: I3C SDR4 / Data rate: EXTBR × 4  Others: Setting prohibited | W   |
| 29    | RNW                              | Combo Transfer R/W Identifies direction of the transfer  0: WRITE: Write transfer  1: READ: Read transfer  | W   |
| 30    | ROC                              | Combo Transfer Response on Completion  0: NOT_REQUIRED: Response Status is not required.  1: REQUIRED: Response Status is required.  | W   |
| 31    | TOC                              | Combo Transfer Terminate on Completion  0: RESTART: Issue Repeated START (Sr) at end of transfer  1: STOP: Issue STOP (P) at end of transfer   | W   |
| 47:32 | OFFSET[15:0]/<br>SUBOFFSET[15:0] | Combo Transfer Offset / Sub-Offset Offset of the target operation  | W   |
| 63:48 | DATA_LENGTH[15:0                 | Combo Transfer Data Length Number of bytes to be transferred. This field must be set to non-zero value.  | W   |

#### CMD\_ATTR[2:0] bits (Combo Transfer Command Attribute)

Command Type, defining the format of the other fields.

## TID[3:0] bits (Combo Transfer Transaction ID Identification tag for the command)

Used as an identification tag for this command. This field shall be populated by the software Driver, and the same value shall be reflected in the Response Descriptor.

#### DEV INDEX[4:0] bits (Combo Transfer Device Index)

Indicates the DAT table index for the Slave Device being addressed with the transfer. Static and Device addressing related information will be stored to this index in the DAT.

## DATA\_LENGTH\_POSITION[1:0] bits (Data Length Field Position)

Indicates whether and where to put Data Length (DATA LENGTH) in the first phase of the transfer.

Whether 8-bit or 16-bit of Data Length field is used is indicated with 16\_BIT\_SUBOFFSET field. In case of 8-bit value, it is encoded in Lower Byte of DATA\_LENGTH field.

## FIRST\_PHASE\_MODE bits (Combo Transfer First Phase Mode)

Indicates whether the first phase of the Combo Transfer is executed in SDR Mode, vs. the Mode indicated by the MODE field.



#### MODE[2:0] bits (Combo Transfer Speed and Mode Values for I3C Mode)

Sets the mode and speed for the I3C or I<sup>2</sup>C transfer.

Interpretation of this field depends on whether the Device is in I3C Mode vs. I<sup>2</sup>C Mode (see the DEVICE field in the DAT Table entry indexed by field DEV\_INDEX).

#### RNW bit (Combo Transfer R/W Identifies direction of the transfer)

Identifies direction of the transfer.

#### **ROC** bit (Combo Transfer Response on Completion)

Controls whether Response Status is required after successful completion of the data transfer command. The successful completion shall be read from NRSPQP register. Upon unsuccessful transfer the Response Status shall always be sent.

#### **TOC bit (Combo Transfer Terminate on Completion)**

Controls what Bus condition is issued after completion of the data transfer.

When the next command is SDR mode, must be set to TOC = 1 (STOP).

# DATA\_LENGTH[15:0] bit (Combo Transfer Data Length Number of bytes to be transferred. This field must be set to non-zero value.)

Number of valid data bytes to use in this Combo Transfer Descriptor.

This field must be set to non-zero value.

#### 25.3.1.1.5 Internal Control Command

This structure is used for controlling I3C itself (not for transfer commands).

I3C provides an Internal Control Command for the following mode:

• I3C Master mode

Details of the Internal Control Command Structure are as follows:

| Bit position:      | 63 | 62 | 61 | 60         | 59 | 58     | 57      | 56 | 55 | 54 | 53  | 52    | 51 | 50 | 49      | 48   |
|--------------------|----|----|----|------------|----|--------|---------|----|----|----|-----|-------|----|----|---------|------|
| Bit field:         | _  | _  | _  | _          | _  | -      | _       | 1  | _  |    | -   | _     | _  | _  | -       | _    |
| Value after reset: | 0  | 0  | 0  | 0          | 0  | 0      | 0       | 0  | 0  | 0  | 0   | 0     | 0  | 0  | 0       | 0    |
| Bit position:      | 47 | 46 | 45 | 44         | 43 | 42     | 41      | 40 | 39 | 38 | 37  | 36    | 35 | 34 | 33      | 32   |
| Bit field:         | _  |    | _  | _          | -  |        | _       | 1  | _  | -  | -   | _     | _  | _  |         | _    |
| Value after reset: | 0  | 0  | 0  | 0          | 0  | 0      | 0       | 0  | 0  | 0  | 0   | 0     | 0  | 0  | 0       | 0    |
|                    |    |    |    |            |    |        |         |    |    |    |     |       |    |    |         |      |
| Bit position:      | 31 | 30 | 29 | 28         | 27 | 26     | 25      | 24 | 23 | 22 | 21  | 20    | 19 | 18 | 17      | 16   |
| Bit field:         | _  | _  | _  | _          | _  | _      | _       | _  | _  | _  | _   | _     | _  | _  | _       | _    |
| Value after reset: | 0  | 0  | 0  | 0          | 0  | 0      | 0       | 0  | 0  | 0  | 0   | 0     | 0  | 0  | 0       | 0    |
| Bit position:      | 15 | 14 | 13 | 12         | 11 | 10     | 9       | 8  | 7  | 6  | 5   | 4     | 3  | 2  | 1       | 0    |
| Bit field:         | _  |    | _  | ON_O<br>FF |    | MIPI_C | MD[3:0] |    | _  |    | TID | [3:0] |    | СМ | D_ATTR[ | 2:0] |
| Value after reset: | 0  | 0  | 0  | 0          | 0  | 0      | 0       | 0  | 0  | 0  | 0   | 0     | 0  | 0  | 0       | 0    |

| Bit   | Symbol        | Function  | R/W |
|-------|---------------|---|-----|
| 2:0   | CMD_ATTR[2:0] | Command Attribute*2 Command Type, defining the format of the other fields.  0x0: XFER: Regular Transfer 0x1: IMMED_DATA_XFER: Immediate Data Transfer 0x2: ADDR_ASSGN_CMD: Address Assignment Command 0x3: WWR_COMBO_XFER: Write + Write/Read Combo Transfer 0x7: INTERNAL_CONTROL: Internal Control command Others: Setting prohibited | W   |
| 6:3   | TID[3:0]      | Transaction ID Identification tag for the command   | W   |
| 7     | _             | The write value should be 0.  | W   |
| 11:8  | MIPI_CMD[3:0] | MIPI Alliance Command 0x00: NoOp, so the ON_OFF field is not valid. 0x02: Include 7E (IBA), so the ON_OFF field is valid. Others: Setting prohibited  | W   |
| 12    | ON_OFF        | Bus Instance 7E On / Off*1 Enables or disables automatic transmission of the I3C Broadcast Header after every START condition on this I3C Bus instance.  0: IBA_INCLUDE off 1: IBA_INCLUDE on   | W   |
| 63:13 | _             | The write value should be 0.  | W   |

Note 1. The IBA\_INCLUDE on state set by MIPI\_CMD [3:0] = 0x2 and ON\_OFF = 1 is cleared by setting RSTCTL.INTLRST to 1.

Note 2. The Response descriptor is not stored when the Internal Control Command is executed.

## 25.3.1.2 Response Descriptor

The Response Descriptor is a read-only structure describing the success or failure of a command, and the amount of data transferred.

The Response Descriptor is read from Response Queue with reads from Response Queue Port.




Figure 25.3 Response descriptor data structure

I3C provides a Response Descriptor for the following modes:

- I3C Master mode
- I3C Slave mode

Details of the Response Descriptor structure of each mode are shown in the following sections.

## (1) I3C Master Mode

| Bit position:      | 31 | 30                | 29        | 28 | 27 | 26       | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|----|-------------------|-----------|----|----|----------|----|----|----|----|----|----|----|----|----|----|
| Bit field:         |    | ERR_STA           | ATUS[3:0] |    |    | TID[3:0] |    |    | -  | _  | _  | _  | _  | _  | _  | _  |
| Value after reset: | 0  | 0                 | 0         | 0  | 0  | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15 | 14                | 13        | 12 | 11 | 10       | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         |    | DATA_LENGTH[15:0] |           |    |    |          |    |    |    |    |    |    |    |    |    |    |
| Value after reset: | 0  | 0                 | 0         | 0  | 0  | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol            | Function   | R/W |
|-------|-------------------|--|-----|
| 15:0  | DATA_LENGTH[15:0] | Data Length / Device Count The meaning of this field depends on the context: For Write Transfer: Remaining data length (in bytes) For Read Transfer: Received data length (in bytes) For Address Assignment: Remaining Device count  | R   |
| 23:16 | _                 | These bits are read as 0.  | R   |
| 27:24 | TID[3:0]          | Command/Response Transaction ID Identification tag for the command. This value shall match one of commands sent on the Bus.  | R   |
|       |                   | 0x0-0x Valid Transaction IDs 7: Others: Setting prohibited   |     |
| 31:28 | ERR_STATUS[3:0]   | MIPI Alliance Command  0x0: SUCCESS: Transfer successful, no error  0x1: CRC: CRC Error  0x2: PARITY: Parity Error  0x3: FRAME: Frame Error  0x4: ADDR_HEADER: Address Header Error  0x5: NACK: Address NACKed or Dynamic Address Assignment NACKed  0x6: OVL: Receive Overflow or Transfer Underflow Error  0x8: ABORTED: Aborted  0x9: I <sup>2</sup> C_WR_DATA_NACK: NACK received for the I <sup>2</sup> C Write Data transfer  0xA: NOT_SUPPORTED: Command with specific parameters not supported by I3C implementation (for example, specific Internal Control codes may not be supported)  Others: Setting prohibited | R   |

Note: In I3C Master mode, when an abnormal command with a specific parameter that is not supported is stored in Command Descriptor, it is indicated as NOT\_SUPPORTED (0xA) in ERR\_STATUS [3:0].

## (2) I3C Slave Mode

| Bit position:      | 31 | 30                | 29        | 28 | 27 | 26       | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|----|-------------------|-----------|----|----|----------|----|----|----|----|----|----|----|----|----|----|
| Bit field:         |    | ERR_STA           | ATUS[3:0] |    |    | TID[3:0] |    |    | 1  | _  | _  | _  | _  | _  | _  | _  |
| Value after reset: | 0  | 0                 | 0         | 0  | 0  | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15 | 14                | 13        | 12 | 11 | 10       | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         |    | DATA_LENGTH[15:0] |           |    |    |          |    |    |    |    |    |    |    |    |    |    |
| Value after reset: | 0  | 0                 | 0         | 0  | 0  | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol           | Function  | R/W |
|-------|------------------|---|-----|
| 15:0  | DATA_LENGTH[15:0 | Data Length<br>Remaining data length (in bytes) for Slave Interrupt Request | R   |
| 23:16 | _                | These bits are read as 0.   | R   |



| Bit   | Symbol          | Function   | R/W |
|-------|-----------------|--|-----|
| 27:24 | TID[3:0]        | Command/Response Transaction ID Identification tag for the command. This value matches one of commands sent on the bus.                                      | R   |
|       |                 | 0x0-0x Valid Transaction IDs 7:  |     |
|       |                 | Others: Setting prohibited   |     |
| 31:28 | ERR_STATUS[3:0] | Response Error Status  | R   |
|       |                 | 0x0: SUCCESS: Transfer successful, no error.   |     |
|       |                 | 0x3: FRAME: Frame Error  |     |
|       |                 | 0x4: ADDR_HEADER: Address Header Error   |     |
|       |                 | 0x5: NACK: Address NACK'ed or Dynamic Address Assignment NACK'ed   |     |
|       |                 | 0x6: OVL: Receive Overflow or Transfer Underflow Error   |     |
|       |                 | 0x8: ABORTED: Aborted  |     |
|       |                 | 0xA: NOT_SUPPORTED: Command with specific parameters not supported by I3C implementation (for example, specific Internal Control codes may not be supported) |     |
|       |                 | Others: Setting prohibited   |     |

Note: In I3C Slave mode, it is indicated as NOT\_SUPPORTED (0xA) in ERR\_STATUS[3:0] in the following cases:

- When an abnormal command with a specific parameter that is not supported is stored in the Command Descriptor.
- When the IBI to be transmitted is disabled in the CSECMD register.
- After the normal command for IBI transmission is prepared in the Command Queue, when that IBI is disabled in the CSECMD register by the DISEC CCC frame from the I3C Master.

## 25.3.1.3 IBI Status Descriptor

The IBI Status Descriptor is a read-only structure describing an IBI event received from a Slave device on the I3C Bus. The IBI Status Descriptor is read from IBI Status Queue with reads from IBI Status Queue Port.




Figure 25.4 IBI status descriptor data structure

I3C provides a IBI Status Descriptor for the following mode:

• I3C Master mode

Details of the IBI Status Descriptor Structure are as follows.

| Bit position:      | 31     | 30          | 29 | 28   | 27      | 26     | 25 | 24                  | 23 | 22               | 21 | 20 | 19 | 18 | 17 | 16 |  |
|--------------------|--------|-------------|----|------|---------|--------|----|---------------------|----|------------------|----|----|----|----|----|----|--|
| Bit field:         | IBI_ST | _           | _  | ERR. | _STATUS | S[2:0] | _  | LAST_<br>STATU<br>S | _  | _                | _  | _  | _  | _  | _  |    |  |
| Value after reset: | 0      | 0           | 0  | 0    | 0       | 0      | 0  | 0                   | 0  | 0                | 0  | 0  | 0  | 0  | 0  | 0  |  |
| Bit position:      | 15     | 14          | 13 | 12   | 11      | 10     | 9  | 8                   | 7  | 6                | 5  | 4  | 3  | 2  | 1  | 0  |  |
| Bit field:         |        | IBI_ID[7:0] |    |      |         |        |    |                     |    | DATA_LENGTH[7:0] |    |    |    |    |    |    |  |
| Value after reset: | 0      | 0           | 0  | 0    | 0       | 0      | 0  | 0                   | 0  | 0                | 0  | 0  | 0  | 0  | 0  | 0  |  |

| Bit   | Symbol           | Function  | R/W |
|-------|------------------|---|-----|
| 7:0   | DATA_LENGTH[7:0] | IBI Data Length<br>Number of data bytes in IBI Data.  | R   |
| 15:8  | IBI_ID[7:0]      | IBI Received ID The meaning of this field depends on the context: For Slave Interrupt or Master Request: Bits 15:9 contain the Slave's Device Address, and bit 8 contains the R/W bit. For Hot-Join IBI: Bits 15:8 contain the Hot-Join ID for the IBI. | R   |
| 23:16 | _                | These bits are read as 0.   | R   |
| 24    | LAST_STATUS      | Last IBI Status Last IBI status for the IBI transaction.  | R   |
| 25    | _                | This bit is read as 0.  | R   |
| 28:26 | ERR_STATUS[2:0]  | IBI Error Status  0x0: SUCCESS  0x3: ERROR: FRAME (Frame Error)  0x4: ERROR: ADDR_HEADER (Address Header Error)  0x5: NACK: Address NACKed  0x7: ERROR: ABORT (Aborted to Master)  Others: Setting prohibited   | R   |
| 30:29 | _                | These bits are read as 0.   | R   |
| 31    | IBI_ST           | IBI Received Status Indicates how the received IBI was handled.  0: The IBI was handled with ACK.  1: NACK: The IBI was handled with NACK, and then Auto-Disabled.  | R   |

## LAST\_STATUS bits (Last IBI Status)

Even if LAST\_STATUS is set to 0, the software driver still evaluates the data payload length by examining the CHUNKS field.

## 25.3.1.4 Receive Status Descriptor

The Receive Status Descriptor is a read-only structure describing the success or failure of read/write operation from the master, and the amount of data transferred.

The Receive Status Descriptor is read from Receive Status Queue with reads from Receive Status Queue Port.




Figure 25.5 Receive status descriptor data structure

I3C provides a Receive Status Descriptor for the following mode:

• I3C Slave mode

Details of the Receive Status Descriptor structure of each mode are as follows.

| Bit position:      | 31                | 30       | 29    | 28            | 27 | 26              | 25 | 24 | 23       | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|-------------------|----------|-------|---------------|----|-----------------|----|----|----------|----|----|----|----|----|----|----|
| Bit field:         | DEV               | /_INDEX[ | [2:0] | TRANSF<br>PE[ |    | ERR_STATUS[2:0] |    |    | CMD[7:0] |    |    |    |    |    |    |    |
| Value after reset: | 0                 | 0        | 0     | 0             | 0  | 0               | 0  | 0  | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit position:      | 15                | 14       | 13    | 12            | 11 | 10              | 9  | 8  | 7        | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Bit field:         | DATA_LENGTH[15:0] |          |       |               |    |                 |    |    |          |    |    |    |    |    |    |    |
| Value after reset: | 0                 | 0        | 0     | 0             | 0  | 0               | 0  | 0  | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

| Bit   | Symbol            | Function   | R/W |
|-------|-------------------|--|-----|
| 15:0  | DATA_LENGTH[15:0] | Data Length The meaning of this field depends on the context. For Write Transfer: Received data length (in bytes) For Read Transfer: Transmitted data length (in bytes)  | R   |
| 23:16 | CMD[7:0]          | The contents are different depending on the operation mode. Details are are follows: [SDR Private Message Mode] bit 23: R/W Type bit 22 to 20: Setting prohibited bit 19: I3C_I²C Type bit 18 to 16: Setting prohibited [SDR CCC Mode] CCC code[7:0]   | R   |
| 26:24 | ERR_STATUS[2:0]   | Error Status  0x0: SUCCESS  0x1: ERROR: CRC (CRC Error)  0x2: ERROR: PARITY (Parity Error)  0x3: ERROR: FRAME (Frame Error)  0x4: ERROR: ADDR_HEADER (Address Header Error)  0x5: ERROR: NACK (Slave NACKed)  0x6: ERROR: OVL (FIFO Overflow/Underflow)  0x7: ERROR: ABORT (Aborted to Master) | R   |

| Bit   | Symbol             | Function  | R/W |
|-------|--------------------|---|-----|
| 28:27 | TRANSFER_TYPE[1:0] | Transfer Type  0 0: I3C SDR/I <sup>2</sup> C Message 0 1: I3C CCC 1 0: Setting prohibited 1 1: Setting prohibited | R   |
| 31:29 | DEV_INDEX[2:0]     | Device Index Indicates the SVDVADn index for the response with the transfer.                                      | R   |

## 25.3.2 Details of Function

## 25.3.2.1 Operation Mode

The support relationship between the mode select (I3C mode /  $I^2$ C mode) and operation mode (Master / Slave) on the I3C bus or the  $I^2$ C bus is shown in Table 25.9.

Table 25.9 Support of operating mode

|                          | I3C mode |       | I <sup>2</sup> C mode |       |
|--------------------------|----------|-------|-----------------------|-------|
| I3C/I <sup>2</sup> C Bus | Master   | Slave | Master                | Slave |
| I3C Bus                  | 1        | 1     | _                     | 1     |
| I <sup>2</sup> C Bus     | _        | _     | 1                     | 1     |

Note: ✓: Supported
—: Un-Supported

## 25.3.2.1.1 Master Mode Operation

# (1) I<sup>2</sup>C Master Operation

(a) Data Write Transfer (Single Buffer transfer)

In master transmit operation, I3C outputs the SCL clock and transmitted data signals as the master device, and the slave device returns acknowledgments. Figure 25.106 shows an example of usage of master transmission and Figure 25.6 to Figure 25.8 show the timing of operations in master transmission.

The following describes the procedure and operations for master transmission.

- 1. Initial settings. For details, see section 25.3.3.1. Initial Setting Flow.
- 2. Read the BCST.BFREF flag to check that the bus is open, and then set the CNDCTL.STCND bit to 1 (START condition issuance request). Upon receiving the request, I3C issues a START condition. At the same time, the BFREF flag bit is automatically set to 0, the BST.STCNDDF flag is automatically set to 1 and the STCND bit is automatically set to 0. At this time, if the START condition is detected and the internal levels for the SDA output state and the levels on the SDAn line have matched while the STCND bit = 1, I3C recognizes that issuing of the START condition as requested by the STCND bit has been successfully completed, and bits CRMS and TRMD in the PRSST register are automatically set to 1, placing I3C in master transmit mode. The NTST.TDBEF0 flag is also automatically set to 1 in response to setting of the TRMD bit to 1.
- 3. Check that the NTST.TDBEF0 flag = 1, and then write the value for transmission (the slave address and the R/W# bit) to the NTDTBP0 register. Once the data for transmission are written to the NTDTBP0 register, the TDBEF0 flag is automatically set to 0, the data are transferred from the Normal Transmit Data Buffer 0 to the Shift Register, and the TDBEF0 flag is again set to 1. After the byte containing the slave address and R/W# bit has been transmitted, the value of the TRMD bit is automatically updated to select master transmit or master receive mode in accord with the value of the transmitted R/W# bit. If the value of the R/W# bit was 0, I3C continues in master transmit mode. Because the BST.NACKDF flag being 1 at this time indicates that no slave device recognized the address or there was an error in communications, write 1 to the CNDCTL.SPCND bit to issue a STOP condition. For data transmission with an address in the 10-bit format, start by writing 1111 0, the 2 higher-order bits of the slave address, and W to the NTDTBP0 register as the first address transmission. Then, as the second address transmission, write the 8 lower-order bits of the slave address to the NTDTBP0 register.

- 4. After confirming that the NTST.TDBEF0 flag = 1, write the data for transmission to the NTDTBP0 register. I3C automatically holds the SCLn line low until the data for transmission are ready or a STOP condition is issued.
- 5. After all bytes of data for transmission have been written to the NTDTBP0 register, wait until the value of the BST.TENDF flag returns to 1, and then set the CNDCTL.SPCND bit to 1 (STOP condition issuance request). Upon receiving a STOP condition issuance request, I3C issues the STOP condition.
- 6. Upon detecting the STOP condition, I3C automatically sets bits CRMS and TRMD in the PRSST register to 00 and enters slave receive mode. Furthermore, it automatically sets the TDBEF0 and TENDF flags to 0, and sets the BST.SPCNDDF flag to 1.
- 7. After checking that the BST.SPCNDDF flag = 1, set the BST.NACKDF and SPCNDDF flags to 0 for the next transfer operation.




Figure 25.6 Master transmit operation timing (1) (7-bit address format)




Figure 25.7 Master transmit operation timing (2) (10-bit address format)




Figure 25.8 Master transmit operation timing (3)

(b) Data Read Transfer (Single Buffer transfer)

In master receive operation, I3C as a master device outputs the SCL clock, receives data from the slave device, and returns acknowledgments. Because I3C must start by sending a slave address to the corresponding slave device, this part of the procedure is performed in master transmit mode, but the subsequent steps are in master receive mode.

Figure 25.107 and Figure 25.108 show examples of usage of master reception (7-bit address format) and Figure 25.9 to Figure 25.11 show the timing of operations in master reception.

The following describes the procedure and operations for master reception.

1. Initial settings. For details, see section 25.3.3.1. Initial Setting Flow.

- 2. Read the BCST.BFREF flag to check that the bus is open, and then set the CNDCTL.STCND bit to 1 (START condition issuance request). Upon receiving the request, I3C issues a START condition. When I3C detects the START condition, the BFREF flag is automatically set to 0 and the BST.STCNDDF flag is automatically set to 1 and the STCND bit is automatically set to 0. At this time, if the START condition is detected and the levels for the SDA output and the levels on the SDAn line have matched while the STCND bit = 1, I3C recognizes that issuing of the START condition as requested by the STCND bit has been successfully completed, and bits CRMS and TRMD in the PRSST register are automatically set to 1, placing I3C in master transmit mode. The NTST.TDBEF0 flag is also automatically set to 1 in response to setting of the TRMD bit to 1.
- 3. Check that the NTST.TDBEF0 flag = 1, and then write the value for transmission (the first byte indicates the slave address and value of the R/W# bit) to the NTDTBP0 register. Once the data for transmission are written to the NTDTBP0 register, the TDBEF0 flag is automatically set to 0, the data are transferred from the Normal Transmit Data Buffer 0 to the Shift Register, and the TDBEF0 flag is again set to 1. Once the byte containing the slave address and R/W# bit has been transmitted, the value of the PRSST.TRMD bit is automatically updated to select transmit or receive mode in accord with the value of the transmitted R/W# bit. If the value of the R/W# bit was 1, the TRMD bit is set to 0 on the rising edge of the ninth cycle of SCL clock, placing I3C in master receive mode. At this time, the TDBEF0 flag is set to 0. The NTST.RDBFF0 flag is automatically set to 1 when ACK response is received from the slave device. If the slave device is not recognized or a communication failure occurs, the BST.NACKDF flag will be set to 1. At this time, set 1 to the CNDCTL.SPCND bit to issue a STOP condition. For master reception from a device with a 10-bit address, start by using master transmission to issue the 10-bit address, and then issue a Repeated START condition. After that, transmitting 1111 0, the two higher-order bits of the slave address, and the R bit places I3C in master receive mode.
- 4. Dummy read the NTDTBP0 register after confirming that the NTST.RDBFF0 flag = 1; this makes I3C start output of the SCL clock and start data reception.
- 5. After 1 byte of data has been received, the NTST.RDBFF0 flag is set to 1 on the rising edge of the eighth or ninth cycle of SCL clock (the clock signal) as selected by the SCSTRCTL.ACKTWE bit. Reading the NTDTBP0 register at this time will produce the received data, and the RDBFF0 flag is automatically set to 0 at the same time. Furthermore, the value of the acknowledgment field received during the ninth cycle of SCL clock is returned as the value set in the ACKCTL.ACKT bit. Furthermore, if the next byte to be received is the next to last byte, set the SCSTRCTL.RWE bit to 1 (for wait insertion) before reading the NTDTBP0 register (containing the second byte from last). As well as enabling NACK output even in the case of delays in processing to set the ACKCTL.ACKT bit to 1 (NACK) in step 6, due to other interrupts, etc., this fixes the SCLn line to the low level on the falling edge of the ninth clock cycle in reception of the last byte, so the state is such that issuing a STOP condition is possible.
- 6. When the SCSTRCTL.ACKTWE bit = 0 and the slave device must be notified that it is to end transfer for data reception after transfer of the next (final) byte, set the ACKCTL.ACKT bit to 1 (NACK).
- 7. After reading the byte before last from the NTDTBP0 register, if the value of the NTST.RDBFF0 flag is confirmed to be 1, write 1 to the CNDCTL.SPCND bit (STOP condition issuance request) and then read the last byte from the NTDTBP0 register. When 1 is written to the CNDCTL.SPCND bit, I3C is released from the wait state and issues the STOP condition after low-level output in the ninth clock cycle is completed or the SCLn line is released from the low-hold state.
- Upon detecting the STOP condition, I3C automatically sets bits CRMS and TRMD in the PRSST register to 00 and
  enters slave receive mode. Furthermore, detection of the STOP condition leads to setting of the BST.SPCNDDF flag to
  1.
- 9. After checking that the BST.SPCNDDF flag = 1, set the BST.NACKDF and SPCNDDF flags to 0 for the next transfer operation.




Figure 25.9 Master receive operation timing (1) (7-bit address format, when ACKTWE = 0)




Figure 25.10 Master receive operation timing (2) (10-bit address format, when ACKTWE = 0)




Figure 25.11 Master receive operation timing (3) (when ACKTWE = 0)

#### (2) I3C Master Operation

#### (a) Dynamic Address Assign Procedure

After initializing I3C, first execute Dynamic Address Assign Procedure for I3C Slave connected on the I3C Bus. The following describes the procedure.

- 1. Initial setting (see section 25.3.3.1.2. I3C Initial Setting Flow for details)
- 2. Execute Dynamic Address Assign with ENTDAA or SETDASA Common Command Code (CCC) for I3C Slave set in DAT (DATBASm register).
  - Write Command Descriptor (Address Assign Command) to Command Buffer via the NCMDQP register.
- 3. When Command Descriptor is written to Command Buffer, Transaction is issued on I3C Bus.
- 4. When ENTDAA is specified for CMD[7:0] of Address Assign Command:
  Execute Dynamic Address Assign for I3C Slave for the number of DATs specified by DEV\_COUNT[3:0] starting with DAT specified by DEV\_INDEX[4:0] of Address Assign Command.
  - When SETDASA is specified for CMD[7:0] of Address Assign Command:
  - Execute Dynamic Address Assign for I3C Slave indicated by DAT specified by DEV\_INDEX[4:0] of Address Assign Command.
- 5. In case of ENTDAA, the Provisional ID, BCR, DCR transmitted from I3C Slave is stored in Receive Data Buffer (BCR is also automatically stored in the MSDCTm register).
  Read the Provisional ID, BCR, and DCR from the Receive Data Buffer via the NTDTBPn register with an interrupt by RDBFF0 = 1.
- 6. When execution of Dynamic Address Assign is completed, issue STOP condition and store the Response Descriptor into the Response Buffer.
- 7. Read the Response Descriptor via the NRSPQP register and check the status.
- 8. Check whether the value of the DATA\_LENGTH[15:0] bits of the Response Descriptor matches the value of DEV\_COUNT[3:0] of the Address Assign Command.




Figure 25.12 Dynamic address assign procedure (ENTDAA CCC) timing (1/3)




Figure 25.13 Dynamic address assign procedure (ENTDAA CCC) timing (2/3)




Figure 25.14 Dynamic address assign procedure (ENTDAA CCC) timing (3/3)




Figure 25.15 Dynamic address assign procedure (SETDASA CCC) timing

- (b) SDR Data Write Transfer
- 1. Write data for transmission to the Transmit Data Buffer via the NTDTBPn register.
- 2. Write a Command Descriptor (Immediate Transfer Command or Regular Transfer Command or Combo Transfer Command) for Data Transfer to the Command Buffer via the NCMDQP register.
- 3. When Command Descriptor is written to Command Buffer, transaction is issued on I3C Bus. When NACK is received with the Address Header, transaction of the same command is automatically issued according to the NACK Retry Count value (DATBASm.DVNACK) of DAT.
- 4. If data for transmission still remain, write data for transmission by an interrupt with TDBEF0 = 1 to the Transmit Data Buffer via the NTDTBPn register.
- 5. When data transmission for the number of Data Length specified by the DATA\_LENGTH[15:0] bits of the Command Descriptor is completed, the Repeated START condition or STOP condition is issued and the Response Descriptor is stored in the Response Buffer.
- 6. Read the Response Descriptor via the NRSPQP register and check the status.
- 7. Check that the value of the DATA\_LENGTH[15:0] bits of the Response Descriptor is 0.




Figure 25.16 SDR data write transfer timing (1/2)




Figure 25.17 SDR data write transfer timing (2/2)




Figure 25.18 Legacy I<sup>2</sup>C message data write timing (1/2)




Figure 25.19 Legacy I<sup>2</sup>C message data write timing (2/2)

- (c) SDR Data Read Transfer
- 1. Write a Command Descriptor (Immediate Transfer Command or Regular Transfer Command or Combo Transfer Command) for Data Transfer to the Command Buffer via the NCMDQP register.
- When Command Descriptor is written to Command Buffer, transaction is issued on I3C Bus.
   When NACK is received with the Address Header, transaction of the same command is automatically issued according to the NACK Retry Count value (DATBASm.DVNACK) of DAT.
- 3. Data received from the I3C Slave is stored in the Receive Data Buffer.
- 4. With the RDBFF0 = 1 interrupt, the received data is read from the Receive Data Buffer via the NTDTBPn register.
- 5. SDR:

Detecting Low in T-bit or receiving Data for the number of Data Length specified by the DATA\_LENGTH[15:0] bits of Command Descriptor is completed, issue Repeated START condition or STOP condition and store the Response Descriptor into the Response Buffer.

Legacy I<sup>2</sup>C Message:

When data reception for the number of Data Length specified by the DATA\_LENGTH[15:0] bits of Command Descriptor is completed, NACK is issued. After that, issue a Repeated START condition or STOP condition and store the Response Descriptor into the Response Buffer.

- 6. Read the Response Descriptor via the NRSPQP register and check the status.
- 7. Check whether the value of the DATA\_LENGTH[15:0] bits of the Response Descriptor matches the data length setting value of the Command Descriptor.




Figure 25.20 SDR data read transfer timing (1/2)




Figure 25.21 SDR data read transfer timing (2/2)




Figure 25.22 Legacy I<sup>2</sup>C message data read transfer timing (1/2)




Figure 25.23 Legacy I<sup>2</sup>C message data read transfer timing (2/2)

(d) IBI Transfer

- Write Command Descriptor to the Command Buffer and issue Transaction on I3C Bus.
   If START Request (SDA Low Drive) is issued from the slave device, I3C drives SCL to Low and completes START condition.
  - Thereafter, the SCL is supplied and In-Band Interrupt Request is received.
- 2. In Slave Address with RnW of the Address Header, if losing Arbitration by issuing In-Band Interrupt from I3C Slave, stop issuing Transaction.
- 3. According to section 25.3.2.3.8. In-Band Interrupt [I3C mode], detect In-Band Interrupt and process.
- 4. In the interrupt with IBIQEFF = 1, read the IBI Status Descriptor from the IBI Status Buffer via the NIBIQP register and check the status.
  - When detected a Slave Interrupt Request and responded with ACK, Read the IBI Data for the Data Length indicated by the DATA\_LENGTH[15:0] bits of the IBI Status Descriptor from the IBI Data Buffer via the NIBIQP register.
- 5. Restart issuing Transaction of Command of Step1.

An example of the processing procedure after detection of In-Band Interrupt is shown below.

Processing procedure for detecting Mastership Request and transferring master right to Secondary Master

1. If the I3C Secondary Master wins the Arbitration, issue a DEFSLVS CCC and notify Slave information to Secondary Master.

2. Issue a GETACCMST CCC and complete CCC by a STOP condition.

Note:

- After transferring master right to Secondary Master, to get master right again, issue a Mastership Request according to (f) IBI Transfer of (2) I3C Slave Operation.
- After Mastership Request is accepted by the Current Master, to get master right again at receiving the GETACCMST CCC and complete CCC by a STOP condition.

Processing procedure when Hot-Join Event is detected

- 1. Issue a Broadcast Command Code Enter Dynamic Address Assignment (ENTDAA) to start the Dynamic Address Assignment process.
- 2. Issue a DEFSLVS CCC and notify Slave information to Secondary Master.




Figure 25.24 I3C master IBI transfer timing (1/2)




Figure 25.25 I3C master IBI transfer timing (2/2)




Figure 25.26 I3C Master Mastership processing flow

## 25.3.2.1.2 Slave Mode Operation

## (1) I<sup>2</sup>C Slave Operation

(a) Data Write Transfer (Single Buffer transfer)

In slave receive operation, the master device outputs the SCL clock and transmit data, and I3C returns acknowledgments as a slave device.

Figure 25.113 shows an example of usage of slave reception and Figure 25.27 and Figure 25.28 show the timing of operations in slave reception.

The following describes the procedure and operations for slave reception.

- 1. Initial settings. For details, see section 25.3.3.1. Initial Setting Flow. After initial settings, I3C will stay in the standby state until it receives a slave address that it matches.
- 2. After receiving a matching slave address, I3C sets one of the corresponding bits SVST.HOAF, GCAF, and SVAFy (y = 0) to 1 on the rising edge of the ninth cycle of SCL clock (the clock signal) and outputs the acknowledge bit (ACK) on the ninth cycle of SCL clock. If the value of the R/W# bit that was also received at this time is 0, I3C continues to place itself in slave receive mode and sets the NTST.RDBFF0 flag to 1.

- 3. After the BST.SPCNDDF flag is confirmed to be 0 and the NTST.RDBFF0 flag to be 1, dummy read the NTDTBP0 register (the dummy value consists of the slave address and R/W# bit when the 7-bit address format is selected, or the lower 8 bits when the 10-bit address format is selected).
- 4. When the NTDTBP0 register is read, I3C automatically sets the NTST.RDBFF0 flag to 0. If reading of the NTDTBP0 register is delayed and a next byte is received while the RDBFF0 flag is still set to 1, I3C holds the SCLn line low from one SCL cycle before the timing with which RDBFF0 should be set. In this case, reading the NTDTBP0 register releases the SCLn line from being held at the low level. When the BST.SPCNDDF flag = 1 and the NTST.RDBFF0 flag is also 1, read the NTDTBP0 register until all the data is completely received.
- 5. Upon detecting the STOP condition, I3C automatically clears bits SVST.HOAF, GCAF, and SVAFy (y = 0) to 0.
- 6. After checking that the BST.SPCNDDF flag = 1, set the BST.SPCNDDF flag to 0 for the next transfer operation.




Figure 25.27 Slave receive operation timing (1) (7-bit address format, when ACKTWE = 0)




Figure 25.28 Slave receive operation timing (2) (when ACKTWE = 0)

(b) Data Read Transfer (Single Buffer transfer)

In slave transmit operation, the master device outputs the SCL clock, I3C transmits data as a slave device, and the master device returns acknowledgments.

Figure 25.112 shows an example of usage of slave transmission and Figure 25.29 and Figure 25.30 show the timing of operations in slave transmission.

The following describes the procedure and operations for slave transmission.

- 1. Initial settings. For details, see section 25.3.3.1. Initial Setting Flow.

  After initial settings, I3C will stay in the standby state until it receives a slave address that it matches.
- 2. After receiving a matching slave address, I3C sets one of the corresponding bits SVST.HOAF, GCAF, and SVAFy (y = 0) to 1 on the rising edge of the ninth cycle of SCL clock (the clock signal) and outputs the acknowledge bit (ACK) on the ninth cycle of SCL clock. If the value of the R/W# bit that was also received at this time is 1, I3C automatically places itself in slave transmit mode by setting both the PRSST.TRMD bit and the NTST.TDBEF0 flag to 1.
- 3. After the NTST.TDBEF0 flag is confirmed to be 1, write the data for transmission to the NTDTBP0 register. At this time, if I3C does not receive acknowledge from the master device (receives an NACK signal) while the BSTE.NACKDE bit = 1, I3C aborts transfer of the next data.
- 4. Wait until the following (a) or (b) condition.
  - (a) The BST.NACKDF flag is set to 1.
  - (b) The BST.TENDF flag is set to 1 while the NTST.TDBEF0 flag = 1, after the last byte for transmission is written to the NTDTBP0 register.

When the BST.NACKDF flag or the TENDF flag = 1, I3C drives the SCLn line low on the ninth falling edge of SCL clock

- 5. When the BST.NACKDF flag or the BST.TENDF flag = 1, dummy read the NTDTBP0 register to complete the processing. This releases the SCLn line.
- 6. Upon detecting the STOP condition, I3C automatically sets bits SVST.HOAF, GCAF, and SVAFy (y = 0), flags NTST.TDBEF0 and BST.TENDF, and the PRSST.TRMD bit to 0, and enters slave receive mode.
- 7. After checking that the BST.SPCNDDF flag = 1, set the BST.NACKDF and SPCNDDF flags to 0 for the next transfer operation.




Figure 25.29 Slave transmit operation timing (1) (7-bit address format)




Figure 25.30 Slave transmit operation timing (2)




Figure 25.31 Slave transmission (10-bit address format)

When multiple  $I^2C$  slaves are connected to the  $I^2C$  bus and there is a possibility that an  $I^2C$  slave other than this module will NACK the upper address / R after Repeated START, the following restrictions and workarounds apply:

- Workaround: Set the upper 2 bits of the 10-bit address assigned to this module to a value different from other slaves. If the address is exhausted and cannot be set to a different value, apply restriction (1).
- Restriction (1): 10-bit address not available.
- Restriction (2): After the final ACK response in Figure 25.31, none of the slaves respond to data, so the SDA keeps the high level and the I<sup>2</sup>C master receives the 0xFF data. In a system that can handle 0xFF as abnormal data, 0xFF is read and discarded on the I<sup>2</sup>C master side. If 0xFF is valid data, apply restriction (1).

Note: These restrictions and workarounds apply to MCU Ver.1 but are not required for MCU Ver.2.

#### (2) I3C Slave Operation

(a) Dynamic Address Assign Procedure

After initializing I3C, the I3C master first performs Dynamic Address Assign Procedure.

The operation of R-I3 during the Dynamic Address Assign Procedure by ENTDAA CCC is described below.

- 1. Initial setting (For details, see section 25.3.3.1.2. I3C Initial Setting Flow)
- 2. When ENTDAA CCC is received, I3C transmits Provisional ID (SDCTPIDH[31:0], SDCTPIDL[15:0]), BCR (SVDCT.TBCR[7:0]), DCR (SVDCT.TDCR[7:0]) until a dynamic address is assigned. (For details, see "In case of Broadcast CCC (ENTDAA)" of (6) CCC detection function [I3C mode].)
- 3. When ENTDAA CCC is completed and a STOP condition is detected, Receive Status Descriptor is stored in Receive Status Buffer.
- 4. Read Receive Status Descriptor via NRSQP register and check the status.
- 5. Read the data for the Data Length indicated by the DATA\_LENGTH[15:0] bits of the Receive Status Descriptor from the Receive Data Buffer via the NTDTBP0 register.

MCU Ver.1 has the following restriction and workaround. This restriction and workaround are not required for MCU Ver.2.

Note: When multiple I3C (I3C Slave) are connected on the I3C Bus assign Dynamic Addresses in the following order.

- 1. Set the SDCTPIDH and SDCTPIDL registers (6 Bytes) of the I3C (I3C Slave) to a value (All 1 etc.) that has a lower priority than other Slave Devices by Dynamic Address Arbitration.
- After setting the Static Address in the I3C (I3C Slave), assign the Dynamic Address using the SETDASA / SETAASA command.
- 3. Assign a Dynamic Address to an I3C Slave Device other than the I3C (I3C Slave) using the ENTDAA command.




Figure 25.32 Dynamic address assign procedure (ENTDAA CCC) timing (1/3)




Figure 25.33 Dynamic address assign procedure (ENTDAA CCC) timing (2/3)




Figure 25.34 Dynamic address assign procedure (ENTDAA CCC) timing (3/3)

When communicating with a Static Address until the Dynamic Address is assigned from the I3C Master, by setting to the DVSTAD[6:0] bit of DAT (SDATBASn register), the SSTADV bit of the SVDVADn register is set to 1 and the Static Address Will be effective.

If the I3C Slave has a Static Address and the I3C Master executes the Dynamic Address Assign Procedure, it is possible to assign a Dynamic Address with SETDASA CCC.

The operation of I3C during SETDASA CCC Dynamic Address Assign Procedure is described below.

- 1. Initial setting (For details, see section 25.3.3.1.2. I3C Initial Setting Flow)
- 2. When SETDASA CCC which agrees with its own Static Address is received, the SDDYAD [7:0] bit of DAT (SDATBAS0 register) is renewed and SDYADV bit of SVDVAD0 register is set in 1. (For details, see "In case of Direct Write CCC" of (6) CCC detection function [I3C mode].)
- 3. When SETDASA CCC is completed and a STOP condition is detected, Receive Status Descriptor is stored in Receive Status Buffer.
- 4. Read Receive Status Descriptor via NRSQP register and check the status.




Figure 25.35 Dynamic address assign procedure (SETDASA CCC) timing

(b) SDR Data Write Transfer

- 1. When Transaction is issued from the I3C Master, it compares the Slave Address of Address Header with its own Slave Address, and if it matches, I3C responds with ACK.
  - When a Transaction is received, if the Receive Data Buffer is full, the I3C Slave will respond with NACK in the Address Header.
  - In preparation for retrying the I3C Master, read the data from the Receive Data Buffer via the NTDTBPn register, and empty the Receive Data Buffer.
- 2. Data received from I3C Master is stored in the Receive Data Buffer.
- 3. With the RDBFF0 = 1 interrupt, the received data is read from the Receive Data Buffer via the NTDTBPn register.
- 4. When Repeated START condition or STOP condition is detected, the Receive Status Descriptor is stored in the Receive Status Buffer.
- 5. Read Receive Status Descriptor via NRSQP register and check the status.




Figure 25.36 SDR data write transfer timing (1/2)




Figure 25.37 SDR data write transfer timing (2/2)




Figure 25.38 Legacy I<sup>2</sup>C message data write transfer timing (1/2)




Figure 25.39 Legacy I<sup>2</sup>C message data write transfer timing (2/2)

- (c) SDR Data Read Transfer
- 1. Write the data requested from the I3C Master to the Transmit Data Buffer via the NTDTBPn register.
- 2. When Transaction is issued from the I3C Master, it compares the Slave Address of Address Header with its own Slave Address, and if it matches, I3C responds with ACK.
  - When a Transaction is received, if the Transmit Data Buffer is EMPTY, I3C Slave responds with NACK with the Address Header.
  - In preparation for retrying the I3C Master, write data to the Transmit Data Buffer via the NTDTBPn register.
- 3. Transmit the data stored in the Transmit Data Buffer.
- 4. If data to be transmitted still remains, write the data to be transmitted with an interrupt by TDBEF0 = 1 to the Transmit Data Buffer via the NTDTBPn register.
- 5 SDR

When the transmission of the data stored in the Transmit Data Buffer is completed, Low is output to the T-bit following Data, and it is notified to the I3C Master that it is the final data.

Legacy I<sup>2</sup>C Message:

When NACK is detected, data transmission is terminated.

- 6. When a Repeated START condition or STOP condition is detected, the Receive Status Descriptor is stored in the Receive Status Buffer.
- 7. Read the Receive Status Descriptor via NRSQP and check the status.

MCU Ver.1 has the following restriction and workaround. This restriction and workaround are not required for MCU Ver.2.

If the data length does not match, set the RSTCTL.INTLRST bit to 1 and then reset the internal states of this module. For details, see section 25.3.2.4.6. Error Recovery Operation [I3C mode] [MCU Ver1].




Figure 25.40 SDR data read transfer timing (1/2)




Figure 25.41 SDR data read transfer timing (2/2)




Figure 25.42 Legacy I<sup>2</sup>C message data read transfer timing (1/2)




Figure 25.43 Legacy I<sup>2</sup>C message data read transfer timing (2/2)

- (d) IBI Transfer
- When sending Slave Interrupt Request.
   When transmitting IBI Data, write IBI Data to the IBI Data Buffer via the NIBIQP register.
- 2. Write Command Descriptor (Immediate Transfer Command or Regular Transfer Command) to the Command Buffer for IBI Transfer via the NCMDQP register.
- 3. When Command Descriptor is written to Command Buffer, IBI Transaction is issued under the following conditions.
  - Detect a START condition. (Does not apply a Repeated START condition)
  - If no START is forthcoming within the following Bus Condition, then this module issue a START Request by pulling the SDA line Low.
  - (a) Slave Interrupt Request, Mastership Request: Bus Available
    - (b) Hot-Join Event: Bus Idle
- 4. In Slave Address with RnW of the Address Header, if losing Arbitration by issuing a Transaction from I3C Master, stop issuing Transaction.
  - When detecting Repeated START condition or STOP condition, store the Response Descriptor into the Response Buffer.
- 5. When sending Slave Interrupt Request:
  - When IBI data for transmission still remain, write IBI data with an interrupt by IBIQEFF = 1 to the IBI Data Buffer via the NIBIQP register.
  - When the transmission of IBI Data for the number of Data Length specified by the DATA\_LENGTH[15:0] bits of the Command Descriptor is completed, output Low to the T-bit following IBI Data and notify the I3C Master that it is the final IBI Data.
- 6. When detecting Repeated START condition or STOP condition, store the Response Descriptor into the Response Buffer.
- 7. Read the Response Descriptor form the Response Buffer with the NRSPQP register and check the status. If NACK is responded, repeat steps 1 to 7.
- 8. When sending Slave Interrupt Request:
  Check that the value of the DATA\_LENGTH[15:0] bit of the Response Descriptor is 0.

The Mastership processing flow is shown in Figure 25.46. When joining the I3C Bus by Hot-Join after the I3C Bus has already been configured, issue the Hot-Join according to the flow shown in Figure 25.118.




Figure 25.44 I3C slave IBI transfer timing (1/2)




Figure 25.45 I3C slave IBI transfer timing (2/2)




Figure 25.46 I3C Slave Mastership processing flow

## 25.3.2.2 Data Handler

The relationship between the transfer method and the queue is shown in Table 25.10.

Table 25.10 Transfer method and queue

| Protocol              | Transfer method             | Queue/Buffer              | size     | Master   | Slave    | Secondary<br>Master |
|-----------------------|-----------------------------|---------------------------|----------|----------|----------|---------------------|
| I <sup>2</sup> C Mode | Single buffer transfer      | Normal Transmit<br>Data   | 1 byte   | 1        | 1        | _                   |
|                       |                             | Normal Receive<br>Data    | 1 byte   | 1        | 1        | _                   |
| I3C Mode              | Normal FIFO buffer transfer | Normal Command            | 2 QUEUEs | 1        | 1        | 1                   |
|                       |                             | Normal Response<br>Status | 2 QUEUEs | <b>/</b> | 1        | /                   |
|                       |                             | Normal Transmit<br>Data   | 2 DWORDs | <b>✓</b> | <b>✓</b> | /                   |
|                       |                             | Normal Receive<br>Data    | 2 DWORDs | 1        | 1        | /                   |
|                       |                             | Normal Receive<br>Status  | 2 QUEUEs | _        | <b>✓</b> | /                   |
|                       |                             | Normal IBI Status         | 2 QUEUEs | 1        | _        | 1                   |
|                       |                             | Normal IBI Data           | 6 DWORDs | 1        | 1        | 1                   |

# 25.3.2.2.1 Transfer Method in I<sup>2</sup>C Mode

# (1) Single Buffer transfer

Each process (condition issue, data transfer, ACK / NACK response) is controlled by software.




Figure 25.47 Data handler with single buffer transfer

## 25.3.2.2.2 Transfer Method in I3C Mode

## (1) Normal FIFO Buffer Transfer

I3C autonomously starts transfer when data and command are written.




Figure 25.48 Data handler with normal FIFO buffer transfer

## 25.3.2.3 |2C/|3C Protocol

## 25.3.2.3.1 Communication Protocol

## (1) I<sup>2</sup>C Communication Data Format

The I<sup>2</sup>C bus format consists of 8-bit data and 1-bit acknowledge. The frame following a START condition or Repeated START condition is an address frame used to specify a slave device with which the master device communicates. The specified slave is valid until a new slave is specified or a STOP condition is issued.

Figure 25.49 shows the I<sup>2</sup>C bus format, and Figure 25.50 shows the I<sup>2</sup>C bus timing.




Figure 25.49 I<sup>2</sup>C bus format




Figure 25.50  $I^2C$  bus timing (SLA = 7 bits)

S: START condition. The master device drives the SDAn line low from high level while the SCLn line is at a high level.

SLA: Slave address, by which the master device selects a slave device.

R/W#: Indicates the direction of data transfer: from the slave device to the master device when R/W = 1, or from the master device to the slave device when R/W = 0.

A: Acknowledge. The receive device drives the SDAn line low. (In master transmit mode, the slave device returns acknowledge. In master receive mode, the master device returns acknowledge.)

A#: Not Acknowledge. The receive device drives the SDAn line high.

Sr: Repeated START condition. The master device drives the SDAn line low from the high level after the setup time has elapsed with the SCLn line at the high level.

DATA: Transmitted or received data

P: STOP condition. The master device drives the SDAn line high from low level while the SCLn line is at a high level.

#### (2) I3C Communication Data Format

Figure 25.51 through Figure 25.54 illustrate a typical communication for each of the six I3C Protocols. While these diagrams do not exhaustively illustrate all possible I3C communications, they do serve as useful introductions to the signaling and transmission formatting used in each I3C Protocol.

Figure 25.51 illustrates example communication using I3C Single Data Rate (SDR) coding with Broadcast (0x7E). It shows the Master reading a byte of data from the Slave at Address 0x2B in SDR Mode. From the Bus Free Condition, the Master issues a START by driving the SDA line Low while keeping the SCL line High. It then issues the Broadcast Address (0x7E) followed by RnW (0 for Write). Then the Master turns on a pull-up resistor and goes to Open Drain.

All Slaves ACK by pulling the SDA line Low (in the Figure, pink fill means the Slave is in control of the SDA line at this time). The Master then issues a Repeated START, then the Address of the Slave (0x2B) it wants to read followed by RnW (1 for Read). The Master then turns on a pull-up resistor and goes to Open Drain, allowing the Slave to acknowledge by pulling the SDA line Low. At this point, the Master continues to toggle the SCL line and release the SDA line, allowing the Slave to drive SDA to send one byte of data (0x4A) followed by T. T = 1 informs the Master that there is additional data, whereas T = 0 signals the end. Here there is additional data, so the Slave drives SDA High until SCL goes High, at which time it releases SDA. The Master has the option of holding SDA High with a weak pullup, which signals to the Slave that the Master allows another byte to be transmitted, or to pull SDA Low (while SCL is High – hence a Repeated START), which would signal to the Slave that the Master has terminated the Read and is taking over.




Figure 25.51 Example communication using I3C coding SDR with broadcast (0x7E)

Figure 25.52 illustrates example communication using I3C Single Data Rate (SDR) coding without Broadcast (0x7E). It shows the Master reading a byte of data from the Slave at Address 0x2B in SDR Mode. From the Bus Free Condition, The Master then issues a START, then the Address of the Slave (0x2B) it wants to read followed by RnW (1 for Read).

The Master then turns on a pull-up resistor and goes to Open Drain, allowing the Slave to acknowledge by pulling the SDA line Low. At this point, the Master continues to toggle the SCL line and release the SDA line, allowing the Slave to drive SDA to send one byte of data (0x4A) followed by T. T = 1 informs the Master that there is additional data, whereas T = 0 signals the end. Here there is additional data, so the Slave drives SDA High until SCL goes High, at which time it releases SDA. The Master has the option of holding SDA High with a weak pull-up, which signals to the Slave that the Master allows another byte to be transmitted, or to pull SDA Low (while SCL is High – hence a Repeated START), which would signal to the Slave that the Master has terminated the Read and is taking over.




Figure 25.52 Example communication using I3C coding SDR without broadcast (0x7E)

Figure 25.53 shows the Master issuing a CCC Direct Command to a single Slave. This particular command (GETPID) reads the Provisional ID of a Slave.

From the Bus Free Condition, the Master issues a START by driving the SDA line Low while keeping the SCL line High. It then issues the Broadcast Address (0x7E) followed by RnW (0 for Write). Then the Master turns on a pull-up resistor and goes to Open Drain. All Slaves ACK by pulling SDA Low (in the Figure, pink fill means the Slaves are in control of SDA at this time). The Master then issues the Direct Common Command Code for GETPID (0x8C) followed by parity bit T (odd parity = 0 for 0x8C) then the 7-bit Dynamic Address of the Slave (chosen arbitrarily here to be 0x2B) followed by a RnW bit (1 for Read). Then the Master turns on a pull-up resistor and goes to Open Drain, allowing the Slave at Address 0x2B to ACK by pulling SDA Low, which tells the Master that the Slave Acknowledges the command and will comply. (Alternatively, the Slave may NACK by not pulling SDA Low, which would inform the Master that the Slave will not comply – in this case, that an error occurred.) Following the ACK the Slave outputs its 48-bit PID one byte at a time, and then the Master issues a Repeated START (this part of the waveform sequence is not shown in the Figure).




Figure 25.53 Example communication using I3C coding SDR with CCC direct addressing

Figure 25.54 illustrates example SDR communication with a CCC Broadcast command. The command used in this example sets the Maximum Read Length of all Slaves to 43 bytes (0x002B).

From the Bus Free Condition, the Master issues a START by driving the SDA line Low while keeping the SCL line High. It then issues the Broadcast Address (0x7E) followed by RnW (0 for Write). Then the Master turns on a pull-up resistor and goes to Open Drain. All Slaves ACK by pulling SDA Low (in the Figure, pink fill means the Slaves are in control of SDA at this time). The Master then issues the Broadcast Common Command Code for SETMRL (0x09) followed by parity bit T (odd parity = 1 for 0x09), and then 2 data bytes (MSB first) to define the maximum number of bytes which can be read from a Slave in a single read operation. Each data byte is followed by a T bit (parity bit – odd parity). After this the Master issues a Repeated START.




Figure 25.54 Example communication using I3C coding SDR with CCC broadcast

#### 25.3.2.3.2 Bus Conditions

I3C defines three distinct conditions in which the I3C Bus shall be considered inactive: Bus Free, Bus Available, and Bus Idle (see Figure 25.55).

#### (1) Bus Free Condition

State on the I3C Bus where both the SCL line and the SDA line are High for at least the period set by BFRECDT.FRECYC[8:0] bit.

## (2) Bus Available Condition [I3C mode]

State on the I3C Bus where both the SCL line and the SDA line are High for at least the period set by BAVLCDT.AVLCYC[8:0] bit.

A Slave may only issue a START Request (For example, for an In-Band Interrupt, or for a Master Handoff Request) after a Bus Available Condition.

#### (3) Bus Idle Condition [I3C mode]

State on the I3C Bus where both the SCL line and the SDA line are High for at least the period set by BIDLCDT.IDLCYC[17:0] bit.

A Slave may only issue a START Request (For example, for a Hot-Join) after a Bus Idle Condition.

Specifications are as follows. IDLE needs to be the largest.

BFRECDT.FRECYC[8:0] < BAVLCDT.AVLCYC[8:0] < BIDLCDT.IDLCYC[17:0]




Figure 25.55 Bus conditions

# 25.3.2.3.3 START Condition / Repeated START Condition / STOP Condition Issuing Function

#### (1) Issuing a START Condition

I3C issues a START condition when the CNDCTL.STCND bit is set to 1.

Set the STCND bit to 1 (START condition issuance request) when the BCST.BFREF flag is set to 1 (bus free state).

I3C issues a START condition.

When a START condition is issued normally, I3C automatically shifts to the master transmit mode. A START condition is issued in the following sequence.

[START condition issuance]

- Drive the SDAn line low (high level to low level).
- Ensure the time set in STDBR.SBRHO[7:0] and the START condition hold time.
- Drive the SCLn line low (high level to low level).
- Detect low level of the SCLn line and ensure the low-level period of SCLn line set in STDBR.SBRLO[7:0].

## (2) Issuing a Repeated START Condition

I3C issues a Repeated START condition when the CNDCTL.SRCND bit is set to 1.

When the SRCND bit is set to 1, a Repeated START condition issuance request is made and I3C issues a Repeated START condition when the BCST.BFREF flag = 0 (bus busy state) and the PRSST.CRMS bit = 1 (master mode).

A Repeated START condition is issued in the following sequence.

[Repeated START condition issuance]

- Release the SDAn line.
- Ensure the low-level period of SCLn line set in STDBR.SBRLO[7:0].
- Release the SCLn line (low level to high level).
- Detect a high level of the SCLn line and ensure the time set in STDBR.SBRLO[7:0] and the Repeated START condition setup time.
- Drive the SDAn line low (high level to low level).
- Ensure the time set in STDBR.SBRHO[7:0] and the Repeated START condition hold time.
- Drive the SCLn line low (high level to low level).
- Detect a low level of the SCLn line and ensure the low-level period of SCLn line set in STDBR.SBRLO[7:0].



Note: When issuing Repeated START conditions request, write the slave address to NTDTBP0 after confirming CNDCTL.SRCND = 0. Data written in the period of CNDCTL.SRCND = 1 is not forwarded because retransmission condition before the occurrence.




Figure 25.56 START condition / repeated START condition issue timing (STCND and SRCND bits)

Figure 25.57 shows the operation to issue a Repeated START condition after the master transmission.

[Repeated START condition issuance after the master transmission]

- Initial setting. For details, see section 25.3.3.1. Initial Setting Flow.
- Read the BFREF flag in BCST to check that the bus is open, and then set the STCND bit in CNDCTL to 1 (START condition issuance request). Upon receiving the request, I3C issues a START condition. At the same time, the BFREF flag is automatically set to 0 and the STCNDDF flag in BST is automatically set to 1 and the STCND bit is automatically set to 0. At this time, if the START condition is detected and the internal levels for the SDA output state and the levels on the SDAn line have matched while the STCND bit = 1, I3C recognizes that issuing of the START condition as requested by the STCND bit has been successfully completed, and CRMS and TRMD bits in PRSST is automatically set to 1, placing I3C in master transmit mode. The NTST.TDBEF0 flag is also automatically set to 1 in response to setting of the TRMD bit to 1.
- Check that the NTST.TDBEF0 flag = 1, and then write the value for transmission (the slave address and the R/W# bit) to NTDTBP0. Once the data for transmission are written to NTDTBP0, the TDBEF0 flag is automatically set to 0, the data are transferred from NTDTBP0, and the TDBEF0 flag is again set to 1. After the byte containing the slave address and R/W# bit has been transmitted, the value of the TRMD bit is automatically updated to select master transmit or master receive mode in accord with the value of the transmitted R/W# bit. If the value of the R/W# bit was 0, I3C continues in master transmit mode. Since the BST.NACKDF flag being 1 at this time indicates that no slave device recognized the address or there was an error in communications, write 1 to CNDCTL.SPCND bit to issue a STOP condition. For data transmission with an address in the 10-bit format, start by writing 1111 0, the 2 higher-order bits of the slave address, and W to NTDTBP0 as the first address transmission. Then, as the second address transmission, write the 8 lower-order bits of the slave address to NTDTBP0.
- After confirming that the NTST.TDBEF0 flag = 1, write the data for transmission to the NTDTBP0 register. I3C automatically holds the SCLn line low until the data for transmission are ready, a Repeated START condition is issued or a STOP condition is issued.
- After all bytes of data for transmission have been written to the NTDTBP0 register, wait until the value of the BST.TENDF flag returns to 1, and then, after check that the BST.STCNDDF flag = 1, set the BST.STCNDDF flag to 0.
- Set the SRCND bit in CNDCTL to 1 (Repeated START condition issuance request). Upon receiving the request, I3C issues a Repeated START condition.
- After check that the BST.STCNDDF flag = 1, write the value for transmission (the slave address and the R/W# bit) to NTDTBP0.






Figure 25.57 Repeated START condition issuance after the master transmission timing

## (3) Issuing a STOP Condition

I3C issues a STOP condition when the SPCND bit in CNDCTL is set to 1.

When the SPCND bit is set to 1, a STOP condition issuance request is made and I3C issues a STOP condition when the BCST.BFREF flag = 0 (bus busy state) and the PRSST.MST bit = 1 (master mode).

A STOP condition is issued in the following sequence.

#### [STOP condition issuance]

- Drive the SDAn line low (high level to low level).
- Ensure the low-level period of SCLn line set in STDBR.SBRLO[7:0].
- Release the SCLn line (low level to high level).
- Detect a high level of the SCLn line and ensure the time set in STDBR.SBRHO[7:0] and the STOP condition setup time.
- Release the SDAn line (low level to high level).
- Ensure the time set in STDBR.SBRLO[7:0] and the bus free time.
- Set the BFREF flag to 1 (to release the bus mastership).




Figure 25.58 STOP condition issue timing (SPCND bit)

#### 25.3.2.3.4 Address Match Detection

I3C can set three unique slave addresses in addition to the general call address and host address, and also can set 7- bit or 10- bit slave addresses.

## (1) Slave-Address Match Detection [I<sup>2</sup>C mode]

I3C can set three unique slave addresses, and has a slave address detection function for each unique slave address.

When the SVCTL.SVAEy bit (y = 0) is set to 1, the slave addresses set in the SVDVADy register (y = 0) can be detected.

When I3C detects a match of the set slave address, the corresponding SVST.SVAFy flag (y = 0) is set to 1 at the rising edge of the ninth SCL clock cycle, and the NTST.RDBFF0 flag or the NTST.TDBEF0 flag is set to 1 by the following R/W# bit. This causes a receive data full interrupt (I3Cn\_RX) or transmit data empty interrupt (I3Cn\_TX) to be generated. The SVAFy flag is used to identify which slave address has been specified.

Figure 25.59 and Figure 25.60 show the SVAFy flag set timing in two cases.




Figure 25.59 SVAFy flag set timing with 7-bit address format selected




Figure 25.60 SVAFy flag set timing with 10-bit address format selected

## (2) Detection of the General Call Address [I<sup>2</sup>C mode]

I3C has a facility for detecting the general call address (0000 000 + 0 (write)). This is enabled by setting the SVCTL.GCAE bit to 1.

If the address received after a START or Repeated START condition is issued is 0000 000 + 1 (read) (start byte), I3C recognizes this as the address of a slave device with an all-zero address but not as the general call address.

When I3C detects the general call address, both the SVST.GCAF flag and the NTST.RDBFF0 flag are set to 1 on the rising edge of the ninth cycle of SCL clock. This leads to the generation of a receive data full interrupt (I3Cn\_RX). The value of the GCAF flag can be confirmed to recognize that the general call address has been transmitted.

Operation after detection of the general call address is the same as normal slave receive operation.




Figure 25.61 Timing of GCAF flag setting during reception of general call address

## (3) Device-ID Address Detection [I<sup>2</sup>C mode]

I3C module has a facility for detecting device-ID addresses conformant with the  $I^2C$ -bus specification (Rev.03). When I3C receives 1111 100 as the first byte after a START condition or Repeated START condition was issued with the SVCTL.DVIDE bit set to 1, I3C recognizes the address as a device ID, sets the SVST.DVIDF flag to 1 on the rising edge of the ninth SCL clock cycle when the following R/W# bit = 0, and then compares the second and subsequent bytes with its own slave address. If the address matches the value in the slave address register, I3C sets the corresponding SVST.SVAFy flag (y = 0) to 1.

After that, when the first byte received after a START or Repeated START condition is issued matches the device ID address (1111 100) again and the following R/W# bit = 1, I3C does not compare the second and subsequent bytes and sets the NTST.TDBEF0 flag to 1.

In the device-ID address detection function, I3C sets the DVIDF flag to 0 if a match with I3C's own slave address is not obtained or a match with the device ID address is not obtained after a match with I3C's own slave address and the detection of a Repeated START condition. If the first byte after detection of a START or Repeated START condition matches the device ID address (1111 100) and the R/W# bit = 0, I3C sets the DVIDF flag to 1 and compares the second and subsequent bytes with I3C's slave address. If the R/W# bit = 1, the DVIDF flag holds the previous value and I3C does not compare the second and subsequent bytes. Therefore, the reception of a device-ID address can be checked by reading the DVIDF flag after confirming that TDBEF0 flag = 1.

Furthermore, prepare the device-ID fields (3 bytes: 12 bits indicating the manufacturer + 9 bits identifying the part + 3 bits indicating the revision) that must be sent to the host after reception of a continuous device-ID field as normal data for transmission. For details of the information that must be included in device-ID fields, contact NXP Semiconductors.




Figure 25.62 SVAFy/DVIDF flag set/clear timing during reception of device-ID

# (4) Host Address Detection [I<sup>2</sup>C mode]

I3C has a function to detect the host address while the SMBus is operating. When the SVCTL.HOAE bit is set to 1 while the BFCTL.SMBS bit = 1, I3C can detect the host address (0001 000) in slave receive mode (bits CRMS and TRMD in the PRSST register = 00).

When I3C detects the host address, the SVST.HOAF flag is set to 1 at the rising edge of the ninth SCL clock cycle, and at the same time, the NTST.RDBFF0 flag is set to 1 when the R/W# bit = 0 (Wr bit). This causes a receive data full interrupt (I3C\_RXI2C\_RX) to be generated. The HOAF flag is used to recognize that the host address was sent from the smart battery or other devices.

If the bit following the host address (0001 000) is an Rd bit (R/W# bit = 1), I3C can also detect the host address. After the host address is detected, I3C operates in the same manner as normal slave operation.




Figure 25.63 HOAF flag set timing during reception of host address

## (5) Hs-mode master code Detection [I<sup>2</sup>C mode]

IIC has a facility for detecting the Hs-mode master code (0000 1XXXb). When IIC receives the Hs-mode master code (0000 1XXXb) as the first byte after a START condition was issued with the SVCTL.HSMCE bit set to 1, this module recognizes the address as the Hs-mode master code, sets the SVST.HSMCF flag to 1 on the rising edge of the ninth SCL clock cycle. The first byte after Repeated START after NACK response to Hs-mode master code is recognized as a slave address and compared with the slave address set by SVDVADy.SVAD[9:0] (y = 0). When IIC detects a match of the set slave address, the corresponding SVST.SVAFy flag (y = 0) is set to 1 at the rising edge of the ninth SCL clock cycle, and the NTST.RDBFF0 flag or the NTST.TDBEF0 flag is set to 1 by the following R/W# bit. This causes a receive data full interrupt (IICn\_RX) or transmit data empty interrupt (IICn\_TX) to be generated. The SVAFy flag is used to identify which slave address has been specified. The SVST.HSMCF flag is cleared to 0 when the STOP condition is detected.

Note: If the Hs-mode master code (0000 1XXXb) is received with the SVCTL.HSMCE bit set to 0, other patterns are ignored until the STOP condition is detected.




Figure 25.64 SVAFy/HSMCF Flag Set Timing during Reception of Hs-mode master code

## (6) CCC detection function [I3C mode]

- In case of Broadcast CCC
  - 1. It receives Broadcast Address (0x7E) and R/W# = 0 after START condition or Repeated START.
  - 2. Respond to ACK.
  - 3. Receive Common Command Code (CCC).
  - 4. In accordance with the CCC, the following data is stored. (Storage destination: see Table 25.11)
  - 5. Store the Receive Status Descriptor into the Receive Status Queue.
- In case of Broadcast CCC (ENTDAA)
  - 1. It receives Broadcast Address (0x7E) and R/W# = 0 after START condition.
  - 2. Respond to ACK.
  - 3. Receive ENTDAA.
  - 4. If receives Broadcast Address (0x7E) and R/W# = 1 after Repeated START.
  - 5. When the Dynamic Address is not assigned, ACK response is done.
  - 6. This Provisional ID (SDCTPIDH[31:0], SDCTPIDL[15:0]), BCR (SVDCT.TBCR[7:0]) and DCR (SVDCT.TDCR[7:0]) are transmitted.
  - 7. When winning the arbitration in a transmission of the above Step 6, the dynamic address following that is received. When losing arbitration in a transmission of the above Step 6, processing of Step 6 is repeated from Step 4.
  - 8. When parity of the Dynamic Address is valid, ACK response is done.
  - 9. When parity of the Dynamic Address is invalid, NACK replies, and repeat the process from Steps 4 to 7.
  - 10. SDATBAS0.SDDYAD[7:0] is renewed and the SVDVAD0.SDYADV bit is set to 1.

- 11. Upon detecting the STOP condition, Store the Receive Status Descriptor into the Receive Status Queue.
- In case of Direct Write CCC
  - 1. It receives Broadcast Address (0x7E) and R/W# = 0 after START condition or Repeated START.
  - 2. Respond to ACK.
  - 3. Receive Common Command Code (CCC).
  - 4. Receive Dynamic Address and R/W# = 0 after Repeated START.
  - Compare the received Dynamic Address with the assigned Dynamic Address, and if it matches, I3C responds with ACK.
    - If they do not match, it responds with NACK and waits for Repeated START or STOP.
  - 6. In accordance with the CCC, the following data is stored. (Storage destination: see Table 25.11)
  - 7. Store the Receive Status Descriptor into the Receive Status Queue.
- In case of Direct Read CCC
  - 1. It receives Broadcast Address (0x7E) and R/W# = 1 after START condition or Repeated START.
  - 2. Respond to ACK.
  - 3. Receive Common Command Code (CCC).
  - 4. Receive Dynamic Address and R/W# = 1 after Repeated START.
  - Compare the received Dynamic Address with the assigned Dynamic Address, and if it matches, I3C responds with ACK.
    - If they do not match, it responds with NACK and waits for Repeated START or STOP.
  - 6. Respond from SFR according to CCC. (Responding CCC: see Table 25.11)
  - 7. Store the Receive Status Descriptor into the Receive Status Queue.

Table 25.11 Common command code operation (1 of 2)

| Command Code | CCC Type     | Command Name | With Data | Auto Response | Storage |
|--------------|--------------|--------------|-----------|---------------|---------|
| 0x00         | Broadcast    | ENEC         | Yes       | _             | SFR     |
| 0x01         | Broadcast    | DISEC        | Yes       | _             | SFR     |
| 0x02         | Broadcast    | ENTAS0       | No        | _             | SFR     |
| 0x03         | Broadcast    | ENTAS1       | No        | _             | SFR     |
| 0x04         | Broadcast    | ENTAS2       | No        | _             | SFR     |
| 0x05         | Broadcast    | ENTAS3       | No        | _             | SFR     |
| 0x06         | Broadcast    | RSTDAA       | No        | _             | SFR     |
| 0x07         | Broadcast    | ENTDAA       | Yes       | Yes           | SFR     |
| 0x08         | Broadcast    | DEFSLVS      | Yes       | _             | FIFO    |
| 0x09         | Broadcast    | SETMWL       | Yes       | _             | SFR     |
| 0x0A         | Broadcast    | SETMRL       | Yes       | _             | SFR     |
| 0x0B         | Broadcast    | ENTTM        | Yes       | _             | SFR     |
| 0x29         | Broadcast    | SETAASA      | No        | _             | SFR     |
| 0x80         | Direct Write | ENEC         | Yes       | _             | SFR     |
| 0x81         | Direct Write | DISEC        | Yes       | _             | SFR     |
| 0x82         | Direct Write | ENTAS0       | No        | _             | SFR     |
| 0x83         | Direct Write | ENTAS1       | No        | _             | SFR     |
| 0x84         | Direct Write | ENTAS2       | No        | _             | SFR     |
| 0x85         | Direct Write | ENTAS3       | No        | _             | SFR     |
| 0x86         | Direct Write | RSTDAA       | No        | _             | SFR     |

Table 25.11 Common command code operation (2 of 2)

| Command Code | CCC Type     | Command Name | With Data | Auto Response | Storage |
|--------------|--------------|--------------|-----------|---------------|---------|
| 0x87         | Direct Write | SETDASA      | Yes       | _             | SFR     |
| 0x88         | Direct Write | SETNEWDA     | Yes       | _             | SFR     |
| 0x89         | Direct Write | SETMWL       | Yes       | _             | SFR     |
| 0x8A         | Direct Write | SETMRL       | Yes       | _             | SFR     |
| 0x8B         | Direct Read  | GETMWL       | _         | Yes           | SFR     |
| 0x8C         | Direct Read  | GETMRL       | _         | Yes           | SFR     |
| 0x8D         | Direct Read  | GETPID       | _         | Yes           | SFR     |
| 0x8E         | Direct Read  | GETBCR       | _         | Yes           | SFR     |
| 0x8F         | Direct Read  | GETDCR       | _         | Yes           | SFR     |
| 0x90         | Direct Read  | GETSTATUS    | _         | Yes           | SFR     |
| 0x91         | Direct Read  | GETACCMST    | _         | Yes           | SFR     |
| 0x94         | Direct Read  | GETMXDS      | _         | Yes           | SFR     |

## 25.3.2.3.5 Arbitration-Lost Detection [I<sup>2</sup>C mode]

In addition to the normal arbitration-lost detection function defined by the I<sup>2</sup>C-bus specification, the I3C has functions to prevent double-issue of a start condition, to detect arbitration-lost during transmission of NACK, and to detect arbitration-lost in slave transmit mode.

#### (1) Master Arbitration-Lost Detection (MALE Bit)

The I3C drives the SDAn line low to issue a start condition. However, if the SDAn line has already been driven low by another master device issuing a start condition, this module causes arbitration to be lost, so priority is given to transfer by the other master device. Similarly, if the CNDCTL.STCND bit is set to 1 while the BCST.BFREF flag is 0 (bus busy state), arbitration is lost, so priority is given to transfer by the other master device. No start condition is issued in this case.

When a start condition is issued successfully, if the data for transmission including the address bits (the internal SDA output level) and the level on the SDAn line do not match (the high output as the internal SDA output, that is, the SDA pin is in the high-impedance state) and the low level is detected on the SDAn line, the I3C loses in arbitration.

I3C detects master arbitration-lost when the following conditions are met while the BSTE.ALE bit = 1 and the BFCTL.MALE bit = 1 (master arbitration-lost detection enabled).

If arbitration of mastership is lost, I3C immediately enters slave receive mode.

If a slave address (including the general call address) matches its own address at this time, I3C continues in slave operation.

[Conditions for master arbitration-lost]

- Non-matching of the internal level for output on SDA and the level on the SDAn line after a START condition was issued by setting the CNDCTL.STCND bit to 1 while the BCST.BFREF flag was set to 1 (erroneous issuing of a START condition)
- Setting of the CNDCTL.STCND bit to 1 (START condition double-issue error) while the BFREF flag is set to 0

Note: I3C does not issue a START condition.

• When the transmit data excluding acknowledge (internal SDA output level) does not match the level on the SDAn line in master transmit mode (bits CRMS and TRMD in the PRSST register = 11)




Figure 25.65 Examples of master arbitration-lost detection (MALE = 1)




Figure 25.66 Arbitration-lost detection when a START condition is issued (MALE = 1)

## (2) Arbitration-Lost Detection during NACK Transmission (NALE Bit)

The I3C has a function to cause arbitration to be lost if the internal SDA output level does not match the level on the SDAn line (the high output as the internal SDA output; i.e. the SDAn pin is in the high-impedance state) and the low level is detected on the SDAn line during transmission of NACK in receive mode. Arbitration is lost due to a conflict of NACK transmission and ACK transmission when two or more master devices receive data from the same slave device simultaneously in a multi-master system. Such conflict occurs when multiple master devices send/receive the same information through a single slave device.




Figure 25.67 Example of arbitration-lost detection during transmission of NACK (NALE = 1)

The following section explains arbitration-lost detection using an example where two master devices (master A and master B) and a single slave device are connected through the bus. In this example, master A receives 2 bytes of data from the slave device, and master B receives 4 bytes of data from the slave device.

If master A and master B access the slave device simultaneously, because the slave address is identical, arbitration is not lost in both master A and master B during access to the slave device. Therefore, both master A and master B recognize that they have obtained the bus mastership and operate as such. In this example,, master A sends NACK when it has received 2 final bytes of data from the slave device. Meanwhile, master B sends ACK because it has not received the necessary 4 bytes of data. At this time, the NACK transmission from master A and the ACK transmission from master B conflict. In general, if a conflict like this occurs, master A cannot detect ACK transmitted by master B and issues a stop condition. Therefore, the issuance of the stop condition conflicts with the SCL clock output of master B, which disturbs communication.

When this module receives ACK during transmission of NACK, it detects a defeat in conflict with other master devices and causes arbitration to be lost.

If arbitration is lost during transmission of NACK, this module is immediately released from the slave-matched state and enters slave receive mode. This prevents a stop condition from being issued, preventing a communication failure on the bus.

Similarly, in the ARP command processing of SMBus, the function to detect loss of arbitration during transmission of NACK is also available for eliminating the extra clock cycle processing (such as FFh transmission processing) necessary if the UDID (Unique Device Identifier) of assign address does not match in the Get UDID (general) processing after the Assign Address command.

The I3C detects arbitration-lost during transmission of NACK when the following condition is met while the BSTE.ALE bit = 1 and the BFCTL.NALE bit = 1 (arbitration-lost detection during NACK transmission enabled).

[Condition for arbitration-lost during NACK transmission]

• When the internal SDA output level does not match the SDAn line (ACK is received) during transmission of NACK (ACKCTL.ACKT bit = 1)

## (3) Slave Arbitration-Lost Detection (SALE Bit)

The I3C has a function to cause arbitration to be lost if the data for transmission (the internal SDA output level) and the level on the SDAn line do not match (the high output as the internal SDA output, that is, the SDAn pin is in the high impedance state) and the low level is detected on the SDAn line in slave transmit mode. This arbitration-lost detection function is mainly used when transmitting a UDID (Unique Device Identifier) over an SMBus.

If arbitration is lost during transmission of DATA, this module is immediately released from the slave-matched state and enters slave receive mode. This function can detect conflicts of data during transmission of UDIDs over an SMBus and eliminate subsequent redundant processing (processing for the transmission of 0xFF).

The I3C detects slave arbitration-lost when the following condition is met while the BSTE.ALE bit = 1 and the BFCTL.SALE bit = 1 (slave arbitration-lost detection enabled).

[Condition for slave arbitration-lost]

• When the transmit data excluding acknowledge (internal SDA output level) does not match the level on the SDAn line in slave transmit mode (bits CRMS and TRMD in the PRSST register = 01).




Figure 25.68 Example of slave arbitration-lost detection (SALE = 1)

## 25.3.2.3.6 Clock Stretching [I<sup>2</sup>C mode]

#### (1) Function to Prevent Wrong Transmission of Transmit Data

When data have not been written to the  $I^2C$  bus transmit data register (NTDTBP0) with I3C in transmission mode (PRSST.TRMD = 1), the SCLn line is automatically held at the low level over the intervals shown below. This low-hold period is extended until data for transmission have been written, which prevents the unintended transmission of erroneous data.

#### Master transmit mode

- Low-level interval after a START condition or Repeated START condition is issued
- Low-level interval between the ninth clock cycle of one transfer and the first clock cycle of the next

#### Slave transmit mode

• Low-level interval between the ninth clock cycle of one transfer and the first clock cycle of the next




Figure 25.69 Automatic low-hold operation in transmit mode

#### (2) NACK Reception Transfer Abort Function

I3C has a function to abort transfer operation when NACK is received in transmit mode (PRSST.TRMD = 1). This function is enabled when the BSTE.NACKDE bit is set to 1 (transfer abort enabled). If the next transmit data has already been written (NTST.TDBEF0 = 0) when NACK is received, next data transmission at the falling edge of the ninth SCL clock cycle is automatically aborted. This prevents the SDAn line output level from being held low when the MSB of the next transmit data is 0.

If the transfer operation is aborted by this function (BST.NACKDF = 1), transmit operation and receive operation are discontinued. To restore transmit/receive operation, be sure to set the NACKDF flag to 0. In master transmit mode, restore operation using either of the methods below:

- After issuing a Repeated START condition, set the NACKDF flag to 0
- After issuing a STOP condition, set the NACKDF flag to 0 and then issue a START condition




Figure 25.70 Abort of data transfer when NACK is received (NACKE = 1)

## (3) Function to Prevent Failure to Receive Data

If response processing is delayed when receive data (NTDTBP0) read is delayed for a period of one transfer frame or more with receive data full (NTST.RDBFF0 = 1) in receive mode (PRSST.TRMD = 0), I3C holds the SCLn line low automatically immediately before the next data is received to prevent failure to receive data.

This function to prevent failure to receive data using the automatic low-hold function is also enabled even if the read processing of the final receive data is delayed and, in the meantime, I3C's own slave address or another slave address is received after a STOP condition is issued.

Sections in which the SCLn line is held low can be selected with a combination of the RWE and ACKTWE bits in SCSTRCTL.

#### (a) 1-Byte Receive Operation and Automatic Low-Hold Function Using the RWE Bit

When the SCSTRCTL.RWE bit is set to 1, I3C performs 1-byte receive operation using the RWE bit function.

Furthermore, when the SCSTRCTL.ACKTWE bit = 0, I3C automatically sends the ACKCTL.ACKT bit value for the acknowledge bit in the period from the falling edge of the eighth SCL clock cycle to the falling edge of the ninth SCL clock cycle, and automatically holds the SCLn line low at the falling edge of the ninth SCL clock cycle using the RWE bit function. This low-hold is released by reading data from NTDTBP0, which enables bytewise receive operation.

The RWE bit function is enabled for receive frames after a match with I3C's own slave address (including the general call address and host address) is obtained in master receive mode or slave receive mode.

# (b) 1-Byte Receive Operation (ACK/NACK Transmission Control) and Automatic Low-Hold Function Using the ACKTWE Bit

When the SCSTRCTL.ACKTWE bit is set to 1, I3C performs 1-byte receive operation using the ACKTWE bit function.

When the ACKTWE bit is set to 1, the NTST.RDBFF0 flag (receive data full) is set to 1 at the rising edge of the eighth SCL clock cycle, and the SCLn line is automatically held low at the falling edge of the eighth SCL clock cycle. This lowhold

is released by writing a value to the ACKCTL.ACKT bit, but cannot be released by reading data from NTDTBP0, which enables receive operation by the ACK/NACK transmission control according to the data received in byte units.

The ACKTWE bit function is enabled for receive frames after a match with I3C's own slave address (including the general call address and host address) is obtained in master receive mode or slave receive mode.




Figure 25.71 Automatic low-hold operation in receive mode (using ACKTWE and RWE bits)

## 25.3.2.3.7 Clock Stalling [I3C mode]

I3C has the function of stalling the SCL during the SCL Low period.

The SCL stall control is described in the table below.

Table 25.12 I3C clock stalling (1 of 2)

| Clock stalling condition            | Clock stalling control     | Clock stalling period                                    |
|-------------------------------------|----------------------------|--|
| I3C Transfer, ACK/NACK Phase        | SCSTLCTL.ACKPE bit setting | During the count period of SCSTLCTL.STLCYC [15: 0] value |
|                                     | Transmit Data FIFO Empty   | Until data is written to the TX FIFO                     |
|                                     | Receive Data FIFO Full     | Until data is read from the RX FIFO                      |
| I3C Write Data Transfer, Parity Bit | SCSTLCTL.PARPE bit setting | During the count period of SCSTLCTL.STLCYC [15: 0] value |
|                                     | Transmit Data FIFO Empty   | Until data is written to the TX FIFO                     |
| I3C Read Transfer, Transition Bit   | SCSTLCTL.TRAPE bit setting | During the count period of SCSTLCTL.STLCYC [15: 0] value |
|                                     | Receive Data FIFO Full     | Until data is read from the RX FIFO                      |

Table 25.12 I3C clock stalling (2 of 2)

| Clock stalling condition | Clock stalling control    | Clock stalling period                                    |
|--------------------------|---------------------------|--|
| Assigned Address Phase   | SCSTLCTL.AAPE bit setting | During the count period of SCSTLCTL.STLCYC [15: 0] value |

The following figure shows the stalling timing of each Condition.

## (1) I3C Transfer, ACK/NACK Phase




Figure 25.72 Master clock stalling in ACK phase

## (2) I3C Write Data Transfer, Parity Bit




Figure 25.73 Master clock stalling in write parity bit

## (3) I3C Read Transfer, Transition Bit




Figure 25.74 Master clock stalling in T-bit before next read data




Figure 25.75 Master clock stalling in T-bit before STOP




Figure 25.76 Master clock stalling in low T-bit before repeated START

(4) Dynamic Address Assignment, First Bit of Assigned Address




Figure 25.77 Master clock stalling in dynamic address first bit

## 25.3.2.3.8 In-Band Interrupt [I3C mode]

I3C detects In-Band Interrupt in the arbitrated Address Header following a START condition (but not following a Repeated START). If START Request (SDA Low Drive) is issued from Slave Device, I3C drives SCL low and completes START condition. After that, it supplies SCL and receives In-Band Interrupt Request.

The In-Band Interrupt to be detected is classified into the following three types.

- Slave Interrupt Request
- Mastership Request
- Hot-Join Event

The operation when detecting each In-Band Interrupt is described below.

## (1) Slave Interrupt Request

- 1. Detect Slave Address with RnW bit High in Address Header.
- 2. Compare the detected Slave Address with the DVDYAD[7:0] in each DAT (DATBASm register).
- 3. When it does not match DAT.DVDYAD[7:0]:

Responds NACK, then issues the STOP condition.

When it matches the DAT.DVDYAD[7:0] bits and the DAT.DVSIRRJ bit = 1:

It operates in the following order:

- (a) Responds NACK.
- (b) Issues Repeated START condition, then automatically issues Direct DISEC CCC to the detected Slave.
- (c) Issues the STOP condition.

When it matches the DAT.DVDYAD[7:0] bits and the DAT.DVSIRRJ bit = 0: Responds ACK.

4. When DAT.DVIBIPL = 0:

Issues the STOP condition.

When DAT.DVIBIPL = 1:

Drives the SCL to receive the IBI Data from the Slave following the ACK response and receives IBI Data.

It stores the received IBI Data into the IBI Data Queue.

Each time IBI Data of the size set by the NQTHCTL.IBIDSSZ[7:0] bits is received, the IBI Status Descriptor is stored in the IBI Status Queue.

- 5. After detection of Low of T-bit following IBI Data, issues STOP condition.
- 6. After issues of STOP condition

NACK response:

- If IBINCTL.NRSIRCTL = 0, the IBI Status Descriptor is not stored into the IBI Status Queue.
- If IBINCTL.NRSIRCTL = 1, the IBI Status Descriptor is stored into the IBI Status Queue.

#### ACK response:

Stores the IBI Status Descriptor into the IBI Status Queue.




Figure 25.78 Slave interrupt request : ACK and DVIBIPL = 1




Figure 25.79 Slave interrupt request : ACK and DVIBIPL = 0




Figure 25.80 Slave interrupt request : NACK (not match the SDDYAD[7:0] of DAT) and NRSIRCTL = 0




Figure 25.81 Slave interrupt request : NACK (DVSIRRJ = 1) and NRSIRCTL = 1 (1/2)




Figure 25.82 Slave interrupt request: NACK (DVSIRRJ = 1) and NRSIRCTL = 1 (2/2)

#### (2) Mastership Request

- 1. Detect Slave Address with RnW bit Low in Address Header.
- 2. Compare the detected Slave Address with the DVDYAD[7:0] in each DAT (DATBAS register).
- 3. When it does not match DAT.DVDYAD[7:0]:

Rresponds NACK, then issues the STOP condition.

When it matches the DAT.DVDYAD[7:0] bits and Device Role[1:0] in RBCR (MSDCTm) is other than I3C Master (01):

Responds NACK, then issues the STOP condition.

When it matches the DAT.DVDYAD[7:0] bits and Device Role[1:0] in RBCR (MSDCTm) is I3C Master (01):

- When DAT.DVMRRJ = 1
   It operates in the following order.
  - (a) Responds NACK.
  - (b) Issued Repeated START condition and automatically issues Direct DISEC CCC to the detected Slave.
  - (c) Issues the STOP condition.

- When DAT.DVMRRJ = 0 Responds ACK, then issues STOP condition.
- 4. After issues of STOP condition,

#### NACK response:

- If IBINCTL.NRMRCTL = 0, the IBI Status Descriptor is not stored into the IBI Status Queue.
- If IBINCTL.NRMRCTL = 1, the IBI Status Descriptor is stored into the IBI Status Queue.

#### ACK response:

Stores the IBI Status Descriptor into the IBI Status Queue.




Figure 25.83 Mastership request : ACK




Figure 25.84 Mastership request : NACK (not match the DVDYAD[7:0] of DAT) and NRMRCTL = 1




Figure 25.85 Mastership request : NACK (Device Role[1:0] is not 01 (I3C master)) and NRMRCTL = 0




Figure 25.86 Mastership request : NACK (DVMRRJ = 1) and NRMRCTL = 1 (1/2)




Figure 25.87 Mastership request : NACK (DVMRRJ = 1) and NRMRCTL = 1 (2/2)

## (3) Hot-Join Event

- 1. Detect the Hot-Join Address (0x02) with RnW bit Low in the Address Header.
- 2. When BCTL.HJACKCTL = 1, It operates in the following order.
  - (a) Responds NACK.
  - (b) Issues Repeated START condition and automatically issues Broadcast DISEC CCC.
  - (c) Issues the STOP condition.

When BCTL.HJACKCTL = 0, Responds ACK, then issues STOP condition.

3. After issues of STOP condition,

NACK response:

- If IBINCTL.NRHJCTL = 0, the IBI Status Descriptor is not stored into the IBI Status Queue.
- If IBINCTL.NRHJCTL = 1, store the IBI Status Descriptor into the IBI Status Queue.

#### ACK response:

Stores the IBI Status Descriptor into the IBI Status Queue.




Figure 25.88 Hot-join event : ACK




Figure 25.89 Hot-join event : NACK (HJACKCTL = 1) and NRHJCTL = 0




Figure 25.90 Hot-join event : NACK (HJACKCTL = 1) and NRHJCTL = 1

#### 25.3.2.3.9 Port Control

## (1) Extra SCL Clock Cycle Output Function

In master mode, I3C module has a facility for the output of extra SCL clock cycles to release the SDAn line of the slave device from being held at the low level due to the master being out of synchronization with the slave device.

This function is mainly used in master mode to release the SDAn line of the slave device from the state of being fixed to the low level by including extra cycles of SCL output from I3C with single cycles of the SCL clock as the unit in the case of a bus error where I3C cannot issue a Repeated START condition or a STOP condition because the slave device is holding the SDAn line at the low level. Do not use this facility in normal situations. Using it when communications are proceeding correctly will lead to malfunctions.

When the OUTCTL.EXCYC bit is set to 1, an additional clock pulse at the frequency set by the REFCKCTL.IREFCKS[2:0] bits and the STDBR.SBRHO[7:0] and STDBR.SBRLO[7:0] registers is output from the SCLn pin. After output of this clock pulse, the EXCYC bit automatically becomes 0. After confirming that the EXCYC bit is 0, wait for the setup time of the Repeated START condition or STOP condition, and then confirm the detection of the Repeated START condition or STOP condition is not detected, consecutive additional clock pulses can be output by writing 1 to the EXCYC bit again.

When I3C module is in master mode and the slave device is holding the SDAn line at the low level because synchronization with the slave device has been lost due to the effects of noise, etc., the output of a Repeated START condition or a STOP condition is not possible. The facility for output of an extra cycle of the SCL clock can be used to output extra cycles of SCL one by one to make the slave device release the SDAn line from being held at the low level, thus recovering the bus from an unusable state. Release of the SDAn line by the slave device can be monitored by reading the SDILV bit in PRSTDBG. After the SDAn line has been released by the slave device, the preset of a Repeated START condition or a STOP condition is issued.

Use this function with the BFCTL.MALE bit set to 0 (master arbitration-lost detection is disabled).

[Output conditions for using the EXCYC bit in OUTCTL]

- When the bus is free (BFREF flag in BCST = 1) or in master mode (CRMS bit = 1 in PRSST and BFREF flag = 0 in BCST)
- When the communication device does not hold the SCLn line low

Figure 25.91 shows the operation timing of the extra SCL clock cycle output function (EXCYC bit).




Figure 25.91 Extra SCL clock cycle output function (EXCYC bit)

# 25.3.2.3.10 SMBus Operation [I<sup>2</sup>C mode]

I3C is available for data communication conforming to the SMBus (Version 2.0). To perform SMBus communication, set the BFCTL.SMBS bit to 1. To use the transfer rate within a range of 10 kbps to 100 kbps of the SMBus specification, set the REFCKCTL.IREFCKS[2:0] bits, the STDBR.SBRHO[7:0] bits, and the STDBR.SBRLO[7:0] bits. In addition, determine the values of the OUTCTL.SDODCS bit and the OUTCTL.SDOD[2:0] bits to meet the data hold time specification

of 300 ns or more. If I3C is used only as an  $I^2C$  slave device, the transfer rate setting is not necessary, whereas the STDBR.SBRLO[7:0] bits needs to be set to a value longer than the data setup time (250 ns).

For the SMBus device default address (1100 001), use one of the slave device address table basic registers 0 (SDATBASy.SDSTAD[6:0] bits (y = 0), and set the corresponding SDATBASy.SDADLS bit (7-bit/10-bit address format select) (y = 0) to 0 (7-bit address format).

When transmitting the UDID (Unique Device Identifier), set the BFCTL.SALE bit to 1 to enable the slave arbitrationlost detection function.

#### (1) SMBus Timeout Measurement

#### (a) Measuring timeout of slave device

The following period (timeout interval: T<sub>LOW;SEXT</sub>) must be measured for slave devices in SMBus communication.

• From START condition to STOP condition

To measure timeout for slave devices, measure the period from START condition detection to STOP condition detection with the GPT timer using a START condition detection interrupt (I3Cn\_EEI) and STOP condition detection interrupt (I3Cn\_EEI) of I3C. The measured timeout period must be within the total clock low-level period [slave device] T<sub>LOW:SEXT</sub>: 25 ms (max.) of the SMBus specification.

If the time measured with the GPT exceeds the clock low-level detection timeout  $T_{TIMEOUT}$ : 25 ms (min.) of the SMBus specification, the slave device must release the bus by writing 1 to the RSTCTL.INTLRST bit to issue an internal reset of I3C. When an internal reset is issued, I3C stops driving the bus for the SCLn pin and SDAn pin and make the SCLn/SDAn pin outputs high-impedance, which releases the bus.

(b) Measuring timeout of master device

The following periods (timeout interval: T<sub>LOW:MFXT</sub>) must be measured for master devices in SMBus communication.

- From START condition to acknowledge bit
- Between acknowledge bits
- From acknowledge bit to STOP condition

To measure timeout for master devices, measure these periods with the GPT timer using a START condition detection interrupt (I3Cn\_EEI), STOP condition detection interrupt (I3Cn\_EEI), and transmit end interrupt (I3Cn\_TEND) or receive data buffer full interrupt (I3Cn\_RX) of I3C. The measured timeout period must be within the total clock lowlevel extended period (master device)  $T_{LOW:MEXT}$ : 10 ms (max.) of the SMBus specification, and the total of all  $T_{LOW:MEXT}$  from START condition to STOP condition must be within  $T_{LOW:SEXT}$ : 25 ms (max.).

For the ACK receive timing (rising edge of the ninth SCL clock cycle), monitor the BST.TENDF flag in master transmit mode (master transmitter) and the NTST.RDBFF0 flag in master receive mode (master receiver). For this reason, perform bytewise transmit operation in master transmit mode, and hold the SCSTRCTL.ACKTWE bit 0 until the byte just before reception of the final byte in master receive mode. While the ACKTWE bit = 0, the RDBFF0 flag is set to 1 at the rising edge of the ninth SCL clock cycle.

If the period measured with the GPT exceeds the total clock low-level extended period (master device)  $T_{LOW:MEXT}$ : 10 ms (max.) of the SMBus specification or the total of measured periods exceeds the clock low-level detection timeout  $T_{TIMEOUT}$ : 25 ms (min.) of the SMBus specification, the master device must stop the transaction by issuing a STOP condition. In master transmit mode, immediately stop the transmit operation (writing data to NTDTBP0).






Figure 25.92 SMBus timeout measurement

## (2) Packet Error Code (PEC)

This MCU incorporates a CRC calculator. The CRC calculator enables transmission of a packet error code (PEC) or checking the received data of the SMBus in data communication of I3C. For the CRC generating polynomials of the CRC calculator, see section 27, Cyclic Redundancy Check (CRC).

The PEC data in master transmit mode can be generated by writing all transmit data to the CRC data input register (CRCDIR) in the CRC calculator.

The PEC data in master receive mode can be checked by writing all receive data to CRCDIR in the CRC calculator and comparing the obtained value in the CRC data output register (CRCDOR) with the received PEC data.

To send ACK or NACK according to the match or mismatch result when the final byte is received as a result of the PEC code check, set the SCSTRCTL.ACKTWE bit to 1 before the rising edge of the eighth SCL clock cycle during reception of the final byte, and hold the SCLn line low at the falling edge of the eighth clock cycle.

#### (3) SMBus Host Notification Protocol (Notify ARP Master Command)

In communications over an SMBus, a slave device can temporarily act as a master device to notify the SMBus host (or ARP master) of its own slave address or to request its own slave address from the SMBus host.

For a product of this MCU to operate as an SMBus host (or ARP master), the host address (0001 000) sent from the slave device must be detected as a slave address, so I3C has a function for detecting the host address. To detect the host address as a slave address, set the BFCTL.SMBS bit and the SVCTL.HOAE bit to 1. Operation after the host address has been detected is the same as normal slave operation.

## 25.3.2.3.11 Common Command Codes (CCC) [I3C mode]

For the common command code (CCC), refer to 5.1.9 Common Command Codes (CCC) in MIPI I3C Specification v1.0. This I3C is based on Table 15 I3C Common Command Codes in 5.1.9.3 Common Command Definitions of MIPI I3C Specification v1.0.

Note: MCU Ver.1 has the following restriction and workaround. The restriction and workaround are not required for MCU Ver.2.

Command Code 0xE0-0xFE Vendor Extension-Direct CCCs defined are not supported.

The MIPI reserved area and Vendor Extension area of Command Code are not supported.

Do not use an unsupported CCC when using this module with I3C Slave.

If the I3C Master must use an unsupported CCC, use the added CCC after using ENTASx CCC to put this module to Sleep mode.



Note: For MCU Ver.2, the MIPI Reserved area and Vendor Extension area of Command Code are described below. I3C Master mode:

When sending CCCs in the MIPI Reserved area and Vendor Extension area from the I3C Master, only Broadcast / Direct SET CCCs using the Immediate Transfer Command can be sent. Sending Direct GET CCC is not supported.

I3C Slave mode:

Only Broadcast / Direct SET CCC can be received for CCC in MIPI Reserved area and Vendor Extension area. Receiving Direct GET CCC is not supported.

## 25.3.2.4 Error Detection

## 25.3.2.4.1 SDR Error Detection and Recovery Methods for I3C Slave Devices [I3C mode]

The seven error types summarized in Table 25.13 are supported for all I3C slave devices. Each error type is further explained below the table.

Table 25.13 SDR slave error types

| Error type    | Description  | Error detection method   | Error recovery method   |
|---------------|--|--|---|
| S0            | Broadcast address/W (= 0x7E/W) or Dynamic address/RW | Detect any of the following:<br>0x3E / W<br>0x5E / W<br>0x6E / W<br>0x76 / W<br>0x7A / W<br>0x7C / W<br>0x7F / W<br>0x7E / R                                       | Enable HDR EXIT Detector and ignore all other patterns  |
| S1            | CCC code   | Parity check, using T-Bit  | Enable HDR EXIT detector and neglect other patterns   |
| S2            | Write data   | Parity check, using T-Bit  | Enable STOP detector and neglect other patterns   |
| S3            | Assigned address during Dynamic address arbitration  | Parity check, using PAR Bit  | Generate NACK (after PAR),<br>then wait for another Repeated<br>START and 7E/R to re-transmit<br>the Provisional ID |
| S4            | 0x7E/R after Sr during Dynamic address arbitration   | Detect any value other than<br>0x7E/R after Sr during Dynamic<br>Address Arbitration   | Generate NACK (after 0x7E/R),<br>then enable STOP Detector and<br>ignore all other patterns                         |
| S5            | Transaction after detecting CCC                      | Detect illegally formatted CCC   | Generate NACK (after Slave<br>Address), then enable STOP<br>Detector and ignore all other<br>patterns               |
| S6 (optional) | Monitoring error                                     | Slave detects (through<br>monitoring) that transmitted Data<br>differs from what it intended to<br>transmit (Does not apply during<br>Dynamic address arbitration) | Stop the transmission, then enable STOP Detector and ignore all other patterns                                      |

# 25.3.2.4.2 SDR Error Detection and Recovery Methods for I3C Master Devices [I3C mode]

The two error types summarized in Table 25.14 are supported for all I3C master devices. Each error type is further explained below the table.

Table 25.14 SDR master error types (1 of 2)

| Error type | Description                   | Error detection method | Error recovery method   |
|------------|-------------------------------|------------------------|---|
| МО         | Transaction after sending CCC | , ,                    | Stop the transmission, then send STOP and retry the transmission. |



Table 25.14 SDR master error types (2 of 2)

| Error type    | Description                             | Error detection method   | Error recovery method  |
|---------------|---|--|--|
| M1 (optional) | Monitoring error                        | Master detects (through monitoring) transmitted data different from what it intended to transmit (Does not apply during Dynamic address arbitration) | Stop the transmission, then send STOP and retry the transmission.          |
| M2            | No response to Broadcast address (0x7E) | Master detects NACK after<br>Broadcast address (0x7E)<br>transmission  | Upon detection of NACK, master transmits HDR exit pattern followed by STOP |

## 25.3.2.4.3 Timeout Error Detection

I3C includes a timeout function for detecting when the SCLn line has been stuck longer than the predetermined time. I3C can detect an abnormal bus state by monitoring that the SCLn line is stuck low or high for a predetermined time.

The timeout function monitors the SCLn line state and counts the low-level period or high-level period using the internal counter. The timeout function resets the internal counter each time the SCLn line changes (rising or falling), but continues to count unless the SCLn line changes. If the internal counter overflows due to no SCLn line change, I3C can detect the timeout and report the bus hung state.

This timeout function is enabled when BSTE.TODE = 1. It detects a hung state that the SCLn line is stuck low or high during the following conditions: (When TMOCTL.TOMDS[1:0] = 00b)

- The bus is busy (BCST.BFREF = 0) in master mode (PRSST.CRMS = 1).
- I3C's own slave address is detected (SVST register is not 0x0000) and the bus is busy (BCST.BFREF = 0) in slave mode (PRSST.CRMS = 0).
- The bus is free (BCST.BFREF = 1) while generation of a START condition is requested (CNDCTL.STCND = 1).




Figure 25.93 Timeout error detection (TODE, TODTS[1:0], TOHCTL, and TOLCTL bits)

### 25.3.2.4.4 Resume Operation [I3C mode]

I3C enters the Halt state as a result of any type of error occurring in a transfer.

The error type is indicated by the field ERR\_STATUS in Response Descriptor or Receive Status Descriptor. After I3C has entered the Halt state, the user must write the value 1 to the RSM bit to resume operation. I3C shall auto-clear the RSM bit once it has initiated the next Command transfer or detected the START condition.

### 25.3.2.4.5 Abort Operation [I3C mode]

When the BCTL.ABT bit is set to 1, I3C relinquish control of the bus before completing the currently issued transfer. In response to an abort request, I3C issues the STOP condition on the bus after the complete data byte is transferred or received. After I3C has aborted, the user shall clear the BCTL.ABT bit to allow operation on the bus.

Note: For Read transaction, when BCTL.ABT is set to 1, that receive data is stored in Receive data buffer.

Abbreviations

Pa: Parity




Figure 25.94 Abort operation of SDR write transfer




Figure 25.95 Abort operation of SDR read transfer

## 25.3.2.4.6 Error Recovery Operation [I3C mode] [MCU Ver1]

When an error occurs, the INST.INEF, NTST.TEF, and NTST.TABTF flags are set to 1 according to the cause of the error, or the interrupts associated with each flag are asserted (when detection and interrupts are enabled.)

There is a possibility of communication error or internal module error.

Note: The I3C master / I3C slave must perform an error recovery flow according to the following case:

• When TEF is detected.

Figure 25.96 and Figure 25.97 show the error recovery flow.




Figure 25.96 Example of error recovery operation flowchart for I3C master




Figure 25.97 Example of error recovery operation flowchart for I3C slave

## 25.3.2.4.7 Error Recovery Operation [I3C mode] [MCU Ver2]

When an error occurs, the INST.INEF, NTST.TEF, and NTST.TABTF flags are set to 1 according to the cause of the error, or the interrupts associated with each flag are asserted (when detection and interrupts are enabled.)

There is a possibility of communication error or internal module error.

Note: Apply the following error recovery flow.

If an error occurs, I3C will be suspended. (BCTL.RSM becomes 1.) After I3C is suspended, the application must write the value 1 to the BCTL.RSM bit to resume I3C operation and recover from the suspended state. Figure 25.98 and Figure 25.99 show the error recovery flow of MCU Ver.2. There is no problem even if the error recovery flow of MCU Ver.1 is executed on MCU Ver.2.




Figure 25.98 Example of error recovery operation flowchart for I3C master




Figure 25.99 Example of error recovery operation flowchart for I3C slave

#### 25.3.2.5 Other

## 25.3.2.5.1 SCL Synchronization Circuit [I<sup>2</sup>C mode]

This function is enabled while the PRTS.PRTMD bit is set to 1.

In generation of the SCL clock, I3C starts counting out the value for width at high level specified in STDBR.SBRHO[7:0] when it detects a rising edge on the SCLn line and drives the SCLn line low once counting of the width at high level is complete.

When I3C detects the falling edge of the SCLn line, it starts counting out the width at low level period specified in STDBR.SBRLO[7:0], and then stops driving the SCLn line (releases the line) once counting of the width at low level is complete. The SCL clock is thus generated.

If multiple master devices are connected to the  $I^2C$  bus, a collision of SCL signals may arise due to contention with another master device. In such cases, the master devices have to synchronize their SCL signals. Since this synchronization of SCL signals must be bit by bit, I3C is equipped with a facility (the SCL synchronization circuit) to obtain bit-by-bit synchronization of the SCL clock signals by monitoring the SCLn line while in master mode.

When I3C has detected a rising edge on the SCLn line and thus started counting out the width at high level specified in STDBR.SBRHO[7:0], and the level on the SCLn line falls because an SCL signal is being generated by another master device, I3C stops counting when it detects the falling edge, drives the level on the SCLn line low, and starts counting out the width at low level specified in STDBR.SBRLO[7:0]. When I3C finishes counting out the width at low level, it stops driving the SCLn line to the low level (releases the line). At this time, if the width at low level of the SCL clock signal from the other master device is longer than the width at low level set in this module, the width at low level of the SCL signal will be extended. Once the width at low level for the other master device has ended, the SCL signal rises because the SCLn line has been released. When I3C finishes outputting the low-level period of the SCL clock, the SCLn line is released and the

SCL clock rises. That is, in cases of contention of SCL signals from more than one master, the width at high level of the SCL signal is synchronized with that of the clock having the narrower width, and the width at low level of the SCL signal is synchronized with that of the clock having the broader width. However, such synchronization of the SCL signal is only enabled when the SCSYNE bit in BFCTL is set to 1.




Figure 25.100 Generation and synchronization of the SCL signal

# 25.3.2.5.2 Facility for Delaying SDA Output [I<sup>2</sup>C mode]

I3C module incorporates a facility for delaying output on the SDA line. The delay can be applied to all output (issuing of the START, Repeated START, and STOP conditions, data, and the ACK and NACK signals) on the SDA line.

With the SDA output delay facility, SDA output is delayed from detection of a falling edge of the SCL signal to ensure that the SDA signal is output within the interval over which the SCL clock is at the low level. Doing this leads to usage with the aim of preventing erroneous operation of communications devices, with the aim of satisfying the 300 ns (minimum) data-hold time requirement of the SMBus specification.

The output delay facility is enabled by setting the SDOD[2:0] bits in OUTCTL to any value other than 000b, and disabled by setting the same bits to 000b.

While the SDA output delay facility is enabled (while the SDOD[2:0] bits in OUTCTL are set to any value other than 000b), the SDODCS bit in OUTCTL selects the clock source for counting by the SDA output delay counter as the internal base clock ( $I3C\phi$ ) for I3C module or as a clock signal derived by dividing the frequency of the internal base clock by two ( $I3C\phi/2$ ). The counter counts the number of cycles set in the SDOD[2:0] bits in OUTCTL. After counting of the set number of cycles of delay is completed, I3C module places the required output (START, Repeated START, or STOP condition, data, or an ACK or NACK signal) on the SDA line.




Figure 25.101 SDA output delay facility

# 25.3.2.5.3 Digital Noise-Filter Circuits [I<sup>2</sup>C mode]

The states of the SCLn and SDAn pins are conveyed to the internal circuitry through digital noise-filter circuits. Figure 25.102 is a block diagram of the digital noise-filter circuit.

The on-chip digital noise-filter circuit of I3C consists of 16 flip-flop circuit stages connected in series and a match detection circuit. When HS mode is selected, only the first four flip-flop circuits stages are enabled.

The number of effective stages in the digital noise filter is selected by the INCTL.DNFS[3:0] bits. The selected number of effective stages determines the noise-filtering capability as a period from one to sixteen  $I3C\phi$  cycles.

The input signal to the SCLn pin (or SDAn pin) is sampled on rising edges of the I3C $\phi$  signal. When the input signal level matches the output level of the number of effective flip-flop circuit stages as selected by the INCTL.DNFS[3:0] bits, the signal level is conveyed to the subsequent stage. If the signal levels do not match, the previous value is retained.

If the ratio between the frequency of the internal operating clock (PCLKD) and the transfer rate is small (For example, data transfer at 400 kbps with PCLKD = 4 MHz), the characteristics of the digital noise filter may lead to the elimination of needed signals as noise.




Figure 25.102 Block diagram of digital noise filter circuit

### 25.3.3 Operation

### 25.3.3.1 Initial Setting Flow

## 25.3.3.1.1 I<sup>2</sup>C Initial Setting Flow (Single Buffer Transfer)

Before starting data transmission and reception, initialize I3C according to the procedure in Figure 25.103.

First, set the BCTL.BUSE bit to 0 (SCLn, SDAn pins not driven).

Next, set the RSTCTL.RI3CRST bit to 1 (I3C reset). This initializes the all registers and internal state. Then, waits for RI3CRST to become 0.

This initializes the various flags and some registers. See section 25.6. Reset Descriptions.

After that, set registers SDATBAS.SDADLS, SDATBAS.SDATAD[9:0], STDBR, INCTL, OUTCTL, TMOCTL, SCSTRCTL, ACKCTL, and BFCTL, then set the other registers as necessary (for initial settings of I3C, see Figure 25.103).




Figure 25.103 Example of I<sup>2</sup>C Initialization Flowchart (Single Buffer Transfer)

## 25.3.3.1.2 I3C Initial Setting Flow




Figure 25.104 Example of I3C initialization flowchart

#### 25.3.3.2 I3C Communication Flow

Figure 25.105 illustrates how I3C communication is initiated:

• All I3C communication occurs within a frame. The frame begins with a START, followed by one or more transfers, and a STOP.




Figure 25.105 I3C communication flow

I3C is based on a frame encapsulation approach. A frame includes a data payload. The transfer protocol for the data payload is either SDR. Frames are bordered by  $I^2C$ -like bus management.

The I3C frame always includes at least the START, the Header, the Data, and the STOP. The Header following a START allows for Bus Arbitration. The Master uses the Header to address Slave device (s). Slave devices (s) may use the Header Arbitration for multiple purposes: for In-Band Interrupt, for Hot-Join, and for Secondary Master functionality.

I3C allows only one Master to have control of the I3C bus at a time. Mechanisms for handoff of the Master role from one device to another device are provided.

#### 25.3.3.3 Master Mode Communication Flow

## 25.3.3.3.1 I<sup>2</sup>C Master Transmission Flow (Single Buffer Transfer)




Figure 25.106 Example of I<sup>2</sup>C master transmission flowchart (single buffer transfer)

Note: MCU Ver.1 has the following restrictions and workarounds. These restrictions and workarounds are not required for MCU Ver.2.

The following processing is required when checking NTST.TDBEF0 = 1 in Steps [3] and [4] of the I2C master transmission flowchart as shown in Figure 25.106.

When sending a slave address:

After confirming NTST.TDBEF0 = 1, confirm that PRSTDBG.SCILV = 0 (check the status of SCL) before writing the transmission data.

When sending data:

- If BITCNT.BCNT = other than 0 after confirming NTST.TDBEF0 = 1, write the transmission data immediately
- If BITCNT.BCNT = 0 after confirming NTST.TDBEF0 = 1, check that BST.TENDF = 1 and PRSTDBG.SCILV = 0 (check the status of SCL) before writing the transmission data.

# 25.3.3.3.2 I<sup>2</sup>C Master Reception Flow (Single Buffer Transfer)




Figure 25.107 Example of I<sup>2</sup>C master reception flowchart (7-bit address format, 1 or 2 bytes)




Figure 25.108 Example of I<sup>2</sup>C master reception flowchart (7-bit address format, 3 bytes or more)

### 25.3.3.3.3 I3C Master Transmission Flow (Normal FIFO Buffer Transfer)

Master transmission flow in I3C normal FIFO buffer transfer is common to Legacy I<sup>2</sup>C and SDR (Private Transfer, Broadcast CCC, Direct CCC).




Figure 25.109 Example of I3C master transmission flowchart (normal FIFO buffer transfer)

## 25.3.3.3.4 I3C Master Reception Flow (Normal FIFO Buffer Transfer)

Master reception flow in I3C normal FIFO buffer transfer is common to Legacy  $I^2C$  and SDR (Private Transfer, Broadcast CCC, Direct CCC).






Figure 25.110 Example of I3C master reception flowchart (normal FIFO buffer transfer)

## 25.3.3.5 I3C Master IBI Reception Flow




Figure 25.111 Example of I3C master IBI reception flowchart

### 25.3.3.4 Slave Mode Communication Flow

## 25.3.3.4.1 I<sup>2</sup>C Slave Transmission Flow (Single Buffer Transfer)




Figure 25.112 Example of I<sup>2</sup>C slave transmission flowchart (single buffer transfer)

## 25.3.3.4.2 I<sup>2</sup>C Slave Reception Flow (Single Buffer Transfer)




Figure 25.113 Example of I<sup>2</sup>C slave reception flowchart (single buffer transfer)

### 25.3.3.4.3 I3C Slave Transmission Flow (Normal FIFO Buffer Transfer)

Slave Transmission Flow in I3C normal FIFO buffer transfer is common to Legacy I<sup>2</sup>C, SDR (Private Transfer, Broadcast CCC, Direct CCC).




Figure 25.114 Example of I3C slave transmission flowchart (normal FIFO buffer transfer)

When using the I3C as an I3C slave, if I3C slave receives GET CCC while data exists by writing from the NTDTBP0 register to the transmission buffer, follow the flow below.




Figure 25.115 I3C slave receives GET CCC while data exists by writing from the NTDTBP0 register to the transmission buffer

### 25.3.3.4.4 I3C Slave Reception Flow (Normal FIFO Buffer Transfer)

Slave Reception Flow in I3C normal FIFO buffer transfer is common to Legacy I<sup>2</sup>C, SDR (Private Transfer, Broadcast CCC, Direct CCC).




Figure 25.116 Example of I3C slave reception flowchart (normal FIFO buffer transfer)

#### 25.3.3.4.5 I3C Slave IBI Transmission Flow




Figure 25.117 Example of I3C slave IBI transmission flowchart




Figure 25.118 Hot-Join Flowchart after the I3C Bus has already been configured

### 25.4 Interrupt Sources

I3C can generate the following interrupt requests:

#### 25.4.1 Overview

The I3C has the interrupt factors shown in Table 25.15.

The interrupt indicated by Possible in the DTC Activation column are capable of activating data transfer by the DTC.

Table 25.15 Interrupt Generation (1 of 2)

|          |                                       |                |                  | Sup  | port  |      |
|----------|---------------------------------------|----------------|------------------|------|-------|------|
| Symbol   | Interrupt source                      | Interrupt flag | I <sup>2</sup> C | ІЗСМ | I3C2M | 13CS |
| I3C_RESP | Normal response status buffer full    | NTST.RSPQFF    | _                | 1    | ✓     | 1    |
| I3C_CMD  | Normal command buffer empty           | NTST.CMDQEF    | _                | 1    | ✓     | 1    |
| I3C_IBI  | Normal IBI status buffer empty/full   | NTST.IBIQEFF   | _                | 1    | ✓     | 1    |
| I3C_RX   | Normal receive data buffer empty/full | NTST.RDBEF0    | 1                | 1    | ✓     | 1    |
| I3C_TX   | Normal transmit data buffer empty     | NTST.TDBEF0    | 1                | 1    | ✓     | 1    |
| I3C_RCV  | Normal receive status buffer full     | NTST.RSQFF     | _                | _    | ✓     | 1    |
| I3C_TEND | Transmit end                          | BST.TENDF      | 1                | _    | _     | _    |

Table 25.15 Interrupt Generation (2 of 2)

|         |                                    |  |                |                  | Sup  | port  |      |
|---------|------------------------------------|--|----------------|------------------|------|-------|------|
| Symbol  | Interrupt source                   |  | Interrupt flag | I <sup>2</sup> C | I3CM | I3C2M | I3CS |
| I3C_EEI | Transfer error or event occurrence | Start condition detection interrupt      | BST.STCNDDF    | 1                | 1    | 1     | 1    |
|         |                                    | STOP condition detection interrupt       | BST.SPCNDDF    | 1                | 1    | 1     | 1    |
|         |                                    | HDR Exit Pattern detection interrupt     | BST.HDREXDF    | _                | 1    | 1     | 1    |
|         |                                    | NACK detection interrupt                 | BST.NACKDF     | 1                | _    | _     | _    |
|         |                                    | Arbitration lost interrupt               | BST.ALF        | 1                | _    | _     | _    |
|         |                                    | Timeout detection interrupt              | BST.TODF       | 1                | 1    | 1     | 1    |
|         |                                    | Non-recoverable internal error interrupt | INST.INEF      | _                | 1    | 1     | 1    |
|         |                                    | Transfer Error interrupt                 | NTST.TEF       | _                | 1    | 1     | 1    |
|         |                                    | Transfer Abort interrupt                 | NTST.TABTF     | _                | 1    | 1     | 1    |

Note: ✓ : Support

— : Not support

Note: I<sup>2</sup>C: I<sup>2</sup>C Master/Slave (Single Buffer)

I3CM: I3C Master

I3C2M: I3C Secondary Master

I3CS: I3C Slave

### 25.4.2 Buffer Operation for Buffer Full/Empty Interrupts

If the conditions for generating the each buffer full/empty interrupts are satisfied while the corresponding IR flag is 1, the interrupt request is not output for the ICU but retained internally (the capacity for internal retention is one request per source).

An interrupt request that was being retained within the ICU is output when the value of the ICU.IRn.IR flag becomes 0. Internally retained interrupt requests are automatically cleared under normal conditions of usage. Internally retained interrupt requests can also be cleared by writing 0 to the interrupt enable bit within the given peripheral module.

#### 25.5 Event Link Output

I3C handles event output for the event link controller (ELC) corresponding to the following sources.

### (1) Communication event

When a Communication event (arbitration-lost detection, detection of NACK, detection of timeout, detection of a START condition, or detection of a STOP condition) occurs, the corresponding event signal can be output for another module via the ELC.

### (2) Receive data full

When a receive data register becomes full, the corresponding event signal can be output for another module via the ELC.

#### (3) Transmit data empty

When a transmit data register becomes empty, the corresponding event signal can be output for another module via the ELC.

#### (4) Transmit end

On completion of transfer, the corresponding event signal can be output for another module via the ELC.

### 25.5.1 Interrupt Handling and Event Linking

I3C module produces four kinds of interrupt: communication event (arbitration-lost detection, detection of NACK, detection of timeout, detection of a START condition, or detection of a STOP condition), receive data full, transmit data empty, and



transmit end interrupts. Each of these has an enable bit to control enabling and disabling of the interrupt signal. An interrupt request signal is output for the CPU when an interrupt source condition is satisfied while the setting of the corresponding enable bit is enabled.

The corresponding event link output signals are sent to other modules as event signals via the ELC when the interrupt source conditions are satisfied, regardless of the settings of the interrupt enable bits. For details on interrupt sources, see section 25.4.1. Overview.

## 25.6 Reset Descriptions

Table 25.16 Register states when issuing each condition (1) (1 of 2)

|                 |                   |              | RSTCTL Register |          |         |         |        |        |         |        |
|-----------------|-------------------|--------------|-----------------|----------|---------|---------|--------|--------|---------|--------|
| Register symbol | Register bit name | System reset | RI3CRST         | INTLRST  | CMDQRST | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |
| PRTS            | PRTMD             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| BCTL            | BUSE              | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | RSM               | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | ABT               | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | HJACKCTL          | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | INCBA             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| MSDVAD          | MDYADV            | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | MDYAD[6:0]        | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| RSTCTL          | INTLRST           | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | RSQRST            | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | IBIQRST           | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | RDBRST            | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TDBRST            | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | RSPQRST           | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | CMDQRST           | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | RI3CRST           | In reset     | Saved           | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| PRSST           | PRSSTWP           | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TRMD              | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | CRMS              | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| INST            | INEF              | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| INSTE           | INEE              | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| INIE            | INEIE             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| INSTFC          | INEFC             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| DVCT            | IDX[4:0]          | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| IBINCTL         | NRSIRCTL          | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | NRMRCTL           | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | NRHJCTL           | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |

Table 25.16 Register states when issuing each condition (1) (2 of 2)

|                 |                   |              | RSTCTL Register |         |         |         |        |        |         |        |
|-----------------|-------------------|--------------|-----------------|---------|---------|---------|--------|--------|---------|--------|
| Register symbol | Register bit name | System reset | RI3CRST         | INTLRST | CMDQRST | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |
| BFCTL           | HSME              | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | FMPE              | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SMBS              | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SCSYNE            | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SALE              | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | NALE              | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | MALE              | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |

Table 25.17 Register states when issuing each condition (2) (1 of 2)

| Table 25.17 F   | Register states v | men issuili  | g each co | manaon (2 | -, (1 01 2) |         |        |        |         |        |
|-----------------|-------------------|--------------|-----------|-----------|-------------|---------|--------|--------|---------|--------|
|                 |                   |              | RSTCTL    | Register  |             |         |        |        |         |        |
| Register symbol | Register bit name | System reset | RI3CRST   | INTLRST   | CMDQRST     | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |
| SVCTL           | SVAE0             | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | HOAE              | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | DVIDE             | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | HSMCE             | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | GCAE              | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
| REFCKCTL        | IREFCKS[2:0]      | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
| STDBR           | DSBRPO            | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SBRHP[5:0]        | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SBRLP[5:0]        | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SBRHO[7:0]        | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SBRLO[7:0]        | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
| EXTBR           | EBRHP[5:0]        | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | EBRLP[5:0]        | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | EBRHO[7:0]        | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | EBRLO[7:0]        | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
| BFRECDT         | FRECYC[8:0]       | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
| BAVLCDT         | AVLCYC[8:0]       | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
| BIDLCDT         | IDLCYC[17:0]      | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
| OUTCTL          | SDODCS            | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SDOD[2:0]         | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | EXCYC             | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SOCWP             | In reset     | In reset  | In reset  | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | scoc              | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SDOC              | In reset     | In reset  | Saved     | Saved       | Saved   | Saved  | Saved  | Saved   | Saved  |

Table 25.17 Register states when issuing each condition (2) (2 of 2)

|                 |                   |              | RSTCTL Register |          |         |         |        |        |         |        |
|-----------------|-------------------|--------------|-----------------|----------|---------|---------|--------|--------|---------|--------|
| Register symbol | Register bit name | System reset | RI3CRST         | INTLRST  | CMDQRST | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |
| INCTL           | DNFE              | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | DNFS[3:0]         | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| TMOCTL          | TOMDS[1:0]        | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TOHCTL            | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TOLCTL            | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TODTS[1:0]        | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| ACKCTL          | ACKTWP            | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | ACKT              | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | ACKR              | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| SCSTRCTL        | RWE               | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | ACKTWE            | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| SCSTLCTL        | ACKPE             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | PARPE             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TRAPE             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | AAPE              | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | STLCYC[15:0]      | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| SVTDLG0         | STDLG[15:0]       | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |

Table 25.18 Register states when issuing each condition (3) (1 of 2)

|                 |                   |              | RSTCTL   | Register |          |          |          |          |          |          |
|-----------------|-------------------|--------------|----------|----------|----------|----------|----------|----------|----------|----------|
| Register symbol | Register bit name | System reset | RI3CRST  | INTLRST  | CMDQRST  | RSPQRST  | TDBRST   | RDBRST   | IBIQRST  | RSQRST   |
| CNDCTL          | SPCND             | In reset     | In reset | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | SRCND             | In reset     | In reset | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | STCND             | In reset     | In reset | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
| NCMDQP          | NCMDQP[31:0]      | In reset     | In reset | In reset | In reset | Saved    | Saved    | Saved    | Saved    | Saved    |
| NRSPQP          | NRSPQP[31:0]      | In reset     | In reset | In reset | Saved    | In reset | Saved    | Saved    | Saved    | Saved    |
| NTDTBP0         | NTDTBP0[31:0]     | In reset     | In reset | In reset | Saved    | Saved    | In reset | In reset | Saved    | Saved    |
| NIBIQP          | NIBIQP[31:0]      | In reset     | In reset | In reset | Saved    | Saved    | Saved    | Saved    | In reset | Saved    |
| NRSQP           | NRSQP[31:0]       | In reset     | In reset | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | In reset |
| NQTHCTL         | IBIQTH[7:0]       | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | IBIDSSZ[7:0]      | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | RSPQTH[7:0]       | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | CMDQTH[7:0]       | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |

Table 25.18 Register states when issuing each condition (3) (2 of 2)

|                 |                   |              | RSTCTL I | Register |         |         |        |        |         |        |
|-----------------|-------------------|--------------|----------|----------|---------|---------|--------|--------|---------|--------|
| Register symbol | Register bit name | System reset | RI3CRST  | INTLRST  | CMDQRST | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |
| NTBTHCTL0       | RXSTTH[2:0]       | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TXSTTH[2:0]       | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | RXDBTH[2:0]       | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TXDBTH[2:0]       | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| NRQTHCTL        | RSQTH[7:0]        | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| BST             | TODF              | In reset     | In reset | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | ALF               | In reset     | In reset | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TENDF             | In reset     | In reset | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | NACKDF            | In reset     | In reset | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | HDREXDF           | In reset     | In reset | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SPCNDDF           | In reset     | In reset | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | STCNDDF           | In reset     | In reset | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| BSTE            | TODE              | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | ALE               | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TENDE             | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | NACKDE            | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | HDREXDE           | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SPCNDDE           | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | STCNDDE           | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |

Table 25.19 Register states when issuing each condition (4) (1 of 2)

|                 |                   |              | RSTCTL   | Register |         |         |        |        |         |        |
|-----------------|-------------------|--------------|----------|----------|---------|---------|--------|--------|---------|--------|
| Register symbol | Register bit name | System reset | RI3CRST  | INTLRST  | CMDQRST | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |
| BIE             | TODIE             | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | ALIE              | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TENDIE            | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | NACKDIE           | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | HDREXDIE          | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SPCNDDIE          | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | STCNDDIE          | In reset     | In reset | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |

Table 25.19 Register states when issuing each condition (4) (2 of 2)

|                 |                   |              | RSTCTL   | Register |          |          |          |          |          |          |
|-----------------|-------------------|--------------|----------|----------|----------|----------|----------|----------|----------|----------|
| Register symbol | Register bit name | System reset | RI3CRST  | INTLRST  | CMDQRST  | RSPQRST  | TDBRST   | RDBRST   | IBIQRST  | RSQRST   |
| BSTFC           | TODFC             | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | ALFC              | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | TENDFC            | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | NACKDFC           | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | HDREXDFC          | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | SPCNDDFC          | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | STCNDDFC          | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
| NTST            | RSQFF             | In reset     | In reset | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | In reset |
|                 | TEF               | In reset     | In reset | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | TABTF             | In reset     | In reset | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | RSPQFF            | In reset     | In reset | In reset | Saved    | In reset | Saved    | Saved    | Saved    | Saved    |
|                 | CMDQEF            | In reset     | In reset | In reset | In reset | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | IBIQEFF           | In reset     | In reset | In reset | Saved    | Saved    | Saved    | Saved    | In reset | Saved    |
|                 | RDBFF0            | In reset     | In reset | In reset | Saved    | Saved    | Saved    | In reset | Saved    | Saved    |
|                 | TDBEF0            | In reset     | In reset | In reset | Saved    | Saved    | In reset | Saved    | Saved    | Saved    |
| NTSTE           | RSQFE             | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | TEE               | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | TABTE             | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | RSPQFE            | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | CMDQEE            | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | IBIQEFE           | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | RDBFE0            | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | TDBEE0            | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
| NTIE            | RSQFIE            | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | TEIE              | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | TABTIE            | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | RSPQFIE           | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | CMDQEIE           | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | IBIQEFIE          | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | RDBFIE0           | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |
|                 | TDBEIE0           | In reset     | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    | Saved    |

Table 25.20 Register states when issuing each condition (5)

|                 |                   |              | RSTCTL Register |         |         |         |        |        |         |        |
|-----------------|-------------------|--------------|-----------------|---------|---------|---------|--------|--------|---------|--------|
| Register symbol | Register bit name | System reset | RI3CRST         | INTLRST | CMDQRST | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |
| NTSTFC          | RSQFFC            | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TEFC              | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TABTFC            | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | RSPQFFC           | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | CMDQEFC           | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | IBIQEFFC          | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | RDBFFC0           | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | TDBEFC0           | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |

Table 25.21 Register states when issuing each condition (6)

|                 |                   |              | RSTCTL Register |          |         |         |        |        |         |        |  |
|-----------------|-------------------|--------------|-----------------|----------|---------|---------|--------|--------|---------|--------|--|
| Register symbol | Register bit name | System reset | RI3CRST         | INTLRST  | CMDQRST | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |  |
| BCST            | BIDLF             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | BAVLF             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | BFREF             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
| SVST            | SVAF0             | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | HOAF              | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | DVIDF             | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | HSMCF             | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | GCAF              | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
| DATBASm (m = 0  | DVTYP             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
| to 3)           | DVNACK[1:0]       | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | DVDYAD[7:0]       | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | DVMRRJ            | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | DVSIRRJ           | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | DVIBIPL           | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | DVSTAD[6:0]       | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |

Table 25.22 Register states when issuing each condition (7)

|                     |                         |              | RSTCTL Register |         |         |         |        |        |         |        |
|---------------------|-------------------------|--------------|-----------------|---------|---------|---------|--------|--------|---------|--------|
| Register symbol     | Register bit name       | System reset | RI3CRST         | INTLRST | CMDQRST | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |
| EXDATBAS            | EDTYP                   | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                     | EDNACK[1:0]             | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                     | EDDYAD[7:0]             | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                     | EDSTAD[6:0]             | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| SDATBASy (y =       | SDDYAD[6:0]             | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| 0)                  | SDIBIPL                 | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                     | SDADLS                  | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                     | SDSTAD[9:0]             | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| MSDCTm (m = 0 to 3) | RBCR[7:6],<br>RBCR[3:0] | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| SVDCT               | TBCR[7:6],<br>TBCR[3:0] | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                     | TDCR[7:0]               | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |

Table 25.23 Register states when issuing each condition (8) (1 of 2)

|                 |                   |              | RSTCTL Register |          |         |         |        |        |         |        |
|-----------------|-------------------|--------------|-----------------|----------|---------|---------|--------|--------|---------|--------|
| Register symbol | Register bit name | System reset | RI3CRST         | INTLRST  | CMDQRST | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |
| SDCTPIDL        | SDCTPIDL[31:0]    | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| SDCTPIDH        | SDCTPIDH[31:0]    | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| SVDVADy (y = 0) | SDYADV            | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SSTADV            | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SADLG             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SVAD[9:0]         | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| CSECMD          | HJEVE             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | MSRQE             | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | SVIRQE            | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| CEACTST         | ACTST[3:0]        | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| CMWLG           | MWLG[15:0]        | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| CMRLG           | IBIPSZ[7:0]       | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | MRLG[15:0]        | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| CETSTMD         | TSTMD[7:0]        | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| CGDVST          | VDRSV[7:0]        | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | ACTMD[1:0]        | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | PRTE              | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
|                 | PNDINT[3:0]       | In reset     | In reset        | In reset | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |
| CMDSPW          | MSWDR[2:0]        | In reset     | In reset        | Saved    | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |

Table 25.23 Register states when issuing each condition (8) (2 of 2)

|                 |                   |              | RSTCTL Register |         |         |         |        |        |         |        |  |
|-----------------|-------------------|--------------|-----------------|---------|---------|---------|--------|--------|---------|--------|--|
| Register symbol | Register bit name | System reset | RI3CRST         | INTLRST | CMDQRST | RSPQRST | TDBRST | RDBRST | IBIQRST | RSQRST |  |
| CMDSPR          | CDTTIM[2:0]       | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | MSRDR[2:0]        | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
| CMDSPT          | MRTE              | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |
|                 | MRTTIM[23:0]      | In reset     | In reset        | Saved   | Saved   | Saved   | Saved  | Saved  | Saved   | Saved  |  |

Table 25.24 Register states when issuing each condition (9)

|                 |                   |              | RSTCTL Register |          |          |          |          |          |          |        |
|-----------------|-------------------|--------------|-----------------|----------|----------|----------|----------|----------|----------|--------|
| Register symbol | Register bit name | System reset | RI3CRST         | INTLRST  | CMDQRST  | RSPQRST  | TDBRST   | RDBRST   | IBIQRST  | RSQRST |
| CETSM           | INAC[7:0]         | In reset     | In reset        | Saved    |                 | FREQ[7:0]         | In reset     | In reset        | Saved    | BITCNT          | BCNT[4:0]         | In reset     | In reset        | In reset | Saved    | Saved    | Saved    | Saved    | Saved    | Saved  |
| NQSTLV          | IBISCNT[4:0]      | In reset     | In reset        | In reset | Saved    | Saved    | Saved    | Saved    | In reset | Saved  |
|                 | IBIQLV[7:0]       | In reset     | In reset        | In reset | Saved    | Saved    | Saved    | Saved    | In reset | Saved  |
|                 | RSPQLV[7:0]       | In reset     | In reset        | In reset | Saved    | In reset | Saved    | Saved    | Saved    | Saved  |
|                 | CMDQFLV[7:0]      | In reset     | In reset        | In reset | In reset | Saved    | Saved    | Saved    | Saved    | Saved  |
| NDBSTLV0        | RDBLV[7:0]        | In reset     | In reset        | In reset | Saved    | Saved    | Saved    | In reset | Saved    | Saved  |
|                 | TDBFLV[7:0]       | In reset     | In reset        | In reset | Saved    | Saved    | In reset | Saved    | Saved    | Saved  |
| NRSQSTLV        | RSQLV[7:0]        | In reset     | In reset        | Saved    | PRSTDBG         | SDOLV             | In reset     | In reset        | Saved    |                 | SCOLV             | In reset     | In reset        | Saved    |                 | SDILV             | In reset     | In reset        | Saved    |                 | SCILV             | In reset     | In reset        | Saved    | MSERRCNT        | M2ECNT[7:0]       | In reset     | In reset        | Saved    
Note: In reset: To be reset (The FIFO corresponding to this register is cleared)

### 25.7 Usage Notes

### 25.7.1 Settings for the Operating Clock

The clock frequency ratio of PCLKD and PCLKB must be 2:1 or 1:1 when using the I3C module. Operation is not guaranteed for other settings.

## 26. Serial Peripheral Interface (SPI)

## 26.1 Overview

The Serial Peripheral Interface (SPI) has 1 channel. The SPI provides high-speed full-duplex synchronous serial communications with multiple processors and peripheral devices. Table 26.1 lists the SPI specifications, Figure 26.1 shows a block diagram, and Table 26.2 lists the I/O pins.

Table 26.1 SPI specifications (1 of 2)

| Parameter                  | Specifications  |
|----------------------------|---|
| Number of channels         | One channel   |
| SPI transfer functions     | Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method) Transmit-only operation available Communication mode selectable to full-duplex or transmit-only RSPCK polarity switching RSPCK phase switching   |
| Data format                | <ul> <li>MSB-first or LSB-first selectable</li> <li>Transfer bit length selectable to 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits</li> <li>32-bit transmit and receive buffers</li> </ul>  |
| Bit rate                   | <ul> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB (the division ratio ranges from divided by 2 to divided by 4096)</li> <li>In slave mode, the minimum PCLKB clock divided by 6 can be input as RSPCK (PCLKB divided by 6 is the maximum RSPCK frequency)</li> <li>Width at high level: 3 PCLKB cycles; width at low level: 3 PCLKB cycles</li> </ul>  |
| Buffer configuration       | <ul> <li>Double buffer configuration for the transmit and receive buffers</li> <li>32 bits for the transmit and receive buffers</li> </ul>  |
| Error detection            | <ul> <li>Mode fault error detection</li> <li>Underrun error detection</li> <li>Overrun error detection*1</li> <li>Parity error detection</li> </ul>   |
| SSL control function       | <ul> <li>One SSL pins (SSLni: SSLn0) (n = A)</li> <li>In single-master mode, SSLn0pins are output</li> <li>In slave mode, SSLn0 pin for input</li> <li>Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> <li>Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> <li>Controllable wait for next-access SSL output assertion (next-access delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> <li>Function for changing SSL polarity</li> </ul> |
| Control in master transfer | <ul> <li>For each command, the following can be set:         SSL signal value, bit rate, RSPCK polarity and phase, transfer data length, MSB- or LSB-         first, burst, RSPCK delay, SSL negation delay, and next-access delay</li> <li>Transfers can be initiated by writing to the transmit buffer</li> <li>MOSI signal value specifiable in SSL negation</li> <li>RSPCK auto-stop function</li> </ul>  |
| Interrupt sources          | Interrupt sources:  Receive buffer full interrupt  Transmit buffer empty interrupt  SPI error interrupt (mode fault error, overrun error, parity error)  SPI idle interrupt (SPI idle)  Transmission-complete interrupt   |
| Event link function        | The following events can be output to the Event Link Controller (ELC):  Receive buffer full signal  Transmit buffer empty signal  Mode fault, underrun, overrun, or parity error signal  SPI idle signal  Transmission-complete signal  |

Table 26.1 SPI specifications (2 of 2)

| Parameter            | Specifications  |
|----------------------|---|
| Other functions      | <ul> <li>Switching between CMOS output and open-drain output</li> <li>SPI initialization function</li> <li>Loopback mode</li> </ul> |
| Module-stop function | Module-stop state can be set to reduce power consumption.   |

Note 1. In master reception and when the RSPCK auto-stop function is enabled, an overrun error does not occur because the transfer clock is stopped on overrun error detection.




Figure 26.1 SPI block diagram

The SPI automatically switches the I/O direction of the SSLn0 pin. SSLn0 is set as an output when the SPI is a single master, and as an input when the SPI is a slave. The RSPCKn, MOSIn, and MISOn pins are automatically set as inputs or outputs based on the master or slave setting and the level input on the SSLn0 pin. For details, see section 26.3.2. Controlling the SPI Pins.

Table 26.2 SPI I/O pins


| Channel | Pin name | I/O | Description                       |
|---------|----------|-----|-----------------------------------|
| SPI0    | RSPCKA   | I/O | Clock input/output pin            |
|         | SSLA0    | I/O | Slave selection input/output      |
|         | MOSIA    | I/O | Master transmit data input/output |
|         | MISOA    | I/O | Slave transmit data input/output  |

## 26.2 Register Descriptions

## 26.2.1 SPCR: SPI Control Register

Base address: SPI0 = 0x4007\_2000

Offset address: 0x00



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | SPMS   | SPI Mode Select   | R/W |
|     |        | <ul><li>0: Select SPI operation (4-wire method)</li><li>1: Select clock synchronous operation (3-wire method)</li></ul> |     |
| 1   | TXMD   | Communications Operating Mode Select  | R/W |
|     |        | Select full-duplex synchronous serial communications     Select serial communications with transmit-only                |     |
| 2   | MODFEN | Mode Fault Error Detection Enable   | R/W |
|     |        | <ul><li>0: Disable detection of mode fault errors</li><li>1: Enable detection of mode fault errors</li></ul>            |     |
| 3   | MSTR   | SPI Master/Slave Mode Select  | R/W |
|     |        | Select slave mode     Select master mode  |     |
| 4   | SPEIE  | SPI Error Interrupt Enable  | R/W |
|     |        | Disable SPI error interrupt requests     Enable SPI error interrupt requests  |     |
| 5   | SPTIE  | Transmit Buffer Empty Interrupt Enable  | R/W |
|     |        | Disable transmit buffer empty interrupt requests     Enable transmit buffer empty interrupt requests                    |     |
| 6   | SPE    | SPI Function Enable   | R/W |
|     |        | Disable SPI function     Enable SPI function  |     |
| 7   | SPRIE  | SPI Receive Buffer Full Interrupt Enable  | R/W |
|     |        | Disable SPI receive buffer full interrupt requests     Enable SPI receive buffer full interrupt requests                |     |

## SPMS bit (SPI Mode Select)

The SPMS bit selects SPI operation (4-wire method) or clock synchronous operation (3-wire method).

The SSLn0 pin is not used in clock synchronous operation. The RSPCKn, MOSIn, and MISOn pins handle communications. For clock synchronous operation in master mode (MSTR = 1), the SPCMD0.CPHA bit can be set to either 0 or 1. For clock synchronous operation in slave mode (MSTR = 0), always set the CPHA bit to 1. Do not perform operations if the CPHA bit is set to 0 for clock synchronous operation in slave mode (MSTR = 0).

#### **TXMD** bit (Communications Operating Mode Select)

The TXMD bit selects full-duplex synchronous serial communications or transmit-only operations. When this bit is set to 1, the SPI only performs transmit operations and not receive operations (see section 26.3.6. Data Transfer Modes), and receive buffer full interrupt requests cannot be used.

#### **MODFEN bit (Mode Fault Error Detection Enable)**

The MODFEN bit enables or disables the detection of mode fault errors (see section 26.3.8. Error Detection). In addition, the SPI determines the I/O direction of the SSLni pin based on combination of the MODFEN and MSTR bits (see section 26.3.2. Controlling the SPI Pins).

#### MSTR bit (SPI Master/Slave Mode Select)

The MSTR bit selects master or slave mode for the SPI. Based on the MSTR bit settings, the SPI determines the direction of the RSPCKn, MOSIn, MISOn, and SSLn0 pin.

#### **SPEIE bit (SPI Error Interrupt Enable)**

The SPEIE bit enables or disables the generation of SPI error interrupt requests when one of the following occurs:

- The SPI detects a mode fault error or underrun error and sets the SPSR.MODF flag to 1
- The SPI detects an overrun error and sets the SPSR.OVRF flag to 1
- The SPI detects a parity error and sets the SPSR.PERF flag to 1

For details, see section 26.3.8. Error Detection.

#### **SPTIE bit (Transmit Buffer Empty Interrupt Enable)**

The SPTIE bit enables or disables the generation of transmit buffer empty interrupt requests when the SPI detects that the transmit buffer is empty. To generate a transmit buffer empty interrupt request when transmission starts, set the SPE and SPTIE bits to 1 at the same time or set the SPE bit to 1 after setting the SPTIE bit to 1.

When the SPTIE bit is 1, transmit buffer interrupts are generated even when the SPI function is disabled (when the SPE bit is changed to 0).

#### **SPE bit (SPI Function Enable)**

The SPE bit enables or disables the SPI function. The SPE bit cannot be set to 1 when the SPSR.MODF flag is 1. For details, see section 26.3.8. Error Detection.

Setting the SPE bit to 0 disables the SPI function and initializes a part of the module function. For details, see section 26.3.9. Initializing the SPI. In addition, a transmit buffer empty interrupt request is generated when the SPE bit is changed from 0 to 1 or from 1 to 0.

#### SPRIE bit (SPI Receive Buffer Full Interrupt Enable)

The SPRIE bit enables or disables the generation of an SPI receive buffer full interrupt request when the SPI detects a receive buffer full write after completion of a serial transfer.

#### 26.2.2 SSLP : SPI Slave Select Polarity Register

Base address: SPI0 = 0x4007\_2000

Offset address: 0x01

Bit position: 7 6 5 4 3 2 1 0

Bit field: \_\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ SSL0P

Value after reset: 0 0 0 0 0 0 0 0 0

| Bit | Symbol | Function                           | R/W |
|-----|--------|------------------------------------|-----|
| 0   | SSL0P  | SSLn0 Signal Polarity Setting      | R/W |
|     |        | 0: Set SSLn0 signal to active-low  |     |
|     |        | 1: Set SSLn0 signal to active-high |     |




| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 7:1 | _      | These bits are read as 0. The write value should be 0. | R/W |

## 26.2.3 SPPCR : SPI Pin Control Register

Base address: SPI0 = 0x4007\_2000

Offset address: 0x02



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | SPLP   | SPI Loopback   | R/W |
|     |        | <ul><li>0: Normal mode</li><li>1: Loopback mode (receive data = inverted transmit data)</li></ul>  |     |
| 1   | SPLP2  | SPI Loopback 2   | R/W |
|     |        | <ul><li>0: Normal mode</li><li>1: Loopback mode (receive data = transmit data)</li></ul>   |     |
| 3:2 | _      | These bits are read as 0. The write value should be 0.   | R/W |
| 4   | MOIFV  | MOSI Idle Fixed Value  | R/W |
|     |        | <ul><li>0: Set level output on MOSIn pin during MOSI idling to low</li><li>1: Set level output on MOSIn pin during MOSI idling to high</li></ul>           |     |
| 5   | MOIFE  | MOSI Idle Value Fixing Enable  | R/W |
|     |        | <ul><li>0: Set MOSI output value to equal final data from previous transfer</li><li>1: Set MOSI output value to equal value set in the MOIFV bit</li></ul> |     |
| 7:6 | -      | These bits are read as 0. The write value should be 0.   | R/W |

#### SPLP bit (SPI Loopback)

The SPLP bit selects the mode of the SPI pins. When this bit is set to 1, the SPI shuts off the path between the MISOn pin and the shift register if the SPCR.MSTR bit is 1, and between the MOSIn pin and the shift register if the SPCR.MSTR bit is 0. The SPI then inverts the value of the input path for the shift register and connects it to the output path (loopback mode). For more information, see section 26.3.12. Loopback Mode.

#### SPLP2 bit (SPI Loopback 2)

The SPLP2 bit selects the mode of the SPI pins. When this bit is set to 1, the SPI shuts off the path between the MISOn pin and the shift register if the SPCR.MSTR bit is 1, and between the MOSIn pin and the shift register if the SPCR.MSTR bit is 0. The SPI then connects the value of the input path for the shift register to the output path (loopback mode) without inverting the value. For more information, see section 26.3.12. Loopback Mode.

## MOIFV bit (MOSI Idle Fixed Value)

The MOIFV bit determines the MOSIn pin output value during the SSL negation period when the MOIFE bit is 1 in master mode.

## MOIFE bit (MOSI Idle Value Fixing Enable)


The MOIFE bit fixes the MOSIn output value when the SPI is in master mode and in an SSL negation period. When the MOIFE bit is 0, the SPI outputs the last data from the previous serial transfer during the SSL negation period to the MOSIn pin. When the MOIFE bit is 1, the SPI outputs the fixed value set in the MOIFV bit to the MOSIn pin.



## 26.2.4 SPSR: SPI Status Register

Base address:  $SPI0 = 0x4007_2000$ 

Offset address: 0x03



| Bit | Symbol | Function   | R/W               |
|-----|--------|--|-------------------|
| 0   | OVRF   | Overrun Error Flag   | R/W*1             |
|     |        | No overrun error occurred     Overrun error occurred   |                   |
| 1   | IDLNF  | SPI Idle Flag  | R                 |
|     |        | <ul><li>0: SPI is in the idle state</li><li>1: SPI is in the transfer state</li></ul>                                |                   |
| 2   | MODF   | Mode Fault Error Flag  | R/W*1             |
|     |        | <ul><li>0: No mode fault or underrun error occurred</li><li>1: Mode fault error or underrun error occurred</li></ul> |                   |
| 3   | PERF   | Parity Error Flag  | R/W*1             |
|     |        | No parity error occurred     Parity error occurred   |                   |
| 4   | UDRF   | Underrun Error Flag The UDRF bit is valid when MODF flag is 1.   | R/W*1 *2          |
|     |        | <ul><li>0: Mode fault error occurred (MODF = 1)</li><li>1: Underrun error occurred (MODF = 1)</li></ul>              |                   |
| 5   | SPTEF  | SPI Transmit Buffer Empty Flag   | R/W*3             |
|     |        | <ul><li>0: Data is in the transmit buffer</li><li>1: No data is in the transmit buffer</li></ul>                     |                   |
| 6   |        | This bit is read as 0. The write value should be 0.  | R/W               |
| 7   | SPRF   | SPI Receive Buffer Full Flag   | R/W <sup>*3</sup> |
|     |        | 0: No valid data is in SPDR/SPDR_HA 1: Valid data is in SPDR/SPDR_HA   |                   |

Note 1. Only 0 can be written to clear the flag after reading 1.

Note 2. Clear the UDRF flag at the same time as the MODF flag.

Note 3. The write value should be 1.

## **OVRF flag (Overrun Error Flag)**

The OVRF flag indicates the occurrence of an overrun error. In master mode (SPCR.MSTR bit = 1) and when the RSPCK clock auto-stop function is enabled (SPCR1.SCKASE bit = 1), overrun errors do not occur. This flag does not set to 1. For details, see section 26.3.8.1. Overrun errors.

#### [Setting condition]

• When the next serial transfer ends while the SPCR.TXMD bit is 0 and the receive buffer is full.

## [Clearing condition]

• When 0 is written to the OVRF flag after the OVRF flag is confirmed to be 1 by a read of SPSR.

#### **IDLNF flag (SPI Idle Flag)**

The IDLNF flag indicates the transfer status of the SPI.

[Setting conditions]

#### Master mode

• When none of the conditions in the master mode [Clearing condition] is met.

Slave mode



• When the SPE bit in SPCR is 1, enabling the SPI function.

[Clearing conditions]

Master mode

When condition 1 or all other conditions are satisfied.

- Condition 1: The SPE bit in SPCR is 0, indicating that the SPI is initialized.
- Condition 2: The transmit buffer (SPTX) is empty, indicating that data for the next transfer is not set.
- Condition 3: The SPI internal sequencer is in the idle state, indicating that operation up to next-access delay is complete.

Slave mode

• When condition 1 is satisfied.

### **MODF flag (Mode Fault Error Flag)**

The MODF flag indicates the occurrence of a mode fault error or an underrun error. The UDRF flag indicates which error occurred.

[Setting conditions]

Slave mode

- When condition 1 or 2 is satisfied.
  - Condition 1: The SSLni pin is negated before the RSPCK cycle required for data transfer ends while the SPCR.MSTR bit is 0 (slave mode) and the SPCR.MODFEN bit is 1 (mode fault error detection is enabled), triggering a mode fault error.
  - Condition 2: The serial transfer begins with the SPCR.MSTR bit is set to 0 (slave mode), the SPCR.SPE bit is set to 1, and the transmission data not prepared, triggering an underrun error.

The active level of the SSLni signal is determined by the SSLP.SSLiP bit (SSLi signal polarity setting).

[Clearing condition]

• When SPSR is read while this flag is 1, and then 0 is written to this flag.

## **PERF flag (Parity Error Flag)**

The PERF flag indicates the occurrence of a parity error.

[Setting condition]

• When a serial transfer ends while the SPCR.TXMD bit is 0 and the SPCR2.SPPE bit is 1, triggering a parity error.

[Clearing condition]

• When SPSR is read while this flag is 1, and then 0 is written to this flag.

#### **UDRF flag (Underrun Error Flag)**

The UDRF flag indicates the occurrence of an underrun error.

[Setting condition]

• When the serial transfer begins with the SPCR.MSTR bit is set to 0 (slave mode), the SPCR.SPE bit is set to 1, and the transmission data not prepared, triggering an underrun error.

[Clearing condition]

• When SPSR is read while this flag is 1, and then 0 is written to this flag.

#### SPTEF flag (SPI Transmit Buffer Empty Flag)

The SPTEF flag indicates the status of the transmit buffer for the SPI Data Register (SPDR/SPDR HA).

[Setting conditions]

- When condition 1. or 2. is satisfied.
  - 1. The SPCR.SPE bit is 0, indicating that the SPI is initialized.



2. Transmit data is transferred from the transmit buffer to the shift register.

#### [Clearing condition]

• When data written to SPDR/SPDR HA/SPDR BY.

Data can only be written to SPDR/SPDR\_HA/SPDR\_BY when the SPTEF flag is 1. If data is written to the transmit buffer of SPDR/SPDR HA when the SPTEF flag is 0, data in the transmit buffer is not updated.

## SPRF flag (SPI Receive Buffer Full Flag)

The SPRF flag indicates the status of the receive buffer for the SPI Data Register (SPDR/SPDR\_HA).


#### [Setting condition]

- Received data have been transferred to the SPDR from the shift register while the SPRF flag is 0. And satisfy the following. However, the SPRF flag does not change from 0 to 1 while the OVRF flag = 1.
  - The SPCR.TXMD bit is 0 (transmit-receive master mode, transmit-receive slave mode)

#### [Clearing condition]

• When received data is read from the SPDR/SPDR HA.

## 26.2.5 SPDR/SPDR\_HA/SPDR\_BY : SPI Data Register



| Bit  | Symbol | Function | R/W |
|------|--------|----------|-----|
| 31:0 | n/a    | SPI Data | R/W |

SPDR/SPDR\_HA/SPDR\_BY is the interface with the buffers that hold data for transmission and reception by the SPI. When accessing this register in words (the SPDCR.SPLW bit is 1), access SPDR. When accessing it in halfwords (the SPLW bit is 0), access SPDR HA. When accessing it in byte (the SPDCR.SPBYT bit is 1), access SPDR BY.

The transmit buffer (SPTX) and receive buffer (SPRX) are independent but are both mapped to SPDR/SPDR\_HA. Figure 26.2 shows the configuration of the SPDR/SPDR HA register.




Figure 26.2 Configuration of SPDR/SPDR\_HA/SPDR\_BY

The transmit and receive buffers each have one stage. The two stages of the buffer are all mapped to the single address of SPDR/SPDR HA/SPDR BY.

Data written to SPDR/SPDR\_HA/SPDR\_BY is written to a transmit-buffer stage (SPTXn) (n = 0), and then transmitted from the buffer. The receive buffer holds received data on completion of reception. The receive buffer is not updated if an overrun is generated.

Additionally, if the data length is not 32 bits, bits not referred to in SPTXn (n = 0) are stored in the associated bits in SPRXn (n = 0). For example, if the data length is 9 bits, the received data is stored in the SPRXn[8:0] bits, and the SPTXn[31:9] bits are stored in the SPRXn[31:9] bits.

#### (1) Bus interface

SPDR/SPDR\_HA/SPDR\_BY is an interface with 32-bit wide transmit and receive buffers, each of which has one stage stages, for a total of 8 bytes. The 8 bytes are mapped to the 4-byte address space for SPDR/SPDR\_HA/SPDR\_BY. Additionally, the unit of access for SPDR/SPDR\_HA/SPDR\_BY is selected by the SPI Word Access/Halfword Access Specification bit in the SPI Data Control Register (SPDCR.SPLW). SPDR can also be accessed with the access size specified by the SPI Byte Access bit in the SPI Data Control Register (SPDCR.SPBYT).

Flush the transmission data at the LSB end of the register, and store the received data at the LSB end.

The following sections describe the operations involved in writing to and reading from SPDR/SPDR\_HA/SPDR\_BY.

## Writing

Data written to SPDR/SPDR\_HA/SPDR\_BY is written to a transmit buffer (SPTXn). This is not affected by the value of the SPDCR.SPRDTD bit, unlike when reading from SPDR/SPDR\_HA/SPDR\_BY.

Figure 26.3 shows the configuration of the bus interface with the transmit buffer when writing to SPDR/SPDR\_HA/SPDR\_BY.




Figure 26.3 Configuration of SPDR/SPDR\_HA/SPDR\_BY for write access

Even when the specified number of frames is written to the transmit buffer (SPTXn), the value of the buffer is not updated after completion of the writing and before generation of the next transmit buffer empty interrupt (when SPTEF is 0).

#### Reading

SPDR/SPDR\_HA/SPDR\_BY can be accessed to read the value of a receive buffer (SPRXn) or a transmit buffer (SPTXn). The setting in the SPI Receive/Transmit Data Select bit in the SPI Data Control Register (SPDCR.SPRDTD) selects whether reading is of the receive or transmit buffer.

Figure 26.4 shows the configuration of the bus interface with the receive and transmit buffers for reading from SPDR/SPDR HA/SPDR BY.





Figure 26.4 Configuration of SPDR/SPDR\_HA/SPDR\_BY for read access

After a transmit buffer empty interrupt is generated, reading from the transmit buffer returns all 0s after the completion of writing the data, until the next buffer empty interrupt is generated (when SPTEF is 0).

## 26.2.6 SPBR : SPI Bit Rate Register



| Bit | Symbol | Function | R/W |
|-----|--------|----------|-----|
| 7:0 | n/a    | Bit rate | R/W |

SPBR sets the bit rate in master mode.

When the SPI is in slave mode, the bit rate depends on the bit rate of the input clock, regardless of the settings in SPBR and the SPCMD0.BRDV[1:0] bits (bit rate division setting). Use bit rates that satisfy the electrical characteristics of the device.

The bit rate is determined by combinations of the SPBR and SPCMD0.BRDV[1:0] settings in the SPI Command Register. The equation for calculating the bit rate is given as follows:

Bit rate = 
$$\frac{f(PCLK)}{2 \times (n+1) \times 2^N}$$

(PCLK = PCLKB)

In the equation, n denotes an SPBR setting (0, 1, 2, ..., 255), and N denotes a BRDV[1:0] setting (0, 1, 2, 3).

Table 26.3 lists examples of the relationship between the SPBR settings, the BRDV[1:0] settings, and bit rates.


Table 26.3 Relationship between SPBR settings, BRDV[1:0] settings, and bit rates

|          |                    |                | Bit rate       |
|----------|--------------------|----------------|----------------|
| SPBR (n) | BRDV[1:0] bits (N) | Division ratio | PCLKB = 32 MHz |
| 0        | 0                  | 2              | 16.0 Mbps      |
| 1        | 0                  | 4              | 8.00 Mbps      |
| 2        | 0                  | 6              | 5.33 Mbps      |
| 3        | 0                  | 8              | 4.00 Mbps      |
| 4        | 0                  | 10             | 3.20 Mbps      |
| 5        | 0                  | 12             | 2.67 Mbps      |
| 5        | 1                  | 24             | 1.33 Mbps      |
| 5        | 2                  | 48             | 667 kbps       |
| 5        | 3                  | 96             | 333 kbps       |
| 255      | 3                  | 4096           | 7.81 kbps      |

## 26.2.7 SPDCR : SPI Data Control Register

Base address: SPI0 = 0x4007\_2000

Offset address: 0x0B



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 1:0 | _      | These bits are read as 0. The write value should be 0.  | R/W |
| 3:2 | _      | These bits are read as 0. The write value should be 0.  | R/W |
| 4   | SPRDTD | SPI Receive/Transmit Data Select  0: Read SPDR/SPDR_HA values from receive buffer  1: Read SPDR/SPDR_HA values from transmit buffer, but only if the transmit buffer is empty | R/W |
| 5   | SPLW   | SPI Word Access/Halfword Access Specification  0: Set SPDR_HA to valid for halfword access  1: Set SPDR to valid for word access  | R/W |

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 6   | SPBYT  | SPI Byte Access Specification  | R/W |
|     |        | O: SPDR/SPDR_HA is accessed in halfword or word (SPLW is valid) 1: SPDR_BY is accessed in byte (SPLW is invalid) |     |
| 7   | _      | This bit is read as 0. The write value should be 0.  | R/W |

#### SPRDTD bit (SPI Receive/Transmit Data Select)

The SPRDTD bit selects whether the SPDR/SPDR\_HA reads values from the receive buffer or from the transmit buffer. If reading is from the transmit buffer, the last value written to SPDR/SPDR\_HA register is read. Read the transmit buffer after an SPI transmit buffer empty interrupt is generated.

For details, see section 26.2.5. SPDR/SPDR\_HA/SPDR\_BY: SPI Data Register.

#### SPLW bit (SPI Word Access/Halfword Access Specification)


The SPLW bit specifies the access width for SPDR. Access to SPDR\_HA in halfwords is valid when the SPLW bit is 0 and access to SPDR in words is valid when the SPLW bit is 1. Also, when this bit is 0, set the SPI data length setting bits, SPCMD0.SPB[3:0], from 8 to 16 bits. Do not perform any operations when a data length of 20, 24, or 32 bits is specified.

#### **SPBYT bit (SPI Byte Access Specification)**

The SPBYT bit is used to set the data width of access to the SPI Data Register (SPDR). When SPBYT = 0, use word or half word access to SPDR/SPDR HA. When SPBYT = 1 (in that case, SPLW is invalid), use byte access to SPDR BY.

When SPBYT = 1, set the SPI data length bits (SPB[3:0]) in the SPI Command Register 0 (SPCMD0) to 8 bits. If SPB[3:0] are set to 9 to 16, 20, 24, or 32 bit, subsequent operation is not guaranteed.

## 26.2.8 SPCKD : SPI Clock Delay Register



| Bit | Symbol     | Function   | R/W |
|-----|------------|--|-----|
| 2:0 | SCKDL[2:0] | RSPCK Delay Setting                                    | R/W |
|     |            | 0 0 0: 1 RSPCK   |     |
|     |            | 0 0 1: 2 RSPCK   |     |
|     |            | 0 1 0: 3 RSPCK   |     |
|     |            | 0 1 1: 4 RSPCK   |     |
|     |            | 1 0 0: 5 RSPCK   |     |
|     |            | 1 0 1: 6 RSPCK   |     |
|     |            | 1 1 0: 7 RSPCK   |     |
|     |            | 1 1 1: 8 RSPCK   |     |
| 7:3 | _          | These bits are read as 0. The write value should be 0. | R/W |

SPCKD specifies the RSPCK delay, the period from the beginning of SSLni signal assertion to RSPCK oscillation, when the SPCMD0.SCKDEN bit is 1.

## SCKDL[2:0] bits (RSPCK Delay Setting)

The SCKDL[2:0] bits specify an RSPCK delay value when the SPCMD0.SCKDEN bit is 1. When using the SPI in slave mode, set the SCKDL[2:0] bits to 000b.



## 26.2.9 SSLND: SPI Slave Select Negation Delay Register

Base address: SPI0 = 0x4007\_2000

Offset address: 0x0D

Bit position: 7 6 5 4 3 2 1 0

Bit field: - - - - SLNDL[2:0]

Value after reset: 0 0 0 0 0 0 0 0 0

| Bit | Symbol     | Function   | R/W | w  |
|-----|------------|--|-----|----|
| 2:0 | SLNDL[2:0] | SSL Negation Delay Setting                             | R/W | /W |
|     |            | 0 0 0: 1 RSPCK   |     |    |
|     |            | 0 0 1: 2 RSPCK   |     |    |
|     |            | 0 1 0: 3 RSPCK   |     |    |
|     |            | 0 1 1: 4 RSPCK   |     |    |
|     |            | 1 0 0: 5 RSPCK   |     |    |
|     |            | 1 0 1: 6 RSPCK   |     |    |
|     |            | 1 1 0: 7 RSPCK   |     |    |
|     |            | 1 1 1: 8 RSPCK   |     |    |
| 7:3 | _          | These bits are read as 0. The write value should be 0. | R/W | /W |

SSLND specifies the SSL negation delay, the period from the transmission of a final RSPCK edge to the negation of the SSLni signal during a serial transfer by the SPI in master mode. If the contents of SSLND are changed while both the SPCR.MSTR and SPCR.SPE bits are 1, do not perform subsequent operations.

#### SLNDL[2:0] bits (SSL Negation Delay Setting)

The SLNDL[2:0] bits specify an SSL negation delay value when the SLNDEN bit in SPCMDn is 1 and the SPI is in master mode. When using the SPI in slave mode, set the SLNDL[2:0] bits to 000b.

## 26.2.10 SPND: SPI Next-Access Delay Register

Base address: SPI0 = 0x4007\_2000

Offset address: 0x0E

Bit position: 7 6 5 4 3 2 1 0

Bit field: \_\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ SPNDL[2:0]

Value after reset: 0 0 0 0 0 0 0 0 0

| Bit | Symbol     | Function   | R/W |
|-----|------------|--|-----|
| 2:0 | SPNDL[2:0] | SPI Next-Access Delay Setting                          | R/W |
|     |            | 0 0 0: 1 RSPCK + 2 PCLKB                               |     |
|     |            | 0 0 1: 2 RSPCK + 2 PCLKB                               |     |
|     |            | 0 1 0: 3 RSPCK + 2 PCLKB                               |     |
|     |            | 0 1 1: 4 RSPCK + 2 PCLKB                               |     |
|     |            | 1 0 0: 5 RSPCK + 2 PCLKB                               |     |
|     |            | 1 0 1: 6 RSPCK + 2 PCLKB                               |     |
|     |            | 1 1 0: 7 RSPCK + 2 PCLKB                               |     |
|     |            | 1 1 1: 8 RSPCK + 2 PCLKB                               |     |
| 7:3 | _          | These bits are read as 0. The write value should be 0. | R/W |

SPND specifies the next-access delay, the non-active period of the SSLni signal after termination of a serial transfer, when the SPCMD0.SPNDEN bit is 1.

## SPNDL[2:0] bits (SPI Next-Access Delay Setting)


The SPNDL[2:0] bits specify a next-access delay when the SPCMD0.SPNDEN bit is 1. When using the SPI in slave mode, set the SPNDL[2:0] bits to 000b.



## 26.2.11 SPCR2 : SPI Control Register 2

Base address: SPI0 = 0x4007\_2000

Offset address: 0x0F



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | SPPE   | Parity Enable   | R/W |
|     |        | <ul> <li>0: Do not add parity bit to transmit data and do not check parity bit of receive data</li> <li>1: When SPCR.TXMD = 0: Add parity bit to transmit data and check parity bit of receive data</li> <li>When SPCR.TXMD = 1: Add parity bit to transmit data but do not check parity bit of receive data</li> </ul> |     |
| 1   | SPOE   | Parity Mode   | R/W |
|     |        | <ul><li>0: Select even parity for transmission and reception</li><li>1: Select odd parity for transmission and reception</li></ul>  |     |
| 2   | SPIIE  | SPI Idle Interrupt Enable   | R/W |
|     |        | <ul><li>0: Disable idle interrupt requests</li><li>1: Enable idle interrupt requests</li></ul>  |     |
| 3   | PTE    | Parity Self-Testing   | R/W |
|     |        | <ul><li>0: Disable self-diagnosis function of the parity circuit</li><li>1: Enable self-diagnosis function of the parity circuit</li></ul>  |     |
| 4   | SCKASE | RSPCK Auto-Stop Function Enable   | R/W |
|     |        | Disable RSPCK auto-stop function     Enable RSPCK auto-stop function  |     |
| 7:5 | _      | These bits are read as 0. The write value should be 0.  | R/W |

## SPPE bit (Parity Enable)

The SPPE bit enables or disables the parity function.

When the SPCR.TXMD bit is 0 and this bit is 1, the parity bit is added to transmit data and parity checking is performed for receive data.

When the SPCR.TXMD bit is 1 and this bit is 1, the parity bit is added to transmit data but parity checking is not performed for receive data.

## **SPOE** bit (Parity Mode)

The SPOE bit specifies odd or even parity.

When even parity is set, parity bit addition is performed so that the total number of bits whose value is 1 in the transmit or receive character plus the parity bit is even. Similarly, when odd parity is set, parity bit addition is performed so that the total number of bits whose value is 1 in the transmit or receive character plus the parity bit is odd.

The SPOE bit is only valid when the SPPE bit is 1.

#### **SPIIE bit (SPI Idle Interrupt Enable)**

The SPIIE bit enables or disables the generation of SPI idle interrupt requests when an idle state is detected in the SPI and the SPSR.IDLNF flag clears is set to 0.

## PTE bit (Parity Self-Testing)

The PTE bit enables self-diagnosis of the parity circuit to check whether the parity function is operating correctly.

## **SCKASE bit (RSPCK Auto-Stop Function Enable)**

The SCKASE bit enables or disables the RSPCK auto-stop function. When this function is enabled, the RSPCK clock is stopped before an overrun error occurs, when data is received in master mode. For details, see section 26.3.8.1. Overrun errors.

## 26.2.12 SPCMD0 : SPI Command Register 0

Base address:  $SPI0 = 0x4007_2000$ 

Offset address: 0x10

| Bit position:      | 15         | 14         | 13         | 12   | 11 | 10  | 9     | 8 | 7 | 6 | 5 | 4 | 3    | 2      | 1    | 0    |
|--------------------|------------|------------|------------|------|----|-----|-------|---|---|---|---|---|------|--------|------|------|
| Bit field:         | SCKD<br>EN | SLND<br>EN | SPND<br>EN | LSBF |    | SPB | [3:0] |   | _ | _ | _ | _ | BRD\ | /[1:0] | CPOL | СРНА |
| Value after reset: | 0          | 0          | 0          | 0    | 0  | 1   | 1     | 1 | 0 | 0 | 0 | 0 | 1    | 1      | 0    | 1    |

| Bit  | Symbol    | Function   | R/W |
|------|-----------|--|-----|
| 0    | СРНА      | RSPCK Phase Setting  0: Select data sampling on leading edge, data change on trailing edge  1: Select data change on leading edge, data sampling on trailing edge  | R/W |
| 1    | CPOL      | RSPCK Polarity Setting  0: Set RSPCK low during idle  1: Set RSPCK high during idle  | R/W |
| 3:2  | BRDV[1:0] | Bit Rate Division Setting  0 0: Base bit rate  0 1: Base bit rate divided by 2  1 0: Base bit rate divided by 4  1 1: Base bit rate divided by 8   | R/W |
| 7:4  | -         | These bits are read as 0. The write value should be 0.   | R/W |
| 11:8 | SPB[3:0]  | SPI Data Length Setting  0x0: 20 bits  0x1: 24 bits  0x2: 32 bits  0x3: 32 bits  0x8: 9 bits  0x9: 10 bits  0xA: 11 bits  0xB: 12 bits  0xC: 13 bits  0xC: 13 bits  0xE: 15 bits  0xF: 16 bits  Others: 8 bits | R/W |
| 12   | LSBF      | SPI LSB First 0: MSB-first 1: LSB-first  | R/W |
| 13   | SPNDEN    | SPI Next-Access Delay Enable  0: Select next-access delay of 1 RSPCK + 2 PCLKB  1: Select next-access delay equal to the setting in the SPI Next-Access Delay Register (SPND)                                  | R/W |
| 14   | SLNDEN    | SSL Negation Delay Setting Enable  0: Select SSL negation delay of 1 RSPCK  1: Select SSL negation delay equal to the setting in the SPI Slave Select Negation Delay Register (SSLND)                          | R/W |
| 15   | SCKDEN    | RSPCK Delay Setting Enable  0: Select RSPCK delay of 1 RSPCK  1: Select RSPCK delay equal to the setting in the SPI Clock Delay Register (SPCKD)   | R/W |

The SPCMD0 register sets the transfer format for the SPI in master mode.



Set this register while the transmit buffer is empty (SPSR.SPTEF is 1 and data for the next transfer is not set), and before the setting of data to be transmitted when this register is referenced.

If the contents of SPCMD0 are changed while the SPCR.SPE bit is 1, do not perform subsequent operations.

## **CPHA** bit (RSPCK Phase Setting)

The CPHA bit selects the RSPCK phase of the SPI in master or slave mode. Data communications between SPI modules require the same RSPCK phase setting between the modules.

#### **CPOL bit (RSPCK Polarity Setting)**

The CPOL bit selects the RSPCK polarity of the SPI in master or slave mode. Data communications between SPI modules require the same RSPCK polarity setting between the modules.

### BRDV[1:0] bits (Bit Rate Division Setting)

The BRDV[1:0] bits determine the bit rate in combination with the settings in the SPBR register. (see section 26.2.6. SPBR: SPI Bit Rate Register). The SPBR settings determine the base bit rate. The BRDV[1:0] setting selects the bit rate obtained by dividing the base bit rate by 1, 2, 4, or 8. Different BRDV[1:0] bit settings can be specified in the SPCMD0 register. This enables execution of serial transfers at different bit rates for each command.

#### SPB[3:0] bits (SPI Data Length Setting)

The SPB[3:0] bits specify the transfer data length for the SPI in master or slave mode.

## LSBF bit (SPI LSB First)

The LSBF bit specifies the data format of the SPI in master or slave mode to MSB-first or LSB-first.

#### SPNDEN bit (SPI Next-Access Delay Enable)

The SPNDEN bit specifies the next-access delay, the period from the time the SPI in master mode terminates a serial transfer and sets the SSLni signal inactive until the SPI enables the SSLni signal assertion for the next access. If the SPNDEN bit is 0, the SPI sets the next-access delay to 1 RSPCK + 2 PCLKB. If the SPNDEN bit is 1, the SPI inserts a next-access delay according to the SPND setting.

When using the SPI in slave mode, set the SPNDEN bit to 0.

#### **SLNDEN bit (SSL Negation Delay Setting Enable)**

The SLNDEN bit specifies the SSL negation delay, the period from the time the SPI in master mode stops RSPCK oscillation until the SPI sets the SSLni signal to inactive. If the SLNDEN bit is 0, the SPI sets the SSL negation delay to 1 RSPCK. If the SLNDEN bit is 1, the SPI negates the SSL signal at the SSL negation delay according to the SSLND setting.

When using the SPI in slave mode, set the SLNDEN bit to 0.

### **SCKDEN bit (RSPCK Delay Setting Enable)**

The SCKDEN bit specifies the SPI clock delay, the period from the point when the SPI in master mode asserts the SSLni signal until the RSPCK starts oscillation. If the SCKDEN bit is 0, the SPI sets the RSPCK delay to 1 RSPCK. If the SCKDEN bit is 1, the SPI starts the oscillation of RSPCK at an RSPCK delay according to the SPCKD setting.

When using the SPI in slave mode, set the SCKDEN bit to 0.

## 26.3 Operation

In this section, the serial transfer period refers to the period from the beginning of driving valid data to the fetching of the final valid data.

## 26.3.1 Overview of SPI Operation

The SPI is capable of synchronous serial transfers in the following modes:

- Slave mode (SPI operation)
- Single master mode (SPI operation)
- Slave mode (clock synchronous operation)
- Master mode (clock synchronous operation)



The SPI mode can be selected by using the MSTR, MODFEN, and SPMS bits in SPCR. Table 26.4 lists the relationship between SPI modes and SPCR settings, and a description of each mode.

Table 26.4 Relationship between SPCR settings and SPI modes

| Mode                            | Slave (SPI operation)                    | Single-master (SPI operation)   | Slave (clock<br>synchronous<br>operation) | Master (clock synchronous operation)  |  |  |
|---------------------------------|--|---|---|---|--|--|
| MSTR bit setting                | 0  | 1   | 0   | 1   |  |  |
| MODFEN bit setting              | 0 or 1                                   | 0   | 0   | 0   |  |  |
| SPMS bit setting                | 0  | 0   | 1   | 1   |  |  |
| RSPCKn pins                     | Input                                    | Output  | Input                                     | Output  |  |  |
| MOSIn pin                       | Input                                    | Output  | Input                                     | Output  |  |  |
| MISOn pin                       | Output/Hi-Z                              | Input   | Output                                    | Input   |  |  |
| SSLn0 pins                      | Input                                    | Output  | Hi-Z <sup>*1</sup>                        | Hi-Z <sup>*1</sup>  |  |  |
| SSL polarity change function    | Supported                                | Supported   | _   | _   |  |  |
| Max transfer rate               | PCLKB/6                                  | PCLKB/2   | PCLKB/6                                   | PCLKB/2   |  |  |
| Clock source                    | RSPCK input                              | On-chip baud rate generator   | RSPCK input                               | On-chip baud rate generator   |  |  |
| Clock polarity                  | Two                                      |   |   |   |  |  |
| Clock phase                     | Two                                      | Two   | One (CPHA = 1)                            | Two   |  |  |
| First transfer bit              |  | MSE   |   |   |  |  |
| Transfer data length            |  | 8 to 16, 20   | , 24, 32 bits                             |   |  |  |
| RSPCK delay control             | Not supported                            | Supported   | Not supported                             | Supported   |  |  |
| SSL negation delay control      | Not supported                            | Supported   | Not supported                             | Supported   |  |  |
| Next-access delay control       | Not supported                            | Supported   | Not supported                             | Supported   |  |  |
| Transfer trigger                | SSL input active or<br>RSPCK oscillation | Write to transmit<br>buffer on generation<br>of transmit buffer<br>empty interrupt request<br>(SPTEF = 1) | RSPCK oscillation                         | Write to transmit<br>buffer on generation<br>of transmit buffer<br>empty interrupt request<br>(SPTEF = 1) |  |  |
| Transmit buffer empty detection |  | Supp  | oorted                                    |   |  |  |
| Receive buffer full detection   |  | Supp  | orted <sup>*2</sup>                       |   |  |  |
| Overrun error detection         | Supported*2                              | Supported*2*4   | Supported*2                               | Supported*2   |  |  |
| Parity error detection          |  | Suppo   | orted*3*2                                 | 1   |  |  |
| Mode fault error detection      | Supported (MODFEN = 1)                   | Not supported   | Not supported                             | Not supported   |  |  |
| Underrun error detection        | Supported                                | Not supported   | Supported                                 | Not supported   |  |  |

Note 1. This function is not supported in this mode.

## 26.3.2 Controlling the SPI Pins

Based on the settings of the MSTR, MODFEN, and SPMS bits in SPCR and the PmnPFS.NCODR bit for I/O Ports, the SPI can switch pin states. Table 26.5 lists the relationship between pin states and bit settings. Setting the PmnPFS.NCODR bit for an I/O port to 0 selects the CMOS output. Setting it to 1 selects the open-drain output. The I/O port settings must follow this relationship.

Note 2. When the SPCR.TXMD bit is 1, detection of receiver buffer full, overrun error, and parity error are not performed.

Note 3. When the SPCR2.SPPE bit is 0, parity error detection is not performed.

Note 4. When the SPCR2.SCKASE bit is 1, overrun error detection does not proceed.

Table 26.5 Relationship between pin states and bit settings

|  |         | Pin state*2                        |                                    |
|--|---------|------------------------------------|------------------------------------|
| Mode   | Pin     | PmnPFS.NCODR bit for I/O ports = 0 | PmnPFS.NCODR bit for I/O ports = 1 |
| Single-master mode (SPI operation)   | RSPCKn  | CMOS output                        | Open-drain output                  |
| (MSTR = 1, MODFEN = 0, SPMS = 0)   | SSLn0   | CMOS output                        | Open-drain output                  |
|  | MOSIn   | CMOS output                        | Open-drain output                  |
|  | MISOn   | Input                              | Input                              |
| Slave mode (SPI operation)<br>(MSTR = 0, SPMS = 0)                         | RSPCKn  | Input                              | Input                              |
|  | SSLn0   | Input                              | Input                              |
|  | MOSIn   | Input                              | Input                              |
|  | MISOn*3 | CMOS output/Hi-Z                   | Open-drain output/Hi-Z             |
| Master mode (clock synchronous operation) (MSTR = 1, MODFEN = 0, SPMS = 1) | RSPCKn  | CMOS output                        | Open-drain output                  |
|  | SSLn0*4 | Hi-Z*1                             | Hi-Z*1                             |
|  | MOSIn   | CMOS output                        | Open-drain output                  |
|  | MISOn   | Input                              | Input                              |
| Slave mode<br>(clock synchronous operation)<br>(MSTR = 0, SPMS = 1)        | RSPCKn  | Input                              | Input                              |
|  | SSLn0*4 | Hi-Z <sup>*1</sup>                 | Hi-Z <sup>*1</sup>                 |
|  | MOSIn   | Input                              | Input                              |
|  | MISOn   | CMOS output                        | Open-drain output                  |

- Note 1. This function is not supported in this mode.
- Note 2. SPI settings are not reflected in multiplexed pins for which the SPI function is not selected.
- Note 3. When SSLn0 is at the non-active level or the SPCR.SPE bit is 0, the pin state is Hi-Z. Whether or not the input signal is at the active level determines the setting of the SSLP.SSL0P bit.
- Note 4. These pins are available for use as I/O port pins.

The SPI in single-master mode (SPI operation) determines the MOSI signal values during the SSL negation period based on the MOIFE and MOIFV bit settings in SPPCR, as listed in Table 26.6.

Table 26.6 MOSI signal value determination during SSL negation

| MOIFE bit | MOIFV bit | MOSIn signal value during SSL negation |
|-----------|-----------|--|
| 0         | 0, 1      | Final data from previous transfer      |
| 1         | 0         | Low                                    |
| 1         | 1         | High                                   |

## 26.3.3 SPI System Configuration Examples

## 26.3.3.1 Single-master/single-slave with the MCU as a master

Figure 26.5 shows a single-master/single-slave SPI system configuration example where the MCU is used as a master. In the single-master/single-slave configuration, the SSLni output of the MCU (master) is not used. The SSL input of the SPI slave is fixed to the low level, and the SPI slave is maintained in the selected state.\*1

Note 1. In the transfer format configured when the SPCMD0.CPHA bit is 0, the SSL signal for some slave devices cannot be fixed to an active level. In this case, always connect the SSLni output of the MCU to the SSL input of the slave device.

The MCU (master) drives the RSPCKn and MOSIn signals. The SPI slave drives the MISO signal.






Figure 26.5 Single-master/single-slave configuration example with the MCU as a master

## 26.3.3.2 Single-master/single-slave with the MCU as a slave

Figure 26.6 shows a single-master/single-slave SPI system configuration example where the MCU is used as a slave. When the MCU operates as a slave, the SSLn0 pin is used as SSL input. The SPI master drives the RSPCK and MOSI signals. The MCU (slave) drives the MISOn signal.\*1

Note 1. When SSLn0 is at a non-active level, the pin state is Hi-Z.

In the single-slave configuration when the SPCMD0.CPHA bit is set to 1, the SSLn0 input of the MCU (slave) is fixed to the low level and the MCU (slave) is maintained in the selected state. This enables serial transfer execution (Figure 26.7).




Figure 26.6 Single-master/single-slave configuration example with the MCU as a slave and CPHA = 0




Figure 26.7 Single-master/single-slave configuration example with the MCU as a slave and CPHA = 1

## 26.3.3.3 Single-master/multi-slave with the MCU as a slave

Figure 26.8 shows a single-master/multi-slave SPI system configuration example where the MCU is used as a slave. In this example, the SPI system includes an SPI master and two MCUs (slaves X and Y).

The SPCK and MOSI outputs of the SPI master are connected to the RSPCKn and MOSIn inputs of the MCUs (slaves X and Y). The MISOn outputs of the MCUs (slaves X and Y) are all connected to the MISO input of the SPI master. The SSLX and SSLY outputs of the SPI master are connected to the SSLn0 inputs of the MCUs (slaves X and Y, respectively).

The SPI master drives the SPCK, MOSI, SSLX, and SSLY signals. Of the MCUs (slaves X and Y), the slave that receives low-level input into the SSLn0 input drives the MISOn signal.




Figure 26.8 Single-master/multi-slave configuration example with the MCU as a slave

# 26.3.3.4 Master and slave in clock synchronous mode with the MCU configured as a

Figure 26.9 shows a master and slave in clock synchronous mode configuration example where the MCU is used as a master. In this configuration, SSLni of the MCU (master) is not used.

The MCU (master) drives the RSPCKn and MOSIn signals. The SPI slave drives the MISO signal.




Figure 26.9 Clock synchronous master/slave configuration example with the MCU as a master

## 26.3.3.5 Master and slave in clock synchronous mode with the MCU as a slave

Figure 26.10 shows a master and slave in clock synchronous mode configuration example where the MCU is used as a slave. When the MCU operates as a slave (clock synchronous operation), the MCU (slave) drives the MISOn signal and the SPI master drives the SPCK and MOSI signals. In addition, SSLn0 of the MCU (slave) are not used.

The MCU (slave) can only execute serial transfers in the single-slave configuration when the SPCMD0.CPHA bit is set to 1.




Figure 26.10 Clock synchronous master/slave configuration example with the MCU as a slave and CPHA = 1

#### 26.3.4 Data Formats

The data format of the SPI depends on the settings in SPI Command Register 0 (SPCMD0) and the parity enable bit in SPI Control Register 2 (SPCR2.SPPE). Regardless of whether the MSB or LSB is first, the SPI treats the range from the LSB bit in the SPI Data Register (SPDR/SPDR HA) to the bit associated with the selected data length, as transfer data.

This section shows the format of one frame of data before or after transfer.

#### Data format with parity disabled

When parity is disabled, transmission or reception of data proceeds with the length in bits selected in the SPI data length setting in SPI Command Register 0 (SPCMD0.SPB[3:0]).

### Data format with parity enabled

When parity is enabled, transmission or reception of data proceeds with the length in bits selected in the SPI data length setting in SPI Command Register 0 (SPCMD0.SPB[3:0]). In this case, however, the last bit is a parity bit.




Figure 26.11 Data format with parity disabled and enabled

## 26.3.4.1 Operation when parity is disabled (SPCR2.SPPE = 0)

When parity is disabled, data for transmission is copied to the shift register with no pre-processing. This section describes the connection between the SPI Data Register (SPDR/SPDR\_HA) and the shift register in terms of the combination of MSB- or LSB-first order and data length.

## (1) MSB-first transfer with 32-bit data

Figure 26.12 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity disabled, a SPI data length of 32 bits, and MSB-first selected.

In transmission, bits T31 to T00 from the current stage of the transmit buffer are copied to the shift register. Data for transmission is shifted out from the shift register from T31 to T30, and continuing to T00.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R31 to R00 bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer.




Figure 26.12 MSB-first transfer with 32-bit data and parity disabled

#### (2) MSB-first transfer with 24-bit data

Figure 26.13 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity disabled, an SPI data length of 24 bits for an example that is not 32 bits, and MSB-first selected.

In transmission, the lower 24 bits (T23 to T00) from the current stage of the transmit buffer are copied to the shift register. Data for transmission is shifted out from the shift register from T23 to T22, and continuing to T00.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R23 to R00 bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer. The upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to bits T31 to T24 during transmission leads to 0 being inserted in the upper 8 bits of the receive buffer.



Figure 26.13 MSB-first transfer with 24-bit data and parity disabled

### (3) LSB-first transfer with 32-bit data

Figure 26.14 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity disabled, an SPI data length of 32 bits, and LSB-first selected.

In transmission, bits T31 to T00 from the current stage of the transmit buffer are reordered bit-by-bit to obtain the order T00 to T31 for copying to the shift register. Data for transmission is shifted out from the shift register in order from T00 to T01, and continuing to T31.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R00 to R31 bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer.




Figure 26.14 LSB-first transfer with 32-bit data and parity disabled

#### (4) LSB-first transfer with 24-bit data

Figure 26.15 shows the operation of the SPI Data Register (SPDR) and the shift register in transfers with parity disabled, an SPI data length of 24 bits for an example that is not 32, and LSB-first selected.

In transmission, the lower 24 bits (T23 to T00) from the current stage of the transmit buffer are reordered bit-by-bit to obtain the order T00 to T23 for copying to the shift register. Data for transmission is shifted out from the shift register from T00 to T01, and continuing to T23.

In reception, received data is shifted in bit-by-bit through bit[8] of the shift register. When the R00 to R23 bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer.

The upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to T31 to T24 during transmission leads to 0 being inserted in the upper 8 bits of the receive buffer.




Figure 26.15 LSB-first transfer with 24-bit data and parity disabled

## 26.3.4.2 Operation when parity is enabled (SPCR2.SPPE = 1)

When parity is enabled, the lowest-order bit of the data for transmission becomes a parity bit. Hardware calculates the value of the parity bit.

## (1) MSB-first transfer with 32-bit data

Figure 26.16 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity enabled, an SPI data length of 32 bits, and MSB-first selected.

In transmission, the value of the parity bit (P) is calculated from bits T31 to T01. This replaces the final bit, T00, and the whole value is copied to the shift register. Data is transmitted in the order T31, T30, ..., T01, and P.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R31 to P bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R31 to P is checked for parity.




Figure 26.16 MSB-first transfer with 32-bit data and parity enabled

## (2) MSB-first transfer with 24-bit data

Figure 26.17 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity enabled, a SPI data length of 24 bits, and MSB-first selected.

In transmission, the value of the parity bit (P) is calculated from bits T23 to T01. This replaces the final bit, T00, and the whole value is copied to the shift register. Data is transmitted in the order T23, T22, ..., T01, and P.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R23 to P bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R23 to P is checked for parity. The upper 8 bits of the transmit buffer is stored in the upper 8 bits of the receive buffer. Writing 0 to T31 to T24 during transmission leads to 0 being inserted in the upper 8 bits of the receive buffer.




Figure 26.17 MSB-first transfer with 24-bit data and parity enabled

#### (3) LSB-first transfer with 32-bit data

Figure 26.18 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity enabled, an SPI data length of 32 bits, and LSB-first selected.

In transmission, the value of the parity bit (P) is calculated from bits T30 to T00. This replaces the final bit, T31, and the whole value is copied to the shift register. Data is transmitted in the order T00, T01, ..., T30, and P.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R00 to P bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R00 to P is checked for parity.




Figure 26.18 LSB-first transfer with 32-bit data and parity enabled

#### (4) LSB-first transfer with 24-bit data

Figure 26.19 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity enabled, a SPI data length of 24 bits, and LSB-first selected.

In transmission, the value of the parity bit (P) is calculated from bits T22 to T00. This replaces the final bit, T23, and the whole value is copied to the shift register. Data is transmitted in the order T00, T01, ..., T22, and P.

In reception, received data is shifted in bit-by-bit through bit[8] of the shift register. When the R00 to P bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R00 to P is checked for parity. The upper 8 bits of the transmit buffer is stored in the upper 8 bits of the receive buffer. Writing 0 to T31 to T24 during transmission leads to 0 being inserted in the upper 8 bits of the receive buffer.




Figure 26.19 LSB-first transfer with 24-bit data and parity enabled

#### 26.3.5 Transfer Formats

#### 26.3.5.1 When CPHA = 0

Figure 26.20 shows an example transfer format for the serial transfer of 8-bit data when the SPCMD0.CPHA bit is 0. Do not perform clock synchronous operation (SPCR.SPMS = 1) when the SPI operates in slave mode (SPCR.MSTR = 0) and the CPHA bit is 0. In Figure 26.20, RSPCKn (CPOL = 0) indicates the RSPCKn signal waveform when the SPCMD0.CPOL bit is 0, and RSPCKn (CPOL = 1) indicates the RSPCKn signal waveform when the CPOL bit is 1. The sampling timing represents the timing at which the SPI fetches serial transfer data into the shift register. The I/O directions of the signals depend on the SPI settings. For details, see section 26.3.2. Controlling the SPI Pins.

When the SPCMD0.CPHA bit is 0, the driving of valid data to the MOSIn and MISOn signals begins at an SSLni signal assertion. The first RSPCKn signal change that occurs after the SSLni signal assertion becomes the first transfer data fetch. After this, data is sampled every 1 RSPCKn cycle. The change timing for MOSIn and MISOn signals is 1/2 RSPCK cycles after the transfer data fetch timing. The CPOL bit setting does not affect the RSPCK signal operation timing as it only affects the signal polarity.

t1 denotes the RSPCK delay, the period from an SSLni signal assertion to RSPCKn oscillation. t2 denotes the SSL negation delay, the period from the termination of RSPCKn oscillation to an SSLni signal negation. t3 denotes the next-access delay, the period in which SSLni signal assertion is suppressed for the next transfer after the end of serial transfer. t1, t2, and t3 are controlled by a master device running on the SPI system. For a description of t1, t2, and t3 when the SPI is in master mode, see section 26.3.10.1. Master mode operation.




Figure 26.20 SPI transfer format when CPHA = 0

#### 26.3.5.2 When CPHA = 1

Figure 26.21 shows an example transfer format for the serial transfer of 8-bit data when the SPCMD0.CPHA bit is 1. However, when the SPCR.SPMS bit is 1, the SSLni signals are not used, and only the three signals RSPCKn, MOSIn, and MISOn handle communications. In Figure 26.21, RSPCK (CPOL = 0) indicates the RSPCKn signal waveform when the SPCMD0.CPOL bit is 0 and RSPCK (CPOL = 1) indicates the RSPCKn signal waveform when the CPOL bit is 1. The sampling timing represents the timing at which the SPI fetches serial transfer data into the shift register. The I/O directions of the signals depend on the SPI mode (master or slave mode). For details, see section 26.3.2. Controlling the SPI Pins.

When the SPCMD0.CPHA bit is 1, the driving of invalid data to the MISOn signal begins at an SSLni signal assertion. The output of valid data to the MOSIn and MISOn signals begins at the first RSPCKn signal change that occurs after the SSLni signal assertion. After this, data is updated every 1 RSPCK cycle. The transfer data fetch timing is 1/2 RSPCK cycles after the data update timing. The SPCMD0.CPOL bit setting does not affect the RSPCKn signal operation timing. It only affects the signal polarity.

t1, t2, and t3 are the same as those when CPHA = 0. For a description of t1, t2, and t3 when the SPI of the MCU is in master mode, see section 26.3.10.1. Master mode operation.




Figure 26.21 SPI transfer format when CPHA = 1

#### 26.3.6 Data Transfer Modes

Full-duplex synchronous serial communications or transmit operations can only be selected in the Communications Operating Mode Select bit (SPCR.TXMD). The register accesses shown in Figure 26.22 and Figure 26.23 indicate the condition of access to the SPDR/SPDR HA register, where W denotes a write cycle.

## 26.3.6.1 Full-duplex synchronous serial communications (SPCR.TXMD = 0)

Figure 26.22 shows an example of operation when the Communications Operating Mode Select bit (SPCR.TXMD) is set to 0. In this example, the SPI performs an 8-bit serial transfer when the SPCMD0.CPHA bit is 1, and the SPCMD0.CPOL bit is 0. The numbers given for RSPCKn in the waveform represent the number of RSPCK cycles, such as the number of transferred bits.




Figure 26.22 Operation example when SPCR.TXMD = 0

The operation of the flags at timings (1) and (2) in Figure 26.22 is as follows:

- 1. When a serial transfer ends with the receive buffer of SPDR\_HA empty, the SPI generates a receive buffer full interrupt request (SPIi\_SPRI), the SPI sets the SPSR.SPRF flag to 1, and copies the received data in the shift register to the receive buffer.
- When a serial transfer ends with the receive buffer of SPDR\_HA holding data that was received in the previous serial
  transfer, the SPI sets the SPSR.OVRF flag to 1, and discards the received data in the shift register. For details about the
  operation of the SPSR.OVRF flag, see section 26.3.8.1. Overrun errors.

## 26.3.6.2 Transmit-Only Serial Communications (SPCR.TXMD = 1)

Figure 26.23 shows an example of operation when the Communications Operating Mode Select bit (SPCR.TXMD) is set to 1. In this example, the SPI performs an 8-bit serial transfer when the SPCMD0.CPHA bit is 1, and the SPCMD0.CPOL bit is 0. The numbers given for RSPCKn in the waveform represent the number of RSPCK cycles, such as the number of transferred bits.




Figure 26.23 Operation example when SPCR.TXMD = 1

The operation of the flags at timings (1) to (3) in Figure 26.23 is as follows:

- 1. Make sure there is no data left in the receive buffer (the SPSR.SPRF flag is 0) and the SPSR.OVRF flag is 0 before entering transmit-only mode (SPCR.TXMD = 1).
- 2. When a serial transfer ends with the receive buffer of SPDR\_HA empty, if the transmit-only mode is selected (SPCR.TXMD = 1), the SPSR.SPRF flag retains the value of 0, and the SPI does not copy the data in the shift register to the receive buffer.
- 3. Because the receive buffer of SPDR\_HA does not hold data that was received in the previous serial transfer, even when a serial transfer ends, the SPSR.OVRF flag retains the value of 0, and the data in the shift register is not copied to the receive buffer.

In transmit-only mode (SPCR.TXMD = 1), the SPI transmits data but does not receive data. Therefore, the SPSR.SPRF and SPSR.OVRF flags remain 0 at timings (1) to (3).

## 26.3.7 Transmit Buffer Empty and Receive Buffer Full Interrupts

Figure 26.24 and Figure 26.25 show examples of operation of the transmit buffer empty interrupt (SPIi\_SPTI) and the receive buffer full interrupt (SPIi\_SPRI). The SPDR\_HA register accesses shown in these figures indicate the conditions of access to the register, where W denotes a write cycle and R a read cycle. In Figure 26.24, the SPI performs an 8-bit serial transfer when SPCR.TXMD bit is 0, the SPCMD0.CPHA bit is 0, and the SPCMD0.CPOL bit is 0. In Figure 26.25, the SPI performs an 8-bit serial transfer when SPCR.TXMD bit is 0, the SPCMD0.CPHA bit is 1, and the SPCMD0.CPOL bit is 0.

The numbers given for RSPCKn in the waveform represent the number of RSPCK cycles, such as the number of transferred bits




Figure 26.24 Operation example of the SPIi\_SPTI and SPIi\_SPRI interrupts when CPHA = 0 and CPOL = 0 in master mode




Figure 26.25 Operation example of the SPIi\_SPTI and SPIi\_SPRI interrupts when CPHA = 1 and CPOL = 0 in master mode

The operation of the SPI at timings (1) to (5) in Figure 26.24 and Figure 26.25 is as follows:

- 1. When transmit data is written to SPDR\_HA with the transmit buffer of SPDR\_HA is empty and data for the next transfer is not set, the SPI writes data to the transmit buffer and clears the SPSR.SPTEF flag to 0.
- 2. If the shift register is empty, the SPI copies the data in the transmit buffer to the shift register, generates a transmit buffer empty interrupt request (SPIi\_SPTI), and sets the SPSR.SPTEF flag to 1. How a serial transfer is started depends on the SPI mode. For details, see section 26.3. Operation, and section 26.3.11. Clock Synchronous Operation.
- 3. When transmit data is written to SPDR\_HA either by the transmit buffer empty interrupt routine, or by the processing of the transmit buffer empty using the SPTEF flag, the SPI writes data to the transmit buffer and clears the SPTEF flag to 0. Because the data being transferred serially is stored in the shift register, the SPI does not copy the data in the transmit buffer to the shift register.
- 4. When the serial transfer ends with the receive buffer of SPDR\_HA empty, the SPI copies the receive data in the shift register to the receive buffer, generates a receive buffer full interrupt request (SPIi\_SPRI), and sets the SPRF flag to 1. Because the shift register becomes empty on completion of the serial transfer, if the transmit buffer is full before the serial transfer ended, the SPI sets the SPTEF flag to 1 and copies data in the transmit buffer to the shift register. Even

when received data is not copied from the shift register to the receive buffer in an overrun error status, on completion of the serial transfer, the SPI determines that the shift register is empty, so data transfer from the transmit buffer to the shift register is enabled.

5. When SPDR\_HA is read either by the receive buffer full interrupt routine or processing of the receive buffer full interrupt using the SPRF flag, the receive data can be read.

If SPDR\_HA is written to when the transmit buffer holds data that is not yet transmitted (the SPTEF flag is 0), the SPI does not update data in the transmit buffer. When writing to SPDR\_HA, always use either a transmit buffer empty interrupt request or processing of the transmit buffer empty interrupt using the SPTEF flag. To use a transmit buffer empty interrupt, set the SPTIE bit in SPCR to 1. If the SPI function is disabled (the SPCR.SPE bit is 0), set the SPTIE bit to 0.

When serial transfer ends and the receive buffer is full (the SPRF flag is 1), the SPI does not copy data from the shift register to the receive buffer, and it detects an overrun error (see section 26.3.8. Error Detection). To prevent a receive data overrun error, read the received data using a receive buffer full interrupt request before the next serial transfer ends. To use an SPI receive buffer full interrupt, set the SPCR.SPRIE bit to 1.

Transmission and reception interrupts or the associated IELSRn.IR flags (where n is the interrupt vector number) in the ICU can be used to confirm the states of the transmit and receive buffers.

Similarly, the SPTEF and SPRF flags can be used to confirm the states of the transmit and receive buffers. See section 12, Interrupt Controller Unit (ICU) for the interrupt vector numbers.

#### 26.3.8 Error Detection

In normal SPI serial transfers, data written to the transmit buffer of SPDR/SPDR\_HA is transmitted, and received data can be read from the receive buffer of SPDR/SPDR\_HA. If access is made to SPDR/SPDR\_HA, an abnormal transfer might occur, depending on the status of the transmit or receive buffer or the status of the SPI at the beginning or end of serial transfer.

If an abnormal transfer occurs, the SPI detects the event as an underrun error, overrun error, parity error, or mode fault error. Table 26.7 lists the relationship between non-normal transfer operations and the SPI error detection function.

Table 26.7 Relationship between non-normal transfer operations and SPI error detection

| Operation | Occurrence condition  | SPI operation  | Error detection  |
|-----------|---|--|------------------|
| 1         | SPDR/SPDR_HA is written when the transmit buffer is full.   | The contents of the transmit buffer are kept Write data is missing   | None             |
| 2         | SPDR/SPDR_HA is read when the receive buffer is empty.  | The contents of the receive buffer and previously received data are output.  | None             |
| 3         | Serial transfer is started in slave mode when the SPI is not able to transmit data.   | <ul> <li>Serial transfer is suspended</li> <li>Transmit or receive data is missing</li> <li>Driving of the MISOn output signal is stopped</li> <li>SPI function is disabled</li> </ul> | Underrun error   |
| 4         | Serial transfer terminates when the receive buffer is full.   | Keeps the contents of the receive buffer     Missing receive data  | Overrun error    |
| 5         | An incorrect parity bit is received during full-duplex synchronous serial communication with the parity function enabled in following mode:  Transmit-receive master mode Transmit-receive slave mode | The parity error flag is asserted  | Parity error     |
| 6         | The SSLn0 input signal is negated during serial transfer in slave mode.   | Serial transfer is suspended     Transmit or receive data is missing     Driving of the MISOn output signal is stopped     SPI function is disabled                                    | Mode fault error |

In operation 1 described in Table 26.7, the SPI does not detect an error. To prevent data omission during writes to SPDR/SPDR\_HA, the writes to SPDR/SPDR\_HA must be executed using a transmit buffer empty interrupt request (when the SPSR.SPTEF flag is 1).

Similarly, the SPI does not detect an error in operation 2. To prevent extraneous data from being read, SPDR/SPDR\_HA read must be executed with an SPI receive buffer full interrupt request (when the SPSR.SPRF flag is 1).

For information on the other errors, see the following sections:

- Underrun error, indicated in operation 3, see section 26.3.8.4. Underrun errors
- Overrun error, indicated in operation 4, see section 26.3.8.1. Overrun errors
- Parity error, indicated in operation 5, see section 26.3.8.2. Parity errors
- Mode fault error, indicated in operations 6 to 8, see section 26.3.8.3. Mode fault errors
- For the transmit and receive interrupts, see section 26.3.7. Transmit Buffer Empty and Receive Buffer Full Interrupts.

#### 26.3.8.1 Overrun errors

If a serial transfer ends when the receive buffer of SPDR/SPDR\_HA is full, the SPI detects an overrun error and sets the SPSR.OVRF flag to 1. When the OVRF flag is 1, the SPI does not copy data from the shift register to the receive buffer, so the data prior to the error occurrence is retained in the receive buffer. To set the OVRF flag to 0, write 0 to the OVRF flag after the CPU reads SPSR with the OVRF flag set to 1.

Figure 26.26 shows an example of operation of the OVRF and SPRF flags. The SPSR and SPDR\_HA accesses shown in Figure 26.26 indicate the condition of accesses to the SPSR and SPDR\_HA register, where W denotes a write cycle, and R a read cycle. In this example, the SPI performs an 8-bit serial transfer when SPCMD0.CPHA bit is 1 and the SPCMD0.CPOL bit is 0. The numbers given for RSPCKn in the waveform represent the number of RSPCK cycles, such as the number of transferred bits.




Figure 26.26 Operation example of the OVRF and SPRF flags

The operation of the flags at timings (1) to (4) in Figure 26.26 is as follows:

- 1. If a serial transfer terminates with the SPRF flag set to 1 (receive buffer full), the SPI detects an overrun error, and sets the OVRF flag to 1. The SPI does not copy the data in the shift register to the receive buffer. Even when the SPPE bit is 1, parity errors are not detected.
- 2. When SPDR/SPDR\_HA is read, the SPI outputs the data in the receive buffer. The SPRF flag is then set to 0. The receive buffer becoming empty does not set the OVRF flag to 0.
- 3. If the serial transfer ends with the OVRF flag set to 1 (overrun error occurred), the SPI does not copy data in the shift register to the receive buffer (the SPRF flag does not set to 1). A receive buffer full interrupt is not generated. Even when the SPPE bit is 1, parity errors are not detected. In an overrun error state when the SPI does not copy the received data from the shift register to the receive buffer, on termination of the serial transfer, the SPI determines that the shift register is empty. This enables data transfer from the transmit buffer to the shift register.
- 4. If 0 is written to the OVRF flag after SPSR is read when the OVRF flag is 1, the OVRF flag clears is set to 0.

The occurrence of an overrun can be checked either by reading SPSR or by using an SPI error interrupt and reading SPSR. When executing a serial transfer, you must ensure that overrun errors are detected early, for example by reading SPSR immediately after SPDR/SPDR\_HA/SPDR\_BY is read.

If an overrun error occurs and the OVRF flag sets to 1, normal reception operations cannot be performed until the OVRF flag is set to 0.

When the RSPCK auto-stop function is enabled (SPCR2.SCKASE = 1) in master mode, an overrun error does not occur. Figure 26.27 and Figure 26.28 show the clock stop waveform when a serial transfer continues while the receive buffer is full in master mode.




Figure 26.27 Clock stop waveform when serial transfer continues while receive buffer is full in master mode (CPHA = 1)




Figure 26.28 Clock stop waveform when serial transfer continues while receive buffer is full in master mode (CPHA = 0)

The operation of the flags at timings (1) and (2) in Figure 26.27 and Figure 26.28 is as follows:

- 1. When the receive buffer is full, an overrun error does not occur because the RSPCK clock is stopped.
- 2. If SPDR/SPDR\_HA is read while the clock is stopped, data in the receive buffer can be read. The RSPCK clock restarts after reading the receive buffer (after the SPSR.SPRF flag is set to 0).

### 26.3.8.2 Parity errors

When full-duplex synchronous serial communications is performed with the SPCR.TXMD bit set to 0 and the SPCR2.SPPE bit set to 1, when serial transfer ends, the SPI checks whether there are parity errors. On detecting a parity error in the received data, the SPI sets the SPSR.PERF flag to 1. Because the SPI does not copy data in the shift register to the receive buffer when the SPSR.OVRF flag is set to 1, parity error detection is not performed for the received data. To set the PERF flag to 0, write 0 to the PERF flag after the SPSR register is read with the PERF flag set to 1.

Figure 26.29 shows an example of operation of the OVRF and PERF flags. The SPSR access shown in Figure 26.29 indicates the condition of access to the register, where W denotes a write cycle, and R a read cycle. In this example, full-duplex serial communication is performed while the SPCR2.SPPE bit is 1. The SPI performs an 8-bit serial transfer when SPCMD0.CPHA bit is 1 and the SPCMD0.CPOL bit is 0. The numbers given for RSPCKn in the waveform represent the number of RSPCK cycles, such as the number of transferred bits.




Figure 26.29 Operation example of the OVRF and PERF flags

The operation of the flags at timings (1) to (3) in Figure 26.29 is as follows:

- 1. If a serial transfer terminates with the SPI not detecting an overrun error, the SPI copies the data in the shift register to the receive buffer. The SPI checks the received data at this time and sets the PERF flag to 1 if a parity error is detected.
- 2. If 0 is written to the PERF flag after the SPSR register is read when the PERF flag is 1, the PERF flag is set to 0.
- 3. When the SPI detects an overrun error and serial transfer is terminated, the data in the shift register is not copied to the receive buffer. The SPI does not perform parity error detection at this time.

Parity errors can be checked for by either reading the SPSR register or using an SPI error interrupt and reading the SPSR register. When executing a serial transfer, such checks are required to ensure early detection of parity errors.

### 26.3.8.3 Mode fault errors

When the MSTR bit is 0, the SPI operates in slave mode. The SPI detects a mode fault error if the MODFEN bit of the SPI in slave mode is 1, and the SPMS bit is 0, and if the SSLn0 input signal is negated during the serial transfer period (from the time the driving of valid data is started to the time the final valid data is fetched).

On detecting a mode fault error, the SPI stops the driving of the output signals and clears the SPCR.SPE bit to 0 (see section 26.3.9. Initializing the SPI).

The occurrence of a mode fault error can be checked either by reading SPSR or by using an SPI error interrupt and reading SPSR. Detecting mode-fault errors without using the SPI error interrupt requires polling of SPSR.

When the MODF flag is 1, writing 1 to the SPE bit is ignored by the SPI. To enable the SPI function after the detection of a mode fault error, the MODF flag must be set to 0.

#### 26.3.8.4 Underrun errors

While the SPI is operating in slave mode (SPCR.MSTR bit = 0), if serial transfer is started before transmit data output is ready with the SPCR.SPE bit set to 1 (SPI function enabled), the SPI detects an underrun error and sets the SPSR.MODF and SPSR.UDRF flags to 1.

On detecting an underrun error, the SPI stops the driving of output signals and clears the SPCR.SPE bit to 0 (see section 26.3.9. Initializing the SPI).

The occurrence of underrun errors can be checked either by reading SPSR or by using an SPI error interrupt and reading SPSR. Detecting underrun errors without using the SPI error interrupt requires polling of SPSR.

When the MODF flag is 1, writing 1 to the SPE bit is ignored by the SPI. To enable the SPI function after the detection of an underrun error, the MODF flag must be set to 0.

### 26.3.9 Initializing the SPI

If 0 is written to the SPCR.SPE bit or if the SPI sets the SPE bit to 0 because it detected a mode fault error or an underrun error, the SPI disables the SPI function and initializes some of the module functions. When a system reset is generated, the SPI initializes all of the module functions. This section describes initialization by clearing of the SPCR.SPE bit and by a system reset.

### 26.3.9.1 Initialization by clearing of the SPCR.SPE bit

When the SPCR.SPE bit is set to 0, the SPI initializes by:

- Suspending any serial transfer that is being executed
- Stopping the driving of output signals (Hi-Z) in slave mode
- Initializing the internal state of the SPI
- Initializing the transmit buffer of the SPI (the SPSR.SPTEF flag sets to 1)

Initialization by clearing of the SPE bit does not initialize the control bits of the SPI. For this reason, the SPI can be started in the same transfer mode in use prior to initialization when the SPE bit is set to 1 again.

The SPSR.SPRF, SPSR.OVRF, SPSR.MODF, SPSR.PERF, and SPSR.UDRF flags are not initialized. Therefore, even after the SPI is initialized, data from the receive buffer can be read to check the error status during an SPI transfer.

The transmit buffer is initialized to an empty state (the SPSR.SPTEF flag sets to 1). Therefore, if the SPCR.SPTIE bit is set to 1 after SPI initialization, a transmit buffer empty interrupt is generated. To disable any transmit buffer empty interrupts when the SPI is initialized, write 0 to the SPTIE bit simultaneously while writing 0 to the SPE bit.

#### 26.3.9.2 Initialization by system reset

A system reset completely initializes the SPI by initializing all SPI control bits, status bits, and data registers, in addition to meeting the requirements described in section 26.3.9.1. Initialization by clearing of the SPCR.SPE bit.

#### 26.3.10 SPI Operation

#### 26.3.10.1 Master mode operation

#### (1) Starting a serial transfer

The SPI updates the data in the transmit buffer (SPTX) when data is written to the SPI Data Register (SPDR/SPDR\_HA) with the SPI transmit buffer empty, data for the next transfer is not set, and the SPSR.SPTEF flag is 0. When the shift register is empty, the SPI copies data from the transmit buffer to the shift register and starts serial transfer. On copying transmit data to the shift register, the SPI changes the status of the shift register to full. On termination of the serial transfer, it changes the status of the shift register cannot be referenced.

The polarity of the SSLni output pins depends on the SSLP register settings. For details on the SPI transfer format, see section 26.3.5. Transfer Formats.



#### (2) Terminating a serial transfer

Regardless of the SPCMD0.CPHA bit setting, the SPI terminates the serial transfer after transmitting an RSPCKn edge associated with the final sampling timing. If free space is available in the receive buffer (SPRX) (the SPSR.SPRF flag is 0), on termination of the serial transfer, the SPI copies data from the shift register to the receive buffer of the SPDR/SPDR\_HA register.

The final sampling timing varies depending on the bit length of transfer data. In master mode, the SPI data length depends on the SPCMD0.SPB[3:0] bit settings. The polarity of the SSLni output pin depends on the SSLP register settings. For details on the SPI transfer format, see section 26.3.5. Transfer Formats.

### (3) RSPCK delay (t1)

The RSPCK delay value of the SPI in master mode depends on the SPCMD0.SCKDEN bit setting and the SPCKD.SCKDL[2:0] bits setting. The SPI determines an RSPCK delay using the SPCMD0.SCKDEN bit and SPCKD.SCKDL[2:0] bits, as listed in Table 26.8. For a definition of RSPCK delay, see section 26.3.5. Transfer Formats.

Table 26.8 Relationship between the SPCMDm.SCKDEN bit, SPCKD.SCKDL[2:0] bits, and RSPCK delay

| SPCMD0.SCKDEN bit | SPCKD.SCKDL[2:0] bits | RSPCK delay |
|-------------------|-----------------------|-------------|
| 0                 | 000b to 111b          | 1 RSPCK     |
| 1                 | 000ь                  | 1 RSPCK     |
|                   | 001b                  | 2 RSPCK     |
|                   | 010b                  | 3 RSPCK     |
|                   | 011b                  | 4 RSPCK     |
|                   | 100b                  | 5 RSPCK     |
|                   | 101b                  | 6 RSPCK     |
|                   | 110b                  | 7 RSPCK     |
|                   | 111b                  | 8 RSPCK     |

### (4) SSL negation delay (t2)

The SSL negation delay value of the SPI in master mode depends on the SPCMD0.SLNDEN bit setting and the SSLND.SLNDL[2:0] bits setting. The SPI determines an SSL negation delay using the SPCMD0.SLNDEN bit and SSLND.SLNDL[2:0] bits, as listed in Table 26.9. For a definition of SSL negation delay, see section 26.3.5. Transfer Formats.

Table 26.9 Relationship between the SPCMDm.SLNDEN bit, SSLND.SLNDL[2:0] bits, and SSL negation delay

| SPCMD0.SLNDEN bit | SSLND.SLNDL[2:0] bits | SSL negation delay |
|-------------------|-----------------------|--------------------|
| 0                 | 000b to 111b          | 1 RSPCK            |
| 1                 | 000ь                  | 1 RSPCK            |
|                   | 001b                  | 2 RSPCK            |
|                   | 010b                  | 3 RSPCK            |
|                   | 011b                  | 4 RSPCK            |
|                   | 100b                  | 5 RSPCK            |
|                   | 101b                  | 6 RSPCK            |
|                   | 110b                  | 7 RSPCK            |
|                   | 111b                  | 8 RSPCK            |

## (5) Next-access delay (t3)

The next-access delay value of the SPI in master mode depends on the SPCMD0.SPNDEN bit setting and the SPND.SPNDL[2:0] bits setting. The SPI determines a next-access delay during serial transfer using the SPCMD0.SPNDEN

bit and SPND.SPNDL[2:0] bits, as listed in Table 26.10. For a definition of next-access delay, see section 26.3.5. Transfer Formats.

Table 26.10 Relationship between the SPCMDm.SPNDEN bit, SPND.SPNDL[2:0] bits, and next-access delay

| SPCMD0.SPNDEN bit | SPND.SPNDL[2:0] bits | Next-access delay |
|-------------------|----------------------|-------------------|
| 0                 | 000b to 111b         | 1 RSPCK + 2 PCLKB |
| 1                 | 000ь                 | 1 RSPCK + 2 PCLKB |
|                   | 001b                 | 2 RSPCK + 2 PCLKB |
|                   | 010b                 | 3 RSPCK + 2 PCLKB |
|                   | 011b                 | 4 RSPCK + 2 PCLKB |
|                   | 100b                 | 5 RSPCK + 2 PCLKB |
|                   | 101b                 | 6 RSPCK + 2 PCLKB |
|                   | 110b                 | 7 RSPCK + 2 PCLKB |
|                   | 111b                 | 8 RSPCK + 2 PCLKB |

### (6) Initialization flow

Figure 26.30 shows an example of SPI initialization flow when the SPI is in master mode. For information on how to set up the Interrupt Controller Unit (ICU), and I/O ports, see the descriptions given in the individual blocks.




Figure 26.30 Example of initialization flow in master mode for SPI operation

### (7) Software processing flow

Figure 26.31 to Figure 26.33 show examples of the software processing flow.

#### Transmit processing flow

When transmitting data, with the SPIi\_SPII interrupt enabled, the CPU is notified of the completion of data transmission after the last data write for transmission.




Figure 26.31 Transmission flow in master mode

#### Receive processing flow

The SPI cannot handle receive-only operation. Even when there is no data to transmit, it is necessary to transmit dummy data.




Figure 26.32 Reception flow in master mode

#### **Error processing flow**

The SPI detects the following errors:

- Mode fault error
- Underrun error
- Overrun error
- Parity error

When a mode fault error is generated, the SPCR.SPE bit is automatically cleared, stopping operations for transmission and reception. Then Renesas recommends clearing the SPCR.SPE bit to stop operations for errors other than mode fault errors.

When an error is detected using an interrupt, clear the ICU.IELSRn.IR flag in the error processing routine. If this is not done, the ICU.IELSRn.IR flag might continue to indicate the SPIi\_SPTI or SPIi\_SPRI interrupt request. If the SPIi\_SPRI interrupt request is indicated, read the receive buffer and initialize the sequencer in the SPI.




Figure 26.33 Error processing flow in master mode

### 26.3.10.2 Slave mode operation

#### Starting a serial transfer

When the SPCMD0.CPHA bit is 0, if the SPI detects an SSLn0 input signal assertion, it must drive valid data to the MISOn output signal. For this reason, when the CPHA bit is 0, the assertion of the SSLn0 input signal triggers the start of a serial transfer.

When the CPHA bit is 1, if the SPI detects the first RSPCKn edge in an SSLn0 signal asserted condition, it must drive valid data to the MISOn output signal. For this reason, when the CPHA bit is 1, the first RSPCKn edge in an SSLn0 signal asserted condition triggers the start of a serial transfer.

Regardless of the CPHA bit setting, the SPI drives the MISOn output signal on SSLn0 signal assertion. The data that is output by the SPI is either valid or invalid, depending on the CPHA bit setting.

For details on the SPI transfer format, see section 26.3.5. Transfer Formats. The polarity of the SSLn0 input signal depends on the SSLP.SSL0P setting.

### (2) Terminating a serial transfer

Regardless of the SPCMD0.CPHA bit setting, the SPI terminates the serial transfer after detecting an RSPCKn edge corresponding to the final sampling timing. When free space is available in the receive buffer (the SPSR.SPRF flag is 0), on termination of serial transfer, the SPI copies received data from the shift register to the receive buffer of the SPDR/SPDR\_HA register. On termination of a serial transfer, the SPI changes the status of the shift register to empty, regardless of the receive buffer state. A mode fault error occurs if the SPI detects an SSLn0 input signal negation from the beginning of serial transfer to the end of serial transfer (see section 26.3.8. Error Detection).

The final sampling timing changes depending on the bit length of transfer data. In slave mode, the SPI data length is determined by the SPCMD0.SPB[3:0] bits setting. The polarity of the SSLn0 input signal is determined by the SSLP.SSL0P bit setting. For details on the SPI transfer format, see section 26.3.5. Transfer Formats.

#### (3) Notes on single-slave operations

If the SPCMD0.CPHA bit is 0, the SPI starts serial transfers when it detects the assertion edge for an SSLn0 input signal. In the configuration shown in Figure 26.7, if the SPI is used in single-slave mode, the SSLn0 signal is fixed at an active state. Therefore, when the CPHA bit is set to 0, the SPI cannot correctly start a serial transfer. For the SPI to correctly execute transmit and receive operations in slave mode when the SSLn0 input signal is fixed at an active state, the CPHA bit must be set to 1. Do not fix the SSLn0 input signal if there is a requirement for setting the CPHA bit to 0.

### (4) Burst transfer

If the SPCMD0.CPHA bit is 1, continuous serial transfer (burst transfer) can be executed while retaining the assertion state for the SSLn0 input signal. When the CPHA bit is 1, the serial transfer period is the period from the first RSPCKn edge to the sampling timing for the reception of the final bit in an SSLn0 signal active state. Even when the SSLn0 input signal remains at the active level, the SPI can accommodate burst transfers, because it can detect the start of an access.

When the CPHA bit is 0, the second and subsequent serial transfers during burst transfer cannot be executed correctly.

#### (5) Initialization flow

Figure 26.34 shows an example of initialization flow for SPI operation when the SPI is in slave mode. For a description of how to set up the ICU, DTC, and I/O ports, see the descriptions given in the individual blocks.




Figure 26.34 Example initialization flow in slave mode for SPI operation

### (6) Software processing flow

#### Transmit processing flow




Figure 26.35 Transmission flow in slave mode

#### Receive processing flow

The SPI does not handle receive-only operation, so processing for transmission is required.




Figure 26.36 Reception flow in slave mode

#### **Error processing flow**

In slave mode operation, even when a mode fault error is generated, the SPSR.MODF flag can be cleared regardless of the state of the SSLn0 pin.

When an error is detected by using an interrupt, clear the ICU.IELSRn.IR flag in the error processing routine. If this is not done, the ICU.IELSRn.IR flag might continue to indicate the SPIi\_SPTI or SPIi\_SPRI interrupt request. If the SPIi\_SPRI interrupt request is indicated, read the receive buffer and initialize the sequencer in the SPI.




Figure 26.37 Error processing flow for slave mode

# 26.3.11 Clock Synchronous Operation

Setting the SPCR.SPMS bit to 1 selects clock synchronous operation of the SPI. In clock synchronous operation, the SSLni pin is not used, and the RSPCKn, MOSIn, and MISOn pins handle communications. All SSLni pins are available as I/O port pins.

Although clock synchronous operation does not require the use of the SSLni pin, operation of the module is the same as in SPI operation. In both master mode and slave mode operations, communications can be performed with the same flow as in SPI operation. However, mode fault errors are not detected, because the SSLni pin is not used.

Additionally, do not perform operation if clock synchronous operation is enabled when the SPCMD0.CPHA bit is set to 0 in slave mode (SPCR.MSTR = 0).

### 26.3.11.1 Master mode operation

#### (1) Starting serial transfer

The SPI updates the data in the transmit buffer (SPTX) of SPDR/SPDR\_HA when data is written to the SPDR/SPDR\_HA register with the transmit buffer empty, the data for the next transfer not set and the SPSR.SPTEF flag is 1. When the shift register is empty the SPI copies data from the transmit buffer to the shift register and starts serial transmission. On copying transmit data to the shift register, the SPI changes the status of the shift register to full, and on termination of serial transfer, it changes the status of the shift register cannot be referenced.

Transfer in clock synchronous operation is conducted without the SSLn0 output signal. For details on the SPI transfer format, see section 26.3.5. Transfer Formats.

### (2) Terminating serial transfer

The SPI terminates the serial transfer after transmitting an RSPCKn edge corresponding to the sampling timing. If free space is available in the receive buffer (the SPSR.SPRF flag is 0), on termination of serial transfer, the SPI copies data from the shift register to the receive buffer of the SPI Data Register (SPDR/SPDR\_HA).

The final sampling timing varies depending on the bit length of transfer data. In master mode, the SPI data length depends on the SPCMD0.SPB[3:0] bits setting. Transfer in clock synchronous operation is conducted without the SSLn0 output signal. For details on the SPI transfer format, see section 26.3.5. Transfer Formats.

#### (3) Initialization flow

Figure 26.38 shows an example of initialization flow for clock synchronous operation when the SPI is used in master mode. For information on how to set up the ICU, DTC, and I/O ports, see the descriptions given in the individual blocks.




Figure 26.38 Example of initialization flow in master mode for clock synchronous operation

#### (4) Software processing flow

Software processing during clock synchronous master operation is the same as that for SPI master operation. For details, see (9) Software processing flow in section 26.3.10.1. Master mode operation. Mode fault errors do not occur in clock synchronous operation.

### 26.3.11.2 Slave mode operation

#### (1) Starting serial transfer

When the SPCR.SPMS bit is 1, the first RSPCKn edge triggers the start of a serial transfer in the SPI, and the SPI drives the MISOn output signal. The SSL0 input signal is not used in clock synchronous operation. For details on the SPI transfer format, see section 26.3.5. Transfer Formats.

### (2) Terminating serial transfer

The SPI terminates the serial transfer after detecting an RSPCKn edge corresponding to the final sampling timing. When free space is available in the receive buffer (the SPSR.SPRF flag is 0), on termination of serial transfer, the SPI copies received data from the shift register to the receive buffer of the SPDR/SPDR\_HA register. On termination of a serial transfer, the SPI changes the status of the shift register to empty regardless of the receive buffer.

The final sampling timing changes depending on the bit length of transfer data. In slave mode, the SPI data length depends on the SPCMD0.SPB[3:0] bits setting. For details on the SPI transfer format, see section 26.3.5. Transfer Formats.

### (3) Initialization flow

Figure 26.39 shows an example of initialization flow for clock synchronous operation when the SPI is used in slave mode. For a description of how to set up the ICU, DTC, and I/O ports, see the descriptions given in the individual blocks.




Figure 26.39 Example of initialization flow in slave mode for clock synchronous operation

### (4) Software processing flow

Software processing during clock synchronous slave operation is the same as that for SPI slave operation. For details, see (6) Software processing flow. Mode fault errors do not occur in clock synchronous mode.

### 26.3.12 Loopback Mode

When 1 is written to the SPPCR.SPLP2 bit or SPPCR.SPLP bit, the SPI shuts off the path between the MISOn pin and the shift register if the SPCR.MSTR bit is 1, or between the MOSIn pin and the shift register if the SPCR.MSTR bit is 0, and connects the input and output paths of the shift register, establishing a loopback mode. The SPI does not shut off the path between the MOSIn pin and the shift register if the SPCR.MSTR bit is 1, or between the MISOn pin and the shift register if the SPCR.MSTR bit is 0. This is called loopback mode. When a serial transfer is executed in loopback mode, the transmit data for the SPI or the reversed transmit data becomes the received data for the SPI.

Table 26.11 lists the relationship between the SPLP2 and SPLP bits and the received data. Figure 26.40 shows the configuration of the shift register I/O paths when the SPI in master mode is set to loopback mode (SPPCR.SPLP2 = 0, SPPCR.SPLP = 1).

Table 26.11 SPLP2 and SPLP bit settings and received data

| SPPCR.SPLP2 bit | SPPCR.SPLP bit | Received data                              |
|-----------------|----------------|--|
| 0               | 0              | Input data from the MOSIn pin or MISOn pin |
| 0               | 1              | Inverted transmit data                     |
| 1               | 0              | Transmit data                              |
| 1               | 1              | Transmit data                              |




Figure 26.40 Configuration of shift register I/O paths in loopback mode for master mode

### 26.3.13 Self-Diagnosis of Parity Bit Function

The parity circuit consists of a parity bit adding unit used for transmit data and an error detecting unit used for received data. To detect defects in the parity bit adding unit and error detecting unit, the parity circuit performs self-diagnosis as shown in Figure 26.41.




Figure 26.41 Self-diagnosis flow for parity circuit

### 26.3.14 Interrupt Sources

The SPI has the following interrupt sources:

- Receive buffer full
- Transmit buffer empty
- SPI error (mode-fault, underrun, overrun, or parity error)
- SPI idle
- Transmission-complete

The DTC can be activated by the receive buffer full or transmit buffer empty interrupt to perform data transfer.

Because the vector address for the SPIi\_SPEI (SPI error interrupt) is allocated to interrupt requests on mode-fault, underrun, overrun, and parity errors, the actual interrupt source must be determined from the flags. Interrupt sources for the SPI are listed in Table 26.12. An interrupt is generated on satisfaction of one of the interrupt conditions in Table 26.12. Clear the receive buffer full and transmit buffer empty sources through a data transfer.

When using the DTC to perform data transmission and reception, you must first set up the DTC to be in a transfer-enabled status before setting the SPI. For information on setting up the DTC, see section 15, Data Transfer Controller (DTC).

If the conditions for generating a transmit buffer empty or receive buffer full interrupt occur while the ICU.IELSRn.IR flag is 1, the interrupt is not output as a request for the ICU but is retained internally (the capacity for retention is one request per source). A retained interrupt request is output when the ICU.IELSRn.IR flag becomes 0. A retained interrupt request is automatically discarded when it is output as an actual interrupt request. The interrupt enable bit (the SPCR.SPTIE or SPCR.SPRIE bit) for an internally retained interrupt request can also be set to 0.

Table 26.12 SPI interrupt sources

| Interrupt source   | Symbol      | Interrupt condition   | DTC activation |
|--|-------------|---|----------------|
| Receive buffer full  | SPIi_SPRI   | The receive buffer becomes full (SPSR.SPRF flag is 1) while the SPCR.SPRIE bit is 1   | Possible       |
| Transmit buffer empty  | SPIi_SPTI   | The transmit buffer becomes empty (SPSR.SPTEF flag is 1) while the SPCR.SPTIE bit is 1  | Possible       |
| SPI error (mode-fault,<br>underrun, overrun, or parity<br>error) | SPIi_SPEI   | The SPSR.MODF, OVRF, UDRF or PERF flag sets to 1 while the SPCR.SPEIE bit is 1  | Impossible     |
| SPI idle   | SPIi_SPII   | The SPSR.IDLNF flag sets to 0 while the SPCR2.SPIIE bit is 1  | Impossible     |
| Transmission-complete  | SPIi_SPTEND | Master mode: an interrupt is generated when the IDLNF flag (SPI idle flag) changes from 1 to 0     Slave mode: an interrupt occurs on conditions shown in Table 26.14 | Impossible     |

## 26.4 Event Link Controller Event Output

The Event Link Controller (ELC) can produce the following event output signals:

- Receive buffer full event output
- Transmit buffer empty event output
- Mode-fault, underrun, overrun, or parity error event output
- SPI idle event output
- Transmission-completed event output

The event link output signal is output regardless of the interrupt enable bit setting.

### 26.4.1 Receive Buffer Full Event Output

This event signal is output when received data is transferred from the shift register to the SPDR/SPDR\_HA on completion of serial transfer.

### 26.4.2 Transmit Buffer Empty Event Output

This event signal is output when data for transmission is transferred from the transmit buffer to the shift register and when the value of the SPE bit changes from 0 to 1.

### 26.4.3 Mode-Fault, Underrun, Overrun, or Parity Error Event Output

This event signal is output when mode-fault, underrun, overrun, or parity error is detected.

#### (1) Mode-fault

Table 26.13 lists the conditions for occurrence of a mode-fault event.

Table 26.13 Conditions for mode-fault occurrence

| SPI mode  | SPCR.MODFEN bit | SSLn0 pin  | Remarks  |
|---|-----------------|------------|--|
| SPI operation (SPMS = 0)<br>Slave (SPCR.MSTR = 0) | 1               | Not active | Event is output only when the SSLn0 pin is deactivated during transmission |

### (2) Underrun

This event signal is output in response to an underrun when a serial transfer starts while the transmission data is not ready, and the value of the SPCR.MSTR bit is 0 and the SPCR.SPE bit is 1. Under these conditions, the MODF and UDRF flags are set to 1.

#### (3) Overrun

This event signal is output in response to an overrun when a serial transfer completes while the receive buffer contains unread data and the value of the SPCR.TXMD bit is 0. Under these conditions, the OVRF flag is set to 1.

#### (4) Parity error

This event signal is output in response to a parity error detected on completion of a serial transfer while the value of the TXMD bit in SPCR is 0 and the value of the SPPE bit in SPCR2 is 1.

#### 26.4.4 SPI Idle Event Output

#### (1) In master mode

In master mode, an event is output when the condition for setting the IDLNF flag (SPI idle flag) to 0 is satisfied.

#### (2) In slave mode

In slave mode, an event is output when the SPCR.SPE bit is set to 0 (SPI is initialized).

### 26.4.5 Transmission-Completed Event Output

During both SPI and clock synchronous operations in master mode, an event is output when the IDLNF flag (SPI idle flag) changes from 1 to 0. Table 26.14 lists the conditions for occurrence of a transmission-completed event in slave mode.

Table 26.14 Conditions for generation of transmission-complete event in slave mode

| Conditions                             | Transmit buffer state | Shift register state | Other                             |
|--|-----------------------|----------------------|-----------------------------------|
| SPI operation (SPMS = 0)               | Empty                 | Empty                | Negation of SSLn0 input           |
| Clock synchronous operation (SPMS = 1) | Empty                 | Empty                | Edge detection of the last RSPCKn |

Whether the operation is in master mode or slave mode, an event is not output if 0 is written to the SPCR.SPE bit in transmission or the SPCR.SPE bit is cleared by the mode-fault error or the underrun error.



### 26.5 Usage Notes

### 26.5.1 Settings for the Module-Stop State

The Module Stop Control Register B (MSTPCRB) can enable or disable the SPI operation. The SPI is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details on the Module Stop Control Register B, see section 10, Low Power Modes.

#### 26.5.2 Constraint on Low-Power Functions

When using the module-stop function and entering a low-power mode other than Sleep mode, set the SPCR.SPE bit to 0 before completing communication.

### 26.5.3 Constraints on Starting Transfer

If the ICU.IELSRn.IR flag is 1 when transfer starts, the interrupt request is internally retained, which can lead to unanticipated behavior of the ICU.IELSRn.IR flag.

To prevent this, use the following procedure to clear interrupt requests before enabling operations (by setting the SPCR.SPE bit to 1):

- 1. Confirm that transfer stopped (the SPCR.SPE bit is 0).
- 2. Set the associated interrupt enable bit (SPCR.SPTIE bit or SPCR.SPRIE bit) to 0.
- 3. Read the associated interrupt enable bit (SPCR.SPTIE bit or SPCR.SPRIE bit) and confirm that its value is 0.
- 4. Set the ICU.IELSRn.IR flag to 0.

### 26.5.4 Constraints on the SPSR.SPRF and SPSR.SPTEF Flags

If the polling flags, SPRF and SPTEF, are used, using the interrupts is prohibited, and you must set the SPCR.SPRIE and SPCR.SPTIE bits to 0. Either the interrupts or the flags can be used, but not both.

# 27. Cyclic Redundancy Check (CRC)

### 27.1 Overview

The Cyclic Redundancy Check (CRC) generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generation polynomials are available. The snoop function allows to monitor the access to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer.

Table 27.1 lists the CRC calculator specifications and Figure 27.1 shows a block diagram.

Table 27.1 CRC calculator specifications

| Item                       | Description   |  |
|----------------------------|---|--|
| Data size                  | 8-bit   | 32-bit   |
| Data for CRC calculation*1 | CRC code generated for data in 8n-bit units (where n is a natural number)   | CRC code generated for data in 32n-bit units (where n is a natural number)   |
| CRC processor unit         | Operation executed on 8 bits in parallel  | Operation executed on 32 bits in parallel  |
| CRC generating polynomial  | One of three generating polynomials that is selectable:  [8-bit CRC]  • X <sup>8</sup> + X <sup>2</sup> + X + 1 (CRC-8)  [16-bit CRC]  • X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1 (CRC-16)  • X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1 (CRC-CCITT). | One of two generating polynomials that is selectable: [32-bit CRC]  • X <sup>32</sup> + X <sup>26</sup> + X <sup>23</sup> + X <sup>22</sup> + X <sup>16</sup> + X <sup>12</sup> + X <sup>11</sup> + X <sup>10</sup> + X <sup>8</sup> + X <sup>7</sup> + X <sup>5</sup> + X <sup>4</sup> + X <sup>2</sup> + X + 1 (CRC-32)  • X <sup>32</sup> + X <sup>28</sup> + X <sup>27</sup> + X <sup>26</sup> + X <sup>25</sup> + X <sup>23</sup> + X <sup>22</sup> + X <sup>20</sup> + X <sup>19</sup> + X <sup>18</sup> + X <sup>14</sup> + X <sup>13</sup> + X <sup>11</sup> + X <sup>10</sup> + X <sup>9</sup> + X <sup>8</sup> + X <sup>6</sup> + 1 (CRC-32C). |
| CRC calculation switching  | The bit order of CRC calculation results can be   | e switched for LSB-first or MSB-first communication  |
| Module-stop function       | Module-stop state can be set to reduce power  | consumption  |
| CRC snoop                  | Monitor reads from and writes to a certain register address   | _  |

Note 1. This function cannot divide data used in CRC calculations. Write data in 8-bit or 32-bit units.





Figure 27.1 CRC calculator block diagram

# 27.2 Register Descriptions

# 27.2.1 CRCCR0 : CRC Control Register 0

Base address: CRC = 0x4007\_4000

Offset address: 0x00



| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 2:0 | GPS[2:0] | CRC Generating Polynomial Switching  | R/W |
|     |          | 0 0 1: 8-bit CRC-8 ( $X^8 + X^2 + X + 1$ )<br>0 1 0: 16-bit CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ )<br>0 1 1: 16-bit CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ )<br>1 0 0: 32-bit CRC-32 ( $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$ )<br>1 0 1: 32-bit CRC-32C ( $X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$ )<br>Others: No calculation is executed |     |
| 5:3 | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 6   | LMS      | CRC Calculation Switching  0: Generate CRC code for LSB-first communication  1: Generate CRC code for MSB-first communication  | R/W |
| 7   | DORCLR   | CRCDOR/CRCDOR_HA/CRCDOR_BY Register Clear  0: No effect 1: Clear the CRCDOR/CRCDOR_HA/CRCDOR_BY register   | W   |

## GPS[2:0] bits (CRC Generating Polynomial Switching)

The GPS[2:0] bits select the CRC generating polynomial.


#### LMS bit (CRC Calculation Switching)

The LMS bit selects the bit order of generated CRC code. Transmit the lower byte of the CRC code first for LSB-first communication and the upper byte first for MSB-first communication. For details on transmitting and receiving CRC code, see section 27.3. Operation.

### DORCLR bit (CRCDOR/CRCDOR\_HA/CRCDOR\_BY Register Clear)

Write 1 to the DORCLR bit to set the CRCDOR/CRCDOR\_HA/CRCDOR\_BY register to 0x000000000. This bit is read as 0. Only 1 can be written to it.

### 27.2.2 CRCCR1 : CRC Control Register 1



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 5:0 | _      | These bits are read as 0. The write value should be 0.          | R/W |
| 6   | CRCSWR | Snoop-On-Write/Read Switch  0: Snoop-on-read  1: Snoop-on-write | R/W |
| 7   | CRCSEN | Snoop Enable  0: Disabled  1: Enabled                           | R/W |

### CRCSWR bit (Snoop-On-Write/Read Switch)


The CRCSWR bit selects the direction of access in the CRC snoop function.

When this bit is set to 0 (initial value), the CRC snoop operation to read a specific register is enabled. Similarly, when this bit is set to 1, the CRC snoop operation to write a specific register is enabled.

### **CRCSEN bit (Snoop Enable)**

When the CRCSEN bit is set to 1, the CRC snoop operation is enabled. When this bit is set to 0, the CRC snoop operation is disabled.


# 27.2.3 CRCDIR/CRCDIR\_BY: CRC Data Input Register



| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 31:0 | n/a    | CRC input data The CRCDIR register is a 32-bit read/write register to write data for CRC-32 or CRC-32C calculation. The CRCDIR_BY (CRCDIR[31:24], address: 0x4007_4004) is an 8-bit read/write register to write data for CRC-8, CRC-16, or CRC-CCITT calculation. | R/W |



## 27.2.4 CRCDOR/CRCDOR HA/CRCDOR BY: CRC Data Output Register



| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 31:0 | n/a    | CRC output data The CRCDOR register is a 32-bit read/write register for CRC-32 or CRC-32C calculation. The CRCDOR_HA (CRCDOR[31:16], address: 0x4007_4008) register is a 16-bit read/write register for CRC-16 or CRC-CCITT calculation. The CRCDOR_BY (CRCDOR[31:24], address: 0x4007_4008) register is an 8-bit read/write register for CRC-8 calculation. Because its initial value is 0x00000000, rewrite the CRCDOR/CRCDOR_HA/CRCDOR_BY register to perform the calculations using a value other than the initial value. Data written to the CRCDIR/CRCDIR_BY register is CRC calculated and the result is stored in the CRCDOR/CRCDOR_HA/CRCDOR_BY register. If the CRC code is calculated following the transferred data and the result is 0x000000000, there is no CRC error. | R/W |

### 27.2.5 CRCSAR: Snoop Address Register

Base address: CRC = 0x4007\_4000

Offset address: 0x0C

Bit position: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bit field: - - - CRCSA[13:0]

| Bit   | Symbol      | Function  | R/W |
|-------|-------------|---|-----|
| 13:0  | CRCSA[13:0] | Register Snoop Address These bits store the TDR or RDR address in the SCI module to snoop | R/W |
| 15:14 | _           | These bits are read as 0. The write value should be 0.                                    | R/W |

#### CRCSA[13:0] bits (Register Snoop Address)

The CRCSA[13:0] bits specify the lower address 14 bits of the register monitored by the CRC snoop operation.

• 0x4007 0123: SCI9.TDR, 0x4007 0125:SCI9.RDR

Only the following addresses can be used for the CRCSA[13:0] bits:

## 27.3 Operation

### 27.3.1 Basic Operation

The CRC calculator generates CRC codes for use in LSB-first or MSB-first transfer.

The following examples show CRC code generation for input data (0xF0) using the 16-bit CRC-CCITT generating polynomial ( $X^{16} + X^{12} + X^5 + 1$ ). In these examples, the value of the CRC Data Output Register (CRCDOR\_HA) is cleared before CRC calculation.

When an 8-bit CRC (with the polynomial  $X^8 + X^2 + X + 1$ ) is in use, the valid bits of the CRC code are obtained in CRCDOR BY. When a 32-bit CRC is in use, the valid bits of the CRC code are obtained in CRCDOR.

Figure 27.2 and Figure 27.3 show the LSB-first and MSB-first data transmission examples respectively. Figure 27.4 and Figure 27.5 show the LSB-first and MSB-first data reception examples.






Figure 27.2 LSB-first data transmission




Figure 27.3 MSB-first data transmission




Figure 27.4 LSB-first data reception




Figure 27.5 MSB-first data reception

### 27.3.2 CRC Snoop Function

The CRC snoop function monitors reads from and writes to a specific register and performs CRC calculation on the monitored data automatically. Because the CRC snoop function recognizes writes to and reads from a specific register address as a trigger to automatically perform CRC calculation, there is no need to write data to the CRCDIR\_BY register. All I/O register specified in the section 27.2.5. CRCSAR: Snoop Address Register are subject to the CRC snoop. The CRC snoop is useful in monitoring writes to the SCIn.TDR (n = 9) register, and reads from the SCIn.RDR (n = 9) register.

To use this function, write the lower address 14 bits of a specific register to bits CRCSA13 to CRCSA0 in the CRCSAR register, and set CRCSEN bit in the CRCCR1 register to 1. Then, set the CRCSWR bit in the CRCCR1 register to 1 to enable snooping on writes to the target register, or set the CRCSWR bit in the CRCCR1 register to 0 to enable snooping on reads from the target register. It is possible that access to a target I/O register may be executed before the CRCSWR bit write completed. In this case, the data is not stored in the CRCDIR register. To avoid this issue, before accessing I/O register, read back the CRCSWR bit that was written to confirm that the write completed.

When both the CRCSEN and CRCSWR bits are set to 1, and data is written to a target register in a bus master module such as the CPU and DTC, the CRC calculator stores the data in the CRCDIR\_BY register and performs CRC calculation. Similarly, when the CRCSEN bit is set to 1, CRCSWR bit to 0, and data is read from a target register in a bus master

module such as the CPU and DTC, the CRC calculator stores the data in the CRCDIR\_BY register and performs CRC calculations.

When the CRC code is generated by using CRC-8, CRC-16, and CRC-CCITT generating polynomial, the target register is accessed in 1 byte (8 bits). Similarly, when the CRC code is generated by using CRC-32 and CRC-32C generating polynomial, the target register is accessed in words (32 bits).

### 27.4 Usage Notes

### 27.4.1 Settings for the Module-Stop State

The Module Stop Control Register C (MSTPCRC) can enable or disable CRC calculator operation. The CRC calculator is initially stopped after a reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

### 27.4.2 Note on Transmission

The transmission sequence for the CRC code differs based on whether the transmission is LSB-first or MSB-first. Figure 27.6 shows an LSB-first and MSB-first data transmission.




Figure 27.6 LSB-first and MSB-first data transmission

# 28. 12-Bit A/D Converter (ADC12)

#### 28.1 Overview

The MCU includes 12-bit successive approximation A/D converter (ADC12) unit. Up to 8 analog input channels, temperature sensor output, internal reference voltage can be selected for conversion.

The ADC12 supports the following operating modes:

- Single scan mode to convert analog inputs of selected channels in ascending order of channel number
- Continuous scan mode to convert analog inputs of selected channels continuously in ascending order of channel number
- Group scan mode to divide analog inputs of channels into two groups (group A and B) and convert the analog inputs of selected channels for each group in ascending order of channel number.

In group scan mode, select two groups (group A and B). You can individually select the scan start conditions for each group (group A, B) and start scanning of each group at different times. In addition, when group A priority control operation is set, the ADC12 accepts group A scan start during group B A/D conversion, suspending group B conversion. This allows you to assign higher priority to A/D conversion start for group A.

In double trigger mode, the analog input of a selected channel is converted in single scan mode or group scan mode (group A), and data converted by the first and second A/D conversion start triggers are stored in different registers, providing duplexing of A/D converted data.

Self-diagnosis is performed once at the beginning of each scan, and one of the three reference voltage values generated in ADC12 is A/D converted.

The temperature sensor output and the internal reference voltage cannot be selected for conversion simultaneously. Perform A/D conversion independently for the temperature sensor output or the internal reference voltage.

The ADC12 also provides a compare function (window A and window B). The compare function specifies the upper reference value for window A and lower reference value for window B, and outputs an interrupt when the A/D converted value of the selected channel meets the comparison conditions.

The reference power supply pin (VREFH0), the analog block power supply pin (VCC0), or the internal reference voltage can selected as the high-potential reference voltage. The reference power supply ground pin (VREFL0) or the analog block power supply ground pin (VSS0) can be selected as the low-potential reference voltage. If the internal reference voltage is selected as the high-potential reference voltage, A/D conversion of the temperature sensor or internal reference voltage is prohibited.

Table 28.1 lists the ADC12 specifications and Table 28.2 list the functions. Figure 28.1 shows a block diagram of ADC12 and Table 28.3 lists the I/O pins.

Table 28.1 ADC12 specifications (1 of 3)

| Parameter                | Specifications   |
|--------------------------|--|
| Number of units          | one unit   |
| Input channels           | Up to 8 channels (AN005, AN006, AN009, AN010, AN019 to AN022)*1  |
| Extended analog function | Temperature sensor output, , internal reference voltage  |
| A/D conversion method    | Successive approximation method  |
| Resolution               | 12-bit   |
| Conversion time          | Normal conversion mode (ADACSR.ADSAC = 0): 0.7 μs/channel (when 12-bit A/D conversion clock PCLKD (ADCLK) operates at 64MHz) Fast conversion mode (ADACSR.ADSAC = 1): 0.67 μs/channel (when 12-bit A/D conversion clock PCLKD (ADCLK) operates at 48MHz) |
| A/D conversion clock     | Peripheral module clock PCLKB and A/D conversion clock PCLKD (ADCLK) can be set with the following division ratios: PCLKB to PCLKD (ADCLK) frequency ratio = 1:1, 1:2, 1:4   |

Table 28.1 ADC12 specifications (2 of 3)

| Parameter                           | Specifications   |
|-------------------------------------|--|
| Data registers*2                    | <ul> <li>8 registers for analog input</li> <li>One register for A/D-converted data duplication in double trigger mode</li> <li>Two registers for A/D-converted data duplication during extended operation in double trigger mode</li> <li>One register for temperature sensor output</li> <li>One register for internal reference voltage</li> <li>One register for self-diagnosis</li> <li>A/D conversion results are stored in A/D data registers</li> <li>12-bit accuracy for A/D conversion results</li> <li>A/D-converted value addition mode, in which the sum of all A/D-converted results is stored in the A/D data registers as a value with the conversion accuracy bit count + extended bits</li> <li>Double-trigger mode (selectable in single scan and group scan modes): <ul> <li>The first unit of A/D-converted analog input data on one selected channel is stored in the data register for the channel, and the second unit is stored in the duplication register.</li> </ul> </li> <li>Extended operation in double trigger mode (available for specific triggers): <ul> <li>A/D-converted analog input data on one selected channel is stored in the duplication register provided for the associated trigger.</li> </ul> </li> </ul>  |
| Operating modes*3                   | <ul> <li>Single scan mode:         <ul> <li>A/D conversion is performed only once on the analog inputs of arbitrarily selected channels, on the temperature sensor output, on the internal reference voltage.</li> </ul> </li> <li>Continuous scan mode:         <ul> <li>A/D conversion is performed repeatedly on the analog inputs of the selected channels.</li> </ul> </li> <li>Group scan mode:         <ul> <li>Analog inputs of selected channels, the temperature sensor output, and the internal reference voltage are divided into groups A and B. Then A/D conversion of the analog inputs selected on a group basis is performed once.</li> <li>The scan start conditions can be independently selected for group A, B, allowing A/D conversion of group A, B to be started independently.</li> </ul> </li> <li>Group scan mode (when group priority operation is selected):         <ul> <li>If a priority group trigger is input during scanning of a lower-priority group, the scanning of the lower-priority group is stopped and then scanning of the priority group is started. The order of priority is group A &gt; group B.</li> </ul> </li> </ul>   |
| Conditions for A/D conversion start | <ul> <li>Software trigger</li> <li>Synchronous triggers from the Event Link Controller (ELC)</li> <li>Asynchronous triggering by the external trigger pins, ADTRG0</li> </ul>  |
| Functions                           | <ul> <li>Variable sampling state count</li> <li>Self-diagnosis of A/D converter</li> <li>Selectable A/D-converted value addition mode or average mode</li> <li>Analog input disconnection detection function (discharge and precharge functions)</li> <li>Double-trigger mode (duplication of A/D conversion data)</li> <li>Automatic clear function for A/D data registers</li> <li>Digital comparison of values in the comparison register and data register, and comparison between values in the data registers</li> </ul>   |
| Interrupt sources                   | <ul> <li>In single scan mode (double trigger deselected), an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) can be generated on completion of single scan.         <ul> <li>A compare interrupt request (ADC120_CMPAI/ADC120_CMPBI) can be generated in response to a match with a digital comparison condition.</li> <li>A window compare ELC event signal (ADC120_WCMPM) can be generated in response to a match with a digital comparison condition.</li> <li>A window compare ELC event signal (ADC120_WCMPUM) can be generated in response to a mismatch with a digital comparison condition.</li> </ul> </li> <li>In single scan mode (double trigger selected), an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) is generated on completion of two scans.</li> <li>In continuous scan mode, an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) is generated on completion of all the selected channel scans.</li> <li>In group scan mode (double trigger deselected), an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) is generated on completion of group A scan, and an A/D scan end interrupt request for group B (ADC120_GBADI) can be generated on completion of group B scan.</li> <li>In group scan mode (double trigger selected), an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) is generated on completion of two group A scans, and an A/D scan end interrupt request for group B (ADC120_GBADI) can be generated on completion of group B scan.</li> <li>ADC120_ADI, ADC120_GBADI, ADC120_WCMPM, and ADC120_WCMPUM can activate the Data Transfer Controller (DTC).</li> </ul> |

Table 28.1 ADC12 specifications (3 of 3)

| Parameter            | Specifications  |
|----------------------|---|
| ELC interface        | <ul> <li>An event is generated upon completion of group A scan in group-scan mode.</li> <li>An event is generated upon completion of group B scan in group-scan mode.</li> <li>An event is generated when all scans complete.</li> <li>Scan can be started by a trigger from the ELC.</li> <li>An event is generated according to conditions of the compare function window in single-scan mode.</li> </ul> |
| Reference voltage    | <ul> <li>VREFH0, VCC, or internal reference voltage (BGR) (external reference voltage or output voltage from reference voltage generation circuit) can be selected as the analog reference voltage.</li> <li>VREFL0 or VSS can be selected as the analog reference ground.</li> </ul>   |
| Module-stop function | Module-stop state can be set to reduce power consumption.*4   |

- Note 1. AN005, AN006, AN009, AN010, AN019 to AN022 for HWQFN 24-pin AN019 to AN022 for WLCSP 16-pin
  - AN005, AN006, AN009, AN019 to AN022 for HWQFN 20-pin
- Note 2. Changing the A/D conversion accuracy also changes the A/D conversion time. For details, see section 28.3.6. Analog Input Sampling and Scan Conversion Time.
- Note 3. When selecting the temperature sensor output and the internal reference voltage, do not use continuous scan mode or group scan mode
- Note 4. For details, see section 10, Low Power Modes.

Table 28.2 ADC12 functions

| Parameter                           |  |                   | function   |
|-------------------------------------|--|-------------------|--|
| Analog input channel                | AN005, AN006, AN009, AN010, AN019 to<br>AN022<br>Internal reference voltage<br>Temperature sensor output |                   |  |
| Conditions for A/D conversion start | Software   | Software trigger  | Enabled  |
|                                     | Asynchronous trigger (external trigger)  | Trigger input pin | ADTRG0   |
|                                     | Synchronous trigger (trigger from ELC)   | ELC trigger       | ELC_AD00, ELC_AD01   |
| Interrupt                           |  |                   | ADC120_ADI<br>ADC120_GBADI<br>ADC120_CMPAI<br>ADC120_CMPBI |
| Output to ELC                       |  |                   | ADC120_ADI<br>ADC120_WCMPM<br>ADC120_WCMPUM                |
| Module-stop function settings*1 *2  |  |                   | MSTPCRD.MSTPD16 bit  |

- Note 1. For details, see section 10, Low Power Modes.
- Note 2. Wait 1  $\mu s$  or longer to start A/D conversion after release from the module-stop state.




Figure 28.1 ADC12 block diagram

Table 28.3 lists the ADC12 I/O pins.

Table 28.3 ADC12 I/O pins

| Pin name                                      | 1/0   | Function   |
|---|-------|--|
| VCC0  | Input | Analog block power supply pin                          |
| VSS0  | Input | Analog block power supply ground pin                   |
| VREFH0  | Input | Analog reference voltage supply pin                    |
| VREFL0  | Input | Analog reference ground pin                            |
| AN005, AN006, AN009, AN010,<br>AN019 to AN022 | Input | Analog input pins 5, 6, 9, 10, 19 to 22                |
| ADTRG0  | Input | External trigger input pin for starting A/D conversion |

# 28.2 Register Descriptions

Base address: ADC120 = 0x4005\_C000

# 28.2.1 ADDRn : A/D Data Registers n (n = 5, 6, 9, 10, 19 to 22)

Offset address: 0x020 + 0x2 × n (n = 5, 6, 9, 10, 19 to 22)

Bit position: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bit field: ADDR [15:0]

Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

| Bit  | Symbol      | Function   | R/W |
|------|-------------|--|-----|
| 15:0 | ADDR [15:0] | Converted Value 15 to 0  | R   |
|      |             | Functions vary depending on the selected mode and accuracy. See Table 28.4 and Table 28.5. |     |

ADDRn registers are 16-bit read-only registers to store A/D conversion results.

The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.

### (1) When A/D-converted value addition/average mode is not selected

Table 28.4 shows the example of bit assignment for 12-bit accuracy.

Table 28.4 Example of bit assignment for 12-bit accuracy

| Accuracy                                     | b15   | b14     | b13    | b12              | b11 | b10  | b9 | b8 | b7 | b6 | b5 | b4 | b3    | b2      | b1     | b0    |
|--|-------|---------|--------|------------------|-----|--|----|----|----|----|----|----|-------|---------|--------|-------|
| Right-justified data with 12-bit accuracy    | These | bits ar | e read | as 0.            | _   | Converted Value 11 to 0:<br>12-bit A/D-converted value |    |    |    |    |    |    |       |         |        |       |
| Left-justified data with 12-<br>bit accuracy | _     |         |        | to 0:<br>d value |     |  |    |    |    |    |    |    | These | bits ar | e read | as 0. |

#### (2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, these registers indicate the mean of A/D-converted values on a specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

#### (3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.

For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, these registers indicate the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.

When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 28.5 shows example of the bit assignment for 12-bit accuracy.

Table 28.5 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected (1 of 2)

| Accuracy  |  |                   | b14                | b13 | b12 | b11      | b10          | b9      | b8     | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|---|--|-------------------|--------------------|-----|-----|----------|--------------|---------|--------|----|----|----|----|----|----|----|----|
| Right-justified<br>data with 12-bit<br>accuracy | When 16 conversion times is specified                  |                   | d Value<br>t sum o |     |     | rsion re | esults       |         |        |    |    |    |    |    |    |    |    |
|   | When 1, 2, 3, or<br>4 conversion<br>times is specified | These are reas 0. | e bits<br>ead      |     |     | e 13 to  | 0:<br>convei | sion re | esults |    |    |    |    |    |    |    |    |


Table 28.5 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected (2 of 2)

| Accuracy                                       |  | b15            | b14              | b13 | b12 | b11      | b10    | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1                | b0 |
|--|--|----------------|------------------|-----|-----|----------|--------|----|----|----|----|----|----|----|----|-------------------|----|
| Left-justified data<br>with 12-bit<br>accuracy |  | Adde<br>16-bit | d Value<br>sum d |     |     | rsion re | esults |    |    |    |    |    |    |    |    |                   |    |
|  | When 1, 2, 3, or<br>4 conversion<br>times is specified | Adde<br>14-bit |                  |     |     | rsion re | esults |    |    |    |    |    |    |    |    | These are reas 0. |    |

## 28.2.2 ADDBLDR: A/D Data Duplexing Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x018



| Bit  | Symbol         | Function   | R/W |
|------|----------------|--|-----|
| 15:0 | ADDBLDR [15:0] | Converted Value 15 to 0  | R   |
|      |                | Functions vary depending on the selected mode and accuracy. See Table 28.6 and Table 28.7. |     |

ADDBLDR register is a 16-bit read-only register to store A/D conversion results in response to a second trigger in double-trigger mode.

The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.

### (1) When A/D-converted value addition/average mode is not selected

Table 28.6 shows the example of bit assignment for 12-bit accuracy.

Table 28.6 Example of bit assignment for 12-bit accuracy

| Accuracy                                     | b15   | b14 | b13 | b12              | b11 | b10  | b9 | b8 | b7 | b6 | b5 | b4 | b3    | b2      | b1     | b0    |  |  |
|--|-------|-----|-----|------------------|-----|--|----|----|----|----|----|----|-------|---------|--------|-------|--|--|
| Right-justified data with 12-bit accuracy    | These | -   |     |                  |     | Converted Value 11 to 0:<br>12-bit A/D-converted value |    |    |    |    |    |    |       |         |        |       |  |  |
| Left-justified data with 12-<br>bit accuracy |       |     |     | to 0:<br>l value |     |  |    |    |    |    |    |    | These | bits ar | e read | as 0. |  |  |

### (2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, this register indicates the mean of A/D-converted values on a specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

#### (3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.



For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, this register indicates the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.


When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 28.7 shows example of the bit assignment for 12-bit accuracy.

Table 28.7 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected

| Accuracy  |  | b15 | b14 | b13     | b12 | b11      | b10    | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1                | b0 |
|---|--|-----|-----|---------|-----|----------|--------|----|----|----|----|----|----|----|----|-------------------|----|
| Right-justified<br>data with 12-bit<br>accuracy | When 16 conversion times is specified                  |     |     | e 15 to |     | rsion re | esults |    |    |    |    |    |    |    |    |                   |    |
|   | When 1, 2, 3, or<br>4 conversion<br>times is specified |     |     |         |     |          |        |    |    |    |    |    |    |    |    |                   |    |
| Left-justified data<br>with 12-bit<br>accuracy  | When 16 conversion times is specified                  |     |     | e 15 to |     | rsion re | esults |    |    |    |    |    |    |    |    |                   |    |
|   | When 1, 2, 3, or<br>4 conversion<br>times is specified |     |     | e 13 to |     | rsion re | esults |    |    |    |    |    |    |    |    | These are reas 0. |    |

## 28.2.3 ADDBLDRn : A/D Data Duplexing Register n (n = A, B)



| Bit  | Symbol         | Function   | R/W |
|------|----------------|--|-----|
| 15:0 | ADDBLDR [15:0] | Converted Value 15 to 0  | R   |
|      |                | Functions vary depending on the selected mode and accuracy. See Table 28.8 and Table 28.9. |     |

ADDBLDRn registers are 16-bit read-only registers to store A/D conversion results in response to respective triggers during extended operation in double-trigger mode.

The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.

## When A/D-converted value addition/average mode is not selected

Table 28.8 shows the example of bit assignment for 12-bit accuracy.

Table 28.8 Example of bit assignment for 12-bit accuracy

| Accuracy                                     | b15   | b14                       | b13                | b12 | b11 | b10 | b9                 | b8               | b7 | b6 | b5 | b4 | b3    | b2      | b1     | b0    |
|--|-------|---------------------------|--------------------|-----|-----|-----|--------------------|------------------|----|----|----|----|-------|---------|--------|-------|
| Right-justified data with 12-bit accuracy    | These | These bits are read as 0. |                    |     |     |     | alue 11<br>nverted | to 0:<br>d value |    |    |    |    |       |         |        |       |
| Left-justified data with 12-<br>bit accuracy |       |                           | alue 11<br>nverted |     |     |     |                    |                  |    |    |    |    | These | bits ar | e read | as 0. |

## (2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, these registers indicate the mean of A/D-converted values on a specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

#### (3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.

For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, these registers indicate the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.

When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 28.9 shows example of the bit assignment for 12-bit accuracy.

Table 28.9 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected

| Accuracy  |  | b15 | b14 | b13               | b12 | b11      | b10    | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1               | b0 |
|---|--|-----|-----|-------------------|-----|----------|--------|----|----|----|----|----|----|----|----|------------------|----|
| Right-justified<br>data with 12-bit<br>accuracy | When 16 conversion times is specified                  |     |     | e 15 to           |     | rsion re | esults |    |    |    |    |    |    |    |    |                  |    |
|   | When 1, 2, 3, or<br>4 conversion<br>times is specified |     |     |                   |     |          |        |    |    |    |    |    |    |    |    |                  |    |
| Left-justified data<br>with 12-bit<br>accuracy  | When 16 conversion times is specified                  |     |     | e 15 to           |     | rsion re | esults |    |    |    |    |    |    |    |    |                  |    |
|   | When 1, 2, 3, or<br>4 conversion<br>times is specified |     |     | e 13 to<br>of A/D |     | rsion re | esults |    |    |    |    |    |    |    |    | Thes are reas 0. |    |

## 28.2.4 ADTSDR: A/D Temperature Sensor Data Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x01A

Bit position: 15 14 13 12 11 10 9 8 7 6 5 4 3 2

Bit field: ADTSDR [15:0]

| Bit S              | Symbol |     | Function |   |   |   |   |   |   |   |   |   |   |   | R/W |  |
|--------------------|--------|-----|----------|---|---|---|---|---|---|---|---|---|---|---|-----|--|
| Value after reset: | : 0    | 0 0 | 0        | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0   |  |

| Bit  | Symbol        | Function   | R/W |
|------|---------------|--|-----|
| 15:0 | ADTSDR [15:0] | Converted Value 15 to 0  | R   |
|      |               | Functions vary depending on the selected mode and accuracy. See Table 28.10 and Table 28.11. |     |

ADTSDR register is a 16-bit read-only register to store A/D conversion result of the temperature sensor output.



The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.

#### (1) When A/D-converted value addition/average mode is not selected

Table 28.10 shows the example of bit assignment for 12-bit accuracy.

Table 28.10 Example of bit assignment for 12-bit accuracy

| Accuracy                                     | b15   | b14                | b13    | b12   | b11 | b10                | b9 | b8 | b7 | b6 | b5 | b4 | b3    | b2      | b1     | b0    |
|--|-------|--------------------|--------|-------|-----|--------------------|----|----|----|----|----|----|-------|---------|--------|-------|
| Right-justified data with 12-bit accuracy    | These | bits ar            | e read | as 0. | _   | erted Va<br>A/D-co |    |    |    |    |    |    |       |         |        |       |
| Left-justified data with 12-<br>bit accuracy | _     | erted Va<br>A/D-co |        |       |     |                    |    |    |    |    |    |    | These | bits ar | e read | as 0. |

## (2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, this register indicates the mean of A/D-converted values on a specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

#### (3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.

For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, this register indicates the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.

When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 28.11 shows example of the bit assignment for 12-bit accuracy.


Table 28.11 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected

| Accuracy  |  | b15 | b14  | b13 | b12 | b11      | b10    | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1                | b0 |
|---|--|-----|--|-----|-----|----------|--------|----|----|----|----|----|----|----|----|-------------------|----|
| Right-justified<br>data with 12-bit<br>accuracy | When 16 conversion times is specified                  |     | d Value<br>t sum o   |     |     | rsion re | esults |    |    |    |    |    |    |    |    |                   |    |
|   | When 1, 2, 3, or<br>4 conversion<br>times is specified |     | These bits are read as 0.  Added Value 13 to 0: 14-bit sum of A/D conversion results |     |     |          |        |    |    |    |    |    |    |    |    |                   |    |
| Left-justified data<br>with 12-bit<br>accuracy  | When 16 conversion times is specified                  |     | d Value<br>t sum d   |     |     | rsion re | esults |    |    |    |    |    |    |    |    |                   |    |
|   | When 1, 2, 3, or<br>4 conversion<br>times is specified |     | d Value<br>t sum d   |     |     | rsion re | esults |    |    |    |    |    |    |    |    | These are reas 0. |    |

## 28.2.5 ADOCDR: A/D Internal Reference Voltage Data Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x01C



|   | Bit  | Symbol        | Function   | R/W |
|---|------|---------------|--|-----|
| ſ | 15:0 | ADOCDR [15:0] | Converted Value 15 to 0  | R   |
|   |      |               | Functions vary depending on the selected mode and accuracy. See Table 28.12 and Table 28.13. |     |

ADOCDR register is a 16-bit read-only register to store A/D conversion result of the internal reference voltage.

The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.

#### (1) When A/D-converted value addition/average mode is not selected

Table 28.12 shows the example of bit assignment for 12-bit accuracy.

Table 28.12 Example of bit assignment for 12-bit accuracy

| Accuracy                                     | b15                       | b14                | b13 | b12 | b11 | b10 | b9                 | b8 | b7 | b6 | b5 | b4 | b3    | b2      | b1     | b0    |
|--|---------------------------|--------------------|-----|-----|-----|-----|--------------------|----|----|----|----|----|-------|---------|--------|-------|
| Right-justified data with 12-bit accuracy    | These bits are read as 0. |                    |     |     | _   |     | alue 11<br>nverted |    |    |    |    |    |       |         |        |       |
| Left-justified data with 12-<br>bit accuracy |                           | erted Va<br>A/D-co |     |     |     |     |                    |    |    |    |    |    | These | bits ar | e read | as 0. |

#### (2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, this register indicates the mean of A/D-converted values on a specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

#### (3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.

For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, this register indicates the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.

When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 28.13 shows example of the bit assignment for 12-bit accuracy.

Table 28.13 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected

| Accuracy  |  | b15  | b14              | b13 | b12          | b11      | b10    | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1               | b0            |
|---|--|--|------------------|-----|--------------|----------|--------|----|----|----|----|----|----|----|----|------------------|---------------|
| Right-justified<br>data with 12-bit<br>accuracy | When 16 conversion times is specified                  |  | d Value          |     | 0:<br>conve  | rsion re | esults |    |    |    |    |    |    |    |    |                  |               |
|   | When 1, 2, 3, or<br>4 conversion<br>times is specified | These bits are read as 0.  Added Value 13 to 0: 14-bit sum of A/D conversion results |                  |     |              |          |        |    |    |    |    |    |    |    |    |                  |               |
| Left-justified data<br>with 12-bit<br>accuracy  | When 16 conversion times is specified                  |  | d Value<br>sum d |     | 0:<br>convei | rsion re | esults |    |    |    |    |    |    |    |    |                  |               |
|   | When 1, 2, 3, or<br>4 conversion<br>times is specified |  | d Value<br>sum d |     | 0:<br>convei | rsion re | esults |    |    |    |    |    |    |    |    | Thes are reas 0. | e bits<br>ead |

## 28.2.6 ADRD : A/D Self-Diagnosis Data Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x01E

| Bit position:      | 15    | 14     | 13 | 12 | 11         | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|-------|--------|----|----|------------|----|---|---|---|---|---|---|---|---|---|---|
| Bit field:         | DIAGS | T[1:0] | _  | _  | — AD[11:0] |    |   |   |   |   |   |   |   |   |   |   |
| Value after reset: | 0     | 0      | 0  | 0  | 0          | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit   | Symbol      | Function   | R/W |
|-------|-------------|--|-----|
| 11:0  | AD[11:0]    | Converted Value 11 to 0  | R   |
|       |             | 12-bit A/D-converted value   |     |
| 13:12 | _           | These bits are read as 0.  | R   |
| 15:14 | DIAGST[1:0] | Self-Diagnosis Status For details on self-diagnosis, see section 28.2.15. ADCER: A/D Control Extended Register.  | R   |
|       |             | <ul> <li>0 0: Self-diagnosis not executed after power-on.</li> <li>0 1: Self-diagnosis was executed using the 0 V voltage.</li> <li>1 0: Self-diagnosis was executed using the reference voltage*1 × 1/2.</li> <li>1 1: Self-diagnosis was executed using the reference voltage *1.</li> </ul> |     |

Note: The example of the bit assignment for the right-justified data with 12-bit accuracy is indicated.

Note 1. The reference voltage refers to VREFH0, VCC, or internal reference voltage (BGR) by ADHVREFCNT setting.

ADRD is a 16-bit read-only register that holds the A/D conversion results based on the self-diagnosis of the ADC12. In addition to the AD[11:0] bits indicating the A/D-converted value, it includes the Self-Diagnosis Status bit (DIAGST[1:0]).

The settings of the A/D data register format and the A/D conversion accuracy determines the formats for data in this register.

The A/D-converted value addition and average modes cannot be applied to the A/D self-diagnosis function. For details on self-diagnosis, see section 28.2.15. ADCER: A/D Control Extended Register.

This section describes the data formats for each condition. The register diagram and the register bit table shown in this section indicate example of the bit assignment for the left and right-justified data with 12-bit accuracy.

Table 28.14 Bit assignment for each right-justified accuracy

| Accuracy                                  | b15   | b14    | b13 | b12 | b11    | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|---|-------|--------|-----|-----|--------|-----|----|----|----|----|----|----|----|----|----|----|
| Right-justified data with 12-bit accuracy | DIAGS | T[1:0] | _   |     | AD[11: | 0]  |    |    |    |    |    |    |    |    |    |    |

Table 28.15 Bit assignment for each left-justified accuracy

| Accuracy  | b15    | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1    | b0     |
|---|--------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|-------|--------|
| Left-justified<br>data with 12-<br>bit accuracy | AD[11: | 0]  |     |     |     |     |    |    |    |    |    |    | _  |    | DIAGS | T[1:0] |

## 28.2.7 ADCSR: A/D Control Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x000

| Bit position:      | 15   | 14   | 13     | 12 | 11 | 10        | 9    | 8         | 7    | 6          | 5 | 4 | 3  | 2        | 1  | 0 |
|--------------------|------|------|--------|----|----|-----------|------|-----------|------|------------|---|---|----|----------|----|---|
| Bit field:         | ADST | ADCS | S[1:0] | _  | _  | ADHS<br>C | TRGE | EXTR<br>G | DBLE | GBADI<br>E |   |   | DE | BLANS[4: | 0] |   |
| Value after reset: | 0    | 0    | 0      | 0  | 0  | 0         | 0    | 0         | 0    | 0          | 0 | 0 | 0  | 0        | 0  | 0 |

| Bit   | Symbol      | Function   | R/W |
|-------|-------------|--|-----|
| 4:0   | DBLANS[4:0] | Double Trigger Channel Select These bits select one analog input channel for double-trigger operation. The setting is only valid in double-trigger mode.   | R/W |
| 5     | _           | This bit is read as 0. The write value should be 0.  | R/W |
| 6     | GBADIE      | Group B Scan End Interrupt and ELC Event Enable Group B scan only works in group scan mode.  0: Disable ADC120_GBADI interrupt generation on group B scan completion.  1: Enable ADC120_GBADI interrupt generation on group B scan completion. | R/W |
| 7     | DBLE        | Double Trigger Mode Select  0: Deselect double-trigger mode.  1: Select double-trigger mode.   | R/W |
| 8     | EXTRG       | Trigger Select*1  0: Start A/D conversion by the synchronous trigger (ELC).  1: Start A/D conversion by the asynchronous trigger (ADTRG0).   | R/W |
| 9     | TRGE        | Trigger Start Enable  0: Disable A/D conversion to be started by the synchronous or asynchronous trigger  1: Enable A/D conversion to be started by the synchronous or asynchronous trigger  | R/W |
| 10    | ADHSC       | A/D Conversion Mode Select  0: High-speed A/D conversion mode  1: Low-power A/D conversion mode  | R/W |
| 11    | _           | These bits are read as 0. The write value should be 0.   | R/W |
| 12    | _           | These bits are read as 0. The write value should be 0.   | R/W |
| 14:13 | ADCS[1:0]   | Scan Mode Select  0 0: Single scan mode 0 1: Group scan mode 1 0: Continuous scan mode 1 1: Setting prohibited   | R/W |
| 15    | ADST        | A/D Conversion Start  0: Stop A/D conversion process.  1: Start A/D conversion process.  | R/W |

Note 1. To start A/D conversion using an external pin (asynchronous trigger):

After a high-level signal is input to the external pin (ADTRG0), write 1 to both the TRGE and EXTRG bits in the ADCSR register and drive the ADTRG0 pin low. With these settings, the scan conversion process starts on detection of the falling edge of ADTRG0. The pulse width of the low-level input must be at least PCLKB 1.5 clock cycles.

The ADCSR register sets double-trigger mode and A/D conversion start trigger, enables or disables scan end interrupt, selects the scan mode, and starts or stops A/D conversion.

#### DBLANS[4:0] bits (Double Trigger Channel Select)

The DBLANS[4:0] bits select one channel for A/D conversion data duplication in double-trigger mode. This can be selected by setting the binary value of the channel number to be duplicated. The A/D conversion results of the analog input of the channel selected in the DBLANS[4:0] bits are stored in A/D Data Register y when conversion is started by the first trigger, and in the A/D Data Duplexing Register when conversion is started by the second trigger.

In double-trigger mode, the channels selected in the ADANSA0 and ADANSA1 registers, are invalid, and the channel selected in the DBLANS[4:0] bits is A/D converted instead.

When double-trigger mode is used in group scan mode, double-trigger control is only applied to group A and not to group B. Therefore, multiple channel analog input can be selected for group B even in double-trigger mode.

Only set the DBLANS[4:0] bits when the ADST bit is 0. Do not set the DBLANS[4:0] bits at the same time that you write 1 to the ADST bit.

To enter A/D-converted value addition/average mode when in double-trigger mode, select the channel using the DBLANS[4:0] bits in the ADADS0 and ADADS1 registers.

A/D-converted data from the self-diagnosis function temperature sensor output and internal reference voltage cannot be used in double-trigger mode.

Table 28.16 Relationship between DBLANS bit Settings and Double-trigger Enabled Channels

| DBLANS[4:0] | Duplication channel |
|-------------|---------------------|
| 0x05        | AN005               |
| 0x06        | AN006               |
| 0x09        | AN009               |
| 0x0A        | AN010               |
| 0x13        | AN019               |
| 0x14        | AN020               |
| 0x15        | AN021               |
| 0x16        | AN022               |

## **GBADIE bit (Group B Scan End Interrupt and ELC Event Enable)**

The GBADIE bit enables or disables group B scan end interrupt (ADC120\_GBADI) in group scan mode.

### **DBLE bit (Double Trigger Mode Select)**

The DBLE bit selects or deselects double-trigger mode. Double-trigger mode can only be operated by the synchronous trigger (ELC) selected in the ADSTRGR.TRSA[5:0] bits.

Double-trigger operation is as follows:

- 1. The ADC120\_ADI interrupt is not output on completion of the first conversion but on completion of the second conversion.
- 2. The A/D conversion results from the duplication channel (selected in DBLANS[4:0]) started by the first trigger are stored in A/D Data Register y and those started by the second trigger are stored in the A/D Data Duplexing Register.

When the DBLE bit is set (double-trigger mode is selected), the channels specified in the ADANSA0 and ADANSA1 registers are invalid. Double-trigger mode is deselected by setting DBLE to 0. Setting DBLE to 1 again enables the same double-trigger operation described in 1. and 2. for first time scanning with the first trigger.

Do not select double-trigger mode in continuous scan mode. Software triggering cannot be used in double-trigger mode. Always set the ADST bit to 0 before setting the DBLE bit. Do not set the DBLE bit at that same time as writing 1 to the ADST bit.

#### **EXTRG bit (Trigger Select)**

The EXTRG bit selects the synchronous or asynchronous trigger as the trigger for starting A/D conversion.

In group scan mode, the setting of this bit takes effect on the trigger selected for group A. For group B, A/D conversion is started by the selected synchronous trigger regardless of this bit setting.



#### TRGE bit (Trigger Start Enable)

The TRGE bit enables or disables A/D conversion by the synchronous and asynchronous triggers. In group scan mode, set this bit to 1.

## **ADHSC bit (A/D Conversion Mode Select)**

The ADHSC bit selects either high speed mode or low current mode for A/D conversion. For details on how to rewrite the ADHSC bit, see section 28.8.9. ADHSC Bit Rewriting Procedure.

#### ADCS[1:0] bits (Scan Mode Select)

The ADCS[1:0] bits select the scan mode.

In single scan mode, A/D conversion is performed for the analog inputs of the channels selected in the ADANSA0 and ADANSA1 registers, in ascending order of channel number. When 1 cycle of A/D conversion completes for all the selected channels, the scan conversion stops.

In continuous scan mode, when the ADCSR.ADST bit is 1, A/D conversion is performed for the analog inputs of the channels selected with the ADANSA0 and ADANSA1 registers , in ascending order of channel number. When 1 cycle of A/D conversion completes for all the selected channels, A/D conversion repeats from the first channel. If the ADCSR.ADST bit is set to 0 during continuous scan, A/D conversion stops even if scanning is in progress.

In group scan mode:

- Group A scanning is started by the synchronous trigger (ELC) selected in the TRSA[5:0] bits in the ADSTRGR register. A/D conversion is performed on group A analog inputs of the channels selected in the ADANSA0 and ADANSA1 registers, in ascending order of channel number. When 1 cycle of A/D conversion completes for all the selected channels, A/D conversion stops.
- Group B scanning is started by the synchronous trigger (ELC) selected in the ADSTRGR.TRSB[5:0] bits. A/D conversion is performed on group B analog inputs of the channels selected in the ADANSB0 and ADANSB1 registers, in ascending order of channel number. When 1 cycle of A/D conversion completes for all the selected channels, A/D conversion stops.

If the conversion processes in group A and group B occur at the same time, those conversions cannot be controlled separately. In this case, set group A Priority Control Setting bit (ADGSPCR.PGS) in the A/D Group Scan Priority Control Register (ADGSPCR) to 1 to assign a priority to group A conversion.

In group scan mode, select different channels and triggers for group A and group B.

When selecting temperature sensor output or internal reference voltage, select single scan mode, and perform A/D conversion after deselecting all analog input channels in the ADANSA0 and ADANSA1 registers. When A/D conversion of the temperature sensor output or internal reference voltage completes, A/D conversion stops.

Only set the ADCS[1:0] bits when the ADST bit is 0. Do not set the ADCS[1:0] bits at the same time that you write 1 to the ADST bit.

Table 28.17 Selectable targets for A/D conversion depending on scan and double-trigger mode settings

|                   |                             | Targets for A/D co | onversion                 |                           |                           |                                  |
|-------------------|-----------------------------|--------------------|---------------------------|---------------------------|---------------------------|----------------------------------|
| Scan mode setting | Double-trigger mode setting | Self-diagnosis     | Analog input<br>(group A) | Analog input<br>(group B) | Temperature sensor output | Internal<br>reference<br>voltage |
| Single scan       | DBLE = 0                    | 1                  | 1                         | _                         | 1                         | ✓                                |
|                   | DBLE = 1                    | _                  | ✓ (1 ch only)             | _                         | _                         | _                                |
| Continuous scan   | DBLE = 0                    | 1                  | 1                         | _                         | _                         | _                                |
|                   | DBLE = 1                    | _                  | _                         | _                         | _                         | _                                |
| Group scan        | DBLE = 0                    | 1                  | 1                         | 1                         | _                         | _                                |
|                   | DBLE = 1                    | _                  | ✓ (1 ch only)             | ✓                         | _                         | _                                |

Note: ✓: Selectable, —: Not selectable



#### ADST bit (A/D Conversion Start)

The ADST bit starts or stops the A/D conversion process. Before the ADST bit is set to 1, set the A/D conversion clock, the conversion mode, and the conversion target analog input.

#### [Setting conditions]

- 1 is written.
- The synchronous trigger (ELC) selected in the ADSTRGR.TRSA[5:0] bits is detected when ADCSR.EXTRG is 0 and ADCSR.TRGE is 1.
- The synchronous trigger (ELC) selected in the ADSTRGR.TRSB[5:0] bits is detected when ADCSR.TRGE is set to 1 in group scan mode.
- The asynchronous trigger is detected when the ADCSR.TRGE and ADCSR.EXTRG bits are set to 1 and the ADSTRGR.TRSA[5:0] bits are set to 0x00.
- When group priority operation mode is enabled (ADCSR.ADCS[1:0] = 01b and ADGSPCR.PGS = 1), the ADGSPCR.GBRP bit is set to 1, and each time A/D conversion on the group with the lowest priority is started.

#### [Clearing conditions]

- 0 is written.
- The A/D conversion of all the selected channels, the temperature sensor output the internal reference voltage completes in single scan mode.
- Group A scan completes in group scan mode.
- Group B scan completes in group scan mode.
- When group priority operation mode is enabled (ADCSR.ADCS[1:0] = 01b and ADGSPCR.PGS = 1), the ADGSPCR.GBRSCN bit is set to 1, and A/D conversion on the group with the lowest priority started by trigger completes.


Note: When group priority operation mode is enabled (ADCSR.ADCS[1:0] = 01b and ADGSPCR.PGS = 1), do not set the ADST bit to 1.

Note: When group priority operation mode is enabled (ADCSR.ADCS[1:0] = 01b and ADGSPCR.PGS = 1), do not set the ADST bit to 0. When forcing A/D conversion to terminate, follow the procedure for clearing the ADST bit.

## 28.2.8 ADANSA0 : A/D Channel Select Register A0

Base address: ADC120 = 0x4005\_C000

Offset address: 0x004



| Bit  | Symbol          | Function  | R/W |
|------|-----------------|---|-----|
| 15:0 | ANSA15 to ANSA0 | A/D Conversion Channels Select Bit 15 (ANSA15) is associated with AN015 and bit 0 (ANSA0) is associated with AN000. | R/W |
|      |                 | Do not select associated input channel.     Select associated input channel.  |     |

Note: n = 05, 06, 09, 10

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

ADANSA0 register selects analog input channels for A/D conversion. In group scan mode, this register selects group A channels.

Only set the ADANSA0 register when the ADCSR.ADST bit is 0.

#### ANSAn bits (A/D Conversion Channels Select)

The ADANSA0 register selects any combination of analog input channels for A/D conversion. The channels and the number of channels can be arbitrarily set.



When performing A/D conversion of temperature sensor output or internal reference voltage, set the ADANSA0 register to 0x0000 to deselect all analog input channels.


In double trigger mode, the channels selected in the ADANSA0 register are invalid, and the channel selected in the ADCSR.DBLANS[4:0] bits is selected in group A instead.

When group scan mode is selected, do not select the channels specified in A/D Channel Select Register B0 (ADANSB0) and A/D Channel Select Register B1 (ADANSB1).

## 28.2.9 ADANSA1: A/D Channel Select Register A1

Base address: ADC120 = 0x4005\_C000

Offset address: 0x006



| Bit  | Symbol           | Function   | R/W |
|------|------------------|--|-----|
| 15:0 | ANSA31 to ANSA16 | A/D Conversion Channels Select Bit 15 (ANSA31) is associated with AN031 and bit 0 (ANSA16) is associated with AN016. | R/W |
|      |                  | Do not select associated input channel.     Select associated input channel.   |     |

Note: n = 19 to 22

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

ADANSA1 register selects analog input channels for A/D conversion. In group scan mode, this register selects group A channels.

Only set the ADANSA1 register when the ADCSR.ADST bit is 0.

#### ANSAn bits (A/D Conversion Channels Select)

The ADANSA1 register selects any combination of analog input channels for A/D conversion. The channels and the number of channels can be arbitrarily set.

When performing A/D conversion of temperature sensor output or internal reference voltage, set the ADANSA1 register to 0x0000 to deselect all analog input channels.

In double trigger mode, the channels selected in the ADANSA1 register are invalid, and the channel selected in the ADCSR.DBLANS[4:0] bits is selected in group A instead.

When group scan mode is selected, do not select the channels specified in A/D Channel Select Register B0 (ADANSB0) and A/D Channel Select Register B1 (ADANSB1).

#### 28.2.10 ADANSB0 : A/D Channel Select Register B0

Base address: ADC120 = 0x4005\_C000

Offset address: 0x014

| Bit position:      | 15         | 14         | 13         | 12         | 11         | 10         | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |  |
|--------------------|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|--|
| Bit field:         | ANSB<br>15 | ANSB<br>14 | ANSB<br>13 | ANSB<br>12 | ANSB<br>11 | ANSB<br>10 | ANSB<br>9 | ANSB<br>8 | ANSB<br>7 | ANSB<br>6 | ANSB<br>5 | ANSB<br>4 | ANSB<br>3 | ANSB<br>2 | ANSB<br>1 | ANSB<br>0 |  |
| Value after reset: | 0          | 0          | 0          | 0          | 0          | 0          | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |  |

| Bit  | Symbol          | Function  | R/W |
|------|-----------------|---|-----|
| 15:0 | ANSB15 to ANSB0 | A/D Conversion Channels Select Bit 15 (ANSB15) is associated with AN015 and bit 0 (ANSB0) is associated with AN000. | R/W |
|      |                 | Do not select associated input channel.     Select associated input channel.  |     |

Note: n = 05, 06, 09, 10

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.



ADANSB0 selects analog input channels for A/D conversion in group B when group scan mode is selected. The ADANSB0 register is not used in any scan mode other than group scan mode.

Only set the ADANSB0 register when the ADCSR.ADST bit is 0.

## ANSBn bits (A/D Conversion Channels Select)

The ADANSB0 register selects any combination of analog input channels in group B for A/D conversion when group scan mode is selected. The ADANSB0 register is used for group scan mode only and not for any other modes.

Do not select channels specified in group A as selected in the ADANSA0 and ADANSA1 registers or the ADCSR.DBLANS[4:0] bits in double-trigger mode.

When performing A/D conversion of temperature sensor output or internal reference voltage, set the ADANSB0 register to 0x0000 to deselect all analog input channels.

## 28.2.11 ADANSB1: A/D Channel Select Register B1

Base address: ADC120 = 0x4005 C000 Offset address: 0x016 Bit position: 13 12 11 10 8 6 5 3 0 ANSB ANSB **ANSB ANSB ANSB ANSB ANSB** ANSB ANSB ANSB ANSB **ANSB** ANSB ANSB **ANSB ANSB** Bit field: Value after reset: 0 0 0 0 n 0 0 0 n O 0 0 0 O 0 O

| Bit  | Symbol           | Function   | R/W |
|------|------------------|--|-----|
| 15:0 | ANSB31 to ANSB16 | A/D Conversion Channels Select Bit 15 (ANSB31) is associated with AN031 and bit 0 (ANSB16) is associated with AN016. | R/W |
|      |                  | Do not select associated input channel.     Select associated input channel.   |     |

Note: n = 19 to 22

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

ADANSB1 selects analog input channels for A/D conversion in group B when group scan mode is selected. The ADANSB1 register is not used in any scan mode other than group scan mode.

Only set the ADANSB1 register when the ADCSR.ADST bit is 0.

### ANSBn bits (A/D Conversion Channels Select)

The ADANSB1 register selects any combination of analog input channels in group B for A/D conversion when group scan mode is selected. The ADANSB1 register is used for group scan mode only and not for any other modes.


Do not select channels specified in group A as selected in the ADANSA0 and ADANSA1 registers or the ADCSR.DBLANS[4:0] bits in double-trigger mode.

When performing A/D conversion of temperature sensor output or internal reference voltage, set the ADANSB1 register to 0x0000 to deselect all analog input channels.

## 28.2.12 ADADS0 : A/D-Converted Value Addition/Average Channel Select Register 0

Base address: ADC120 = 0x4005\_C000

Offset address: 0x008





| Bit  | Symbol        | Function   | R/W |
|------|---------------|--|-----|
| 15:0 | ADS15 to ADS0 | A/D-Converted Value Addition/Average Channel Select Bit 15 (ADS15) is associated with AN015 and bit 0 (ADS0) is associated with AN000. | R/W |
|      |               | Do not select associated input channel.     Select associated input channel.   |     |

Note: n = 05, 06, 09, 10

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

## ADSn bits (A/D-Converted Value Addition/Average Channel Select)

The ADSn bits determine which A/D-converted channels are subject to A/D-converted value addition/averaging. When an ADSn bit associated with a channel selected for A/D conversion is set to 1, A/D conversion of the analog input of the respective channel is performed successively 1, 2, 3, 4, or 16 times, as specified in the ADC[2:0] bits in the ADADC register.

When the ADADC.AVEE bit is 0, the value obtained by addition is stored in the A/D data register. When the ADADC.AVEE bit is 1, the mean value of the results obtained by addition is stored in the A/D data register.

The ADSn bits apply only to channels that are selected for A/D conversion in:

- The ANSAn bits in the ADANSA0 register or the DBLANS[4:0] bits in the ADCSR register
- The ANSBn bits in the ADANSB0 register

For channels on which the A/D conversion is performed and for which addition/average mode is not selected, a normal 1-time conversion is executed, and the conversion result is stored in the A/D data register.

Only set ADADS0 register bits when the ADCSR.ADST bit is 0.

Figure 28.2 shows a scanning operation sequence in which the ADADS0 register bits (channel c and g) are set to 1. In this figure:

- Addition mode is selected (ADADC.AVEE = 0)
- The number of conversions is set to 4 (ADADC.ADC[1:0] = 11b)
- The analog input channels (a to h) are selected by ADANSA0 register in continuous scan mode (ADCSR.ADCS[1:0] = 10b).

The conversion process begins with analog input A (channel a). The analog input C (channel c) conversion is performed successively 4 times and the added value is returned to A/D Data Register c (ADDRc). Next, the analog input D (channel d) conversion process is started. The analog input G (channel g) is performed successively 4 times and the added value is returned to A/D Data Register g (ADDRg). After conversion of analog input H (channel h), the conversion operation repeats in the same sequence starting with analog input A (channel a).





Figure 28.2 Scan conversion sequence with ADADC.ADC[2:0] = 011b, set 1 for analog inputs C and G by ADADS0/1

## 28.2.13 ADADS1: A/D-Converted Value Addition/Average Channel Select Register 1

Base address: ADC120 = 0x4005\_C000

Offset address: 0x00A



| Bit  | Symbol         | Function  | R/W |
|------|----------------|---|-----|
| 15:0 | ADS31 to ADS16 | A/D-Converted Value Addition/Average Channel Select Bit 15 (ADS31) is associated with AN031 and bit 0 (ADS16) is associated with AN016. | R/W |
|      |                | Do not select associated input channel.     Select associated input channel.  |     |

Note: n = 19 to 22

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

#### ADSn bits (A/D-Converted Value Addition/Average Channel Select)

The ADSn bits determine which A/D-converted channels are subject to A/D-converted value addition/averaging. When an ADSn bit associated with a channel selected for A/D conversion is set to 1, A/D conversion of the analog input of the respective channel is performed successively 1, 2, 3, 4, or 16 times, as specified in the ADC[2:0] bits in the ADADC register.

When the ADADC.AVEE bit is 0, the value obtained by addition is stored in the A/D data register. When the ADADC.AVEE bit is 1, the mean value of the results obtained by addition is stored in the A/D data register.

The ADSn bits apply only to channels that are selected for A/D conversion in:

- The ANSAn bits in the ADANSA1 register or the DBLANS[4:0] bits in the ADCSR register
- The ANSBn bits in the ADANSB1 register.


For channels on which the A/D conversion is performed and for which addition/average mode is not selected, a normal 1-time conversion is executed, and the conversion result is stored in the A/D data register.

Only set ADADS1 register when the ADCSR.ADST bit is 0.

## 28.2.14 ADADC : A/D-Converted Value Addition/Average Count Select Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x00C



| Bit | Symbol   | Function  | R/W |
|-----|----------|---|-----|
| 2:0 | ADC[2:0] | Addition/Average Count Select   | R/W |
|     |          | 0 0 0: 1-time conversion (no addition, same as normal conversion) 0 0 1: 2-time conversion (1 addition) 0 1 0: 3-time conversion (2 additions) 0 1 1: 4-time conversion (3 additions) 1 0 1: 16-time conversion (15 additions) Others: Setting prohibited |     |
| 6:3 | _        | These bits are read as 0. The write value should be 0.  | R/W |
| 7   | AVEE     | Average Mode Select  0: Enable addition mode  1: Enable average mode  | R/W |

ADADC sets the addition or average mode and addition count for A/D conversion. Table 28.18 lists the settable combinations of ADADC register.

Table 28.18 Settable combinations of ADADC register

| Mode select                 | elect Conversion time |        |        |        |         |  |  |
|-----------------------------|-----------------------|--------|--------|--------|---------|--|--|
| (AVEE)                      | 1-time                | 2-time | 3-time | 4-time | 16-time |  |  |
| Addition mode<br>(AVEE = 0) | 1                     | 1      | 1      | 1      | 1       |  |  |
| Average mode (AVEE = 1)     | _                     | 1      | _      | 1      | _       |  |  |

Note: ✓: Selectable, —: Not selectable

#### ADC[2:0] bits (Addition/Average Count Select)

The ADC[2:0] bits set the addition count in all channels for which A/D conversion and addition/average mode are selected, including the channel selected in double trigger mode with the ADCSR.DBLANS[4:0] bits. The count also applies to A/D conversion of the temperature sensor output and the internal reference voltage.

When self-diagnosis is executed (ADCER.DIAGM = 1), do not set the ADC[2:0] bits to any value other than 000b.


#### **AVEE bit (Average Mode Select)**

The AVEE bit selects addition or average mode in all channels for which A/D conversion and addition/average mode are selected, including the channels selected in double-trigger mode in the ADCSR.DBLANS[4:0] bits, temperature sensor output, internal reference voltage.

## 28.2.15 ADCER: A/D Control Extended Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x00E



| Bit   | Symbol       | Function  | R/W |
|-------|--------------|---|-----|
| 4:0   | _            | These bits are read as 0. The write value should be 0.  | R/W |
| 5     | ACE          | A/D Data Register Automatic Clearing Enable  0: Disable automatic clearing  1: Enable automatic clearing  | R/W |
| 7:6   | _            | These bits are read as 0. The write value should be 0.  | R/W |
| 9:8   | DIAGVAL[1:0] | Self-Diagnosis Conversion Voltage Select  0 0: Setting prohibited when self-diagnosis is enabled 0 1: 0 volts 1 0: Reference voltage*1 × 1/2 1 1: Reference voltage*1 | R/W |
| 10    | DIAGLD       | Self-Diagnosis Mode Select  0: Select rotation mode for self-diagnosis voltage  1: Select mixed mode for self-diagnosis voltage                                       | R/W |
| 11    | DIAGM        | Self-Diagnosis Enable  0: Disable ADC12 self-diagnosis  1: Enable ADC12 self-diagnosis  | R/W |
| 14:12 | _            | These bits are read as 0. The write value should be 0.  | R/W |
| 15    | ADRFMT       | A/D Data Register Format Select  0: Select right-justified for the A/D data register format  1: Select left-justified for the A/D data register format                | R/W |

Note 1. The reference voltage refers to VREFH0, VCC, or internal reference voltage (BGR) by ADHVREFCNT setting.



#### ACE bit (A/D Data Register Automatic Clearing Enable)

The ACE bit enables or disables automatic clearing (all 0) of the ADDRy, ADRD, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, or ADOCDR register after any of these registers is read by the CPU or DTC. Automatic clearing of the A/D data registers enables detection of failures that are not updated in the A/D data registers. For details, see section 28.3.7. Usage Example of A/D Data Register Automatic Clearing Function.

#### DIAGVAL[1:0] bits (Self-Diagnosis Conversion Voltage Select)

The DIAGVAL[1:0] bits select the voltage value used in self-diagnosis fixed voltage mode. For details, see the DIAGLD bit description.

Do not execute self-diagnosis by setting the DIAGLD bit to 1 when the DIAGVAL[1:0] bits are set to 00b.

## **DIAGLD bit (Self-Diagnosis Mode Select)**

The DIAGLD bit selects whether the three voltage values are rotated, or the fixed voltage is used in self-diagnosis.

Setting the DIAGLD bit to 0 selects conversion of the voltages in rotation mode, where 0 V, the reference voltage × 1/2, and the reference voltage are converted, in that order. After reset and when self-diagnosis voltage rotation mode is selected, self-diagnosis is executed from 0 V. The self-diagnosis voltage value does not return to 0 V when scan conversion completes. When scan conversion is restarted, rotation starts at the voltage value following the previous value.

Setting the DIAGLD bit to 1 selects fixed voltage, in which the fixed voltage specified in the ADCER.DIAGVAL[1:0] bits is converted. If fixed mode is switched to rotation mode, rotation starts at the fixed voltage value.

Only set the DIAGLD bit when the ADCSR.ADST bit is 0.

#### **DIAGM bit (Self-Diagnosis Enable)**

The DIAGM bit enables or disables self-diagnosis.

Self-diagnosis is used to detect a failure of the ADC12. In self-diagnosis mode, one of the three voltage values (0 V, the reference voltage  $\times$  1/2, or the reference voltage) is converted. When conversion completes, information on the converted voltage and the conversion result is stored into the A/D Self-Diagnosis Data Register (ADRD). The ADRD register can be read to determine whether the conversion result falls within the normal or abnormal range.

Self-diagnosis is executed once at the beginning of each scan, and one of the three voltages is converted. In double trigger mode (ADCSR.DBLE = 1), self-diagnosis (DIAGM = 0) is deselected. When self-diagnosis is selected in group scan mode, self-diagnosis is executed separately for group A and group B.

Only set the DIAGM bit when the ADCSR.ADST bit is 0.

#### ADRFMT bit (A/D Data Register Format Select)

The ADRFMT bit specifies flush-right or flush-left for data to be stored in the ADDRy, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, ADCCDR, ADCMPDR0/1, ADWINLLB, ADWINULB, or ADRD register.

Only set the ADRFMT bit when the ADCSR.ADST bit is 0.

## 28.2.16 ADSTRGR: A/D Conversion Start Trigger Select Register

Base address: ADC120 = 0x4005\_C000
Offset address: 0x010

| Bit position:      | 15 | 14 | 13 | 12 | 11  | 10     | 9 | 8 | 7 | 6 | 5           | 4 | 3 | 2 | 1 | 0 |
|--------------------|----|----|----|----|-----|--------|---|---|---|---|-------------|---|---|---|---|---|
| Bit field:         | _  | _  |    |    | TRS | A[5:0] |   |   | _ | _ | - TRSB[5:0] |   |   |   |   |   |
| Value after reset: | 0  | 0  | 0  | 0  | 0   | 0      | 0 | 0 | 0 | 0 | 0           | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol    | Function  | R/W |
|-----|-----------|---|-----|
| 5:0 | TRSB[5:0] | A/D Conversion Start Trigger Select for Group B Select the A/D conversion start trigger for group B in group scan mode. | R/W |
| 7:6 | _         | These bits are read as 0. The write value should be 0.  | R/W |



| Bit   | Symbol    | Function  | R/W |
|-------|-----------|---|-----|
| 13:8  | TRSA[5:0] | A/D Conversion Start Trigger Select Select the A/D conversion start trigger in single scan mode and continuous scan mode. In group scan mode, the A/D conversion start trigger for group A is selected. | R/W |
| 15:14 | _         | These bits are read as 0. The write value should be 0.  | R/W |

#### TRSB[5:0] bits (A/D Conversion Start Trigger Select for Group B)

The TRSB[5:0] bits select the trigger to start scanning of the analog input selected in group B. The TRSB[5:0] bits must only be set in group scan mode and are not used in any other scan mode. For the scan conversion start trigger for group B, setting a software trigger or an asynchronous trigger is prohibited. In group scan mode, set the TRSB[5:0] bits to a value other than 0x00 and set the ADCSR.TRGE bit to 1.

When group A is given priority in group scan mode, setting the ADGSPCR.GBRP bit to 1 allows group B to continuously operate in single scan mode. When setting the ADGSPCR.GBRP bit to 1, set the TRSB[5:0] bits to 0x3F. The issuance period for a conversion trigger must be more than or equal to the actual scan conversion time ( $t_{SCAN}$ ). If the issuance period is less than  $t_{SCAN}$ , A/D conversion by the trigger might have no effect.

When the GPT module is selected as an A/D conversion start trigger, a delay for synchronization processing occurs. For details, see section 28.3.6. Analog Input Sampling and Scan Conversion Time.

Table 28.19 lists the A/D conversion startup sources selected in the TRSB[5:0] bits.

Table 28.19 Selection of A/D conversion start sources in the TRSB[5:0] bits

| Source                          | Remarks | TRSB[5] | TRSB[4] | TRSB[3] | TRSB[2] | TRSB[1] | TRSB[0] |
|---------------------------------|---------|---------|---------|---------|---------|---------|---------|
| Trigger source deselected state | _       | 1       | 1       | 1       | 1       | 1       | 1       |
| ELC_AD00                        | ELC     | 0       | 0       | 1       | 0       | 0       | 1       |
| ELC_AD01                        | ELC     | 0       | 0       | 1       | 0       | 1       | 0       |
| ELC_AD00,<br>ELC_AD01           | ELC     | 0       | 0       | 1       | 0       | 1       | 1       |

#### TRSA[5:0] bits (A/D Conversion Start Trigger Select)

The TRSA[5:0] bits select the trigger to start A/D conversion in single scan mode and continuous scan mode, or the trigger to start scanning of group A analog inputs in group scan mode. When scanning is executed in group scan mode or double trigger mode, software trigger or asynchronous trigger is prohibited.

- When using a synchronous trigger (ELC), set the TRGE bit in the ADCSR register to 1 and set the EXTRG bit in the ADCSR register to 0.
- When using the asynchronous trigger (ADTRG0), set the TRGE bit in the ADCSR register to 1 and set the EXTRG bit in the ADCSR register to 1.
- Software trigger (ADCSR.ADST) is enabled regardless of the settings of the ADCSR.TRGE bit, the ADCSR.EXTRG bit, or the TRSA[5:0] bits.

The issuance period for a conversion trigger must be more than or equal to the actual scan conversion time (tSCAN). If the issuance period is less than tSCAN, A/D conversion by a trigger might have no effect.

When the GPT module is selected as an A/D conversion start trigger, a delay for synchronization processing occurs. For details, see section 28.3.6. Analog Input Sampling and Scan Conversion Time.

Table 28.20 lists the A/D conversion start sources selected in the TRSA[5:0] bits.

Table 28.20 Selection of A/D activation sources in the TRSA[5:0] bits (1 of 2)

| Source                          | Remarks | TRSA[5] | TRSA[4] | TRSA[3] | TRSA[2] | TRSA[1] | TRSA[0] |
|---------------------------------|---------|---------|---------|---------|---------|---------|---------|
| Trigger source deselected state | _       | 1       | 1       | 1       | 1       | 1       | 1       |




Table 28.20 Selection of A/D activation sources in the TRSA[5:0] bits (2 of 2)

| Source                | Remarks                   | TRSA[5] | TRSA[4] | TRSA[3] | TRSA[2] | TRSA[1] | TRSA[0] |
|-----------------------|---------------------------|---------|---------|---------|---------|---------|---------|
| ADTRG0                | Input pin for the trigger | 0       | 0       | 0       | 0       | 0       | 0       |
| ELC_AD00              | ELC                       | 0       | 0       | 1       | 0       | 0       | 1       |
| ELC_AD01              | ELC                       | 0       | 0       | 1       | 0       | 1       | 0       |
| ELC_AD00,<br>ELC_AD01 | ELC                       | 0       | 0       | 1       | 0       | 1       | 1       |

## 28.2.17 ADEXICR: A/D Conversion Extended Input Control Registers

Base address: ADC120 = 0x4005\_C000

Offset address: 0x012



| Bit   | Symbol | Function   | R/W |
|-------|--------|--|-----|
| 0     | TSSAD  | Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select   | R/W |
|       |        | <ul><li>0: Do not select addition/average mode for temperature sensor output.</li><li>1: Select addition/average mode for temperature sensor output.</li></ul>   |     |
| 1     | OCSAD  | Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select  | R/W |
|       |        | <ul><li>0: Do not select addition/average mode for internal reference voltage.</li><li>1: Select addition/average mode for internal reference voltage.</li></ul> |     |
| 7:2   | _      | These bits are read as 0. The write value should be 0.   | R/W |
| 8     | TSSA   | Temperature Sensor Output A/D Conversion Select  0: Disable A/D conversion of temperature sensor output  | R/W |
|       |        | Enable A/D conversion of temperature sensor output   |     |
| 9     | OCSA   | Internal Reference Voltage A/D Conversion Select   | R/W |
|       |        | <ul><li>0: Disable A/D conversion of internal reference voltage</li><li>1: Enable A/D conversion of internal reference voltage</li></ul>                         |     |
| 15:10 | -      | These bits are read as 0. The write value should be 0.   | R/W |

## TSSAD bit (Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select)

When the TSSAD bit is set to 1, A/D conversion of the temperature sensor output is selected and performed successively the number of times specified in the ADC[2:0] bits in ADADC. When the ADADC.AVEE bit is 0, the value obtained by addition (integration) is returned to the A/D Temperature Sensor Data Register (ADTSDR). When the ADADC.AVEE bit is 1, the mean value is returned to ADTSDR.

Only set the TSSAD bit while the ADCSR.ADST bit is 0.

### OCSAD bit (Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select)

When the OCSAD bit is set to 1, A/D conversion of the internal reference voltage is selected and performed successively the number of times specified in the ADC[2:0] bits in ADADC. When the ADADC.AVEE bit is 0, the value obtained by addition (integration) is returned to the A/D Internal Reference Voltage Data Register (ADOCDR). When the ADADC.AVEE bit is 1, the mean value is returned to ADOCDR.

Only set the OCSAD bit while the ADCSR.ADST bit is 0.

#### TSSA bit (Temperature Sensor Output A/D Conversion Select)

The TSSA bit selects A/D conversion of the temperature sensor output. When executing the A/D conversion of the temperature sensor output:

1. Set all bits in the ADANSA0/1 and ADANSB0/1 registers, the ADCSR.DBLE bit, and the ADEXICR.OCSA bit to 0.

2. Execute the A/D conversion in single scan mode.

Only set the TSSA bit when the ADCSR.ADST bit is 0.

When executing A/D conversion of the temperature sensor output, the ADDISCR register is set to 0x0F and the A/D converter executes discharge (15 ADCLK) before executing sampling. The required sampling time is 5  $\mu$ s or more.

The A/D converter executes discharge each time A/D conversion is executed on the temperature sensor output.

#### OCSA bit (Internal Reference Voltage A/D Conversion Select)

The OCSA bit selects A/D conversion of the internal reference voltage. When executing A/D conversion of the internal reference voltage:


- 1. Set all bits in the ADANSA0/1 and ADANSB0/1 registers, the ADCSR.DBLE bit, and the ADEXICR.TSSA bits to 0.
- 2. Execute the A/D conversion in single scan mode.

Only set the OCSA bit when the ADCSR.ADST bit is 0.

When executing A/D conversion of the internal reference voltage, the ADDISCR register are set to 0x0F and the A/D converter executes discharge (15 ADCLK) before executing sampling. The required sampling time is 5  $\mu$ s or more.

The A/D converter executes discharge each time A/D conversion is executed on the internal reference voltage.

# 28.2.18 ADSSTRn/ADSSTRL/ADSSTRT/ADSSTRO : A/D Sampling State Register (n = 5, 6, 9, 10)



| Bit | Symbol   | Function  | R/W |
|-----|----------|---|-----|
| 7:0 | SST[7:0] | Sampling Time Setting These bits set the sampling time in the range from 5 to 255 states. | R/W |

The ADSSTRn register sets the sampling time for analog input.

The sampling time can be adjusted if the impedance of the analog input signal source is too high to secure sufficient sampling time, or if the ADCLK clock is slow. The set value indicates the time for one ADCLK cycle, and the required sampling time is specified by the voltage conditions. For details, see section 36.4. ADC12 Characteristics.

The lower limit of the sampling time setting depends on the frequency ratio:

- If the frequency ratio of PCLKB to PCLKD (ADCLK) = 1:1, the sampling time must be set to a value of more than 5 states
- If the frequency ratio of PCLKB to PCLKD (ADCLK) = 1:2 or 1:4, the sampling time must be set to a value of more than 6 states.

Table 28.21 shows the relationship between the A/D Sampling State Register and the associated channels. For details, see section 28.3.6. Analog Input Sampling and Scan Conversion Time.

Only set the SST[7:0] bits when the ADCSR.ADST bit is 0.

Table 28.21 Relationship between A/D sampling state register and associated channels (1 of 2)

| Bit name                                  | Associated channels         |
|---|-----------------------------|
| ADSSTRn.SST[7:0] bits (n = 5, 6, 9, 10)*1 | AN0n (n = 05, 06, 09, 10)*2 |



Table 28.21 Relationship between A/D sampling state register and associated channels (2 of 2)

| Bit name              | Associated channels          |
|-----------------------|------------------------------|
| ADSSTRL.SST[7:0] bits | AN0n (n = 19 to 22)          |
| ADSSTRT.SST[7:0] bits | Temperature sensor output*2  |
| ADSSTRO.SST[7:0] bits | Internal reference voltage*2 |

Note 1. When the self-diagnosis function is selected, the sampling time set in the ADSSTR0.SST[7:0] bits is applied.


Note 2. When the temperature sensor output or the internal reference voltage is converted, set the sampling time to more than 5 µs.

Because the maximum SST[7:0] value is 255 states, the ADCLK frequency must be 51 MHz or less to achieve 5 µs sampling time.

## 28.2.19 ADDISCR: A/D Disconnection Detection Control Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x07A



| Bit | Symbol      | Function   | R/W |
|-----|-------------|--|-----|
| 3:0 | ADNDIS[3:0] | Disconnection Detection Assist Setting  0x0: The disconnection detection assist function is disabled  0x1: Setting prohibited  Others: The number of states for the discharge or precharge period. | R/W |
| 4   | PCHG        | Precharge/discharge select  0: Discharge  1: Precharge   | R/W |
| 7:5 | _           | These bits are read as 0. The write value should be 0.   | R/W |

The ADDISCR register selects either precharge or discharge, and the period of precharge or discharge for the A/D disconnection detection assist function. Only set the ADDISCR register when the ADCSR.ADST bit is 0. When the temperature sensor output or internal reference voltage is converted, the A/D converter executes discharge automatically.

This operation is achieved by setting the ADDISCR register to 0x0F (15 ADCLK) when ADEXICR.OCSA or TSSA is set to 1. After executing discharge, the A/D converter executes sampling.

Disable the disconnection detection assist function if any of the following functions are used:

- The temperature sensor
- The internal reference voltage
- A/D self-diagnosis

## ADNDIS[3:0] bits (Disconnection Detection Assist Setting)

The ADNDIS[3:0] bits specify the period of precharge or discharge. When ADNDIS[3:0] = 0000b, the disconnection detection assist function is disabled. Setting the ADNDIS[3:0] bits to 0001b is prohibited. Except when ADNDIS[3:0] = 0000b or 0001b, the specified value indicates the number of states for the period of precharge or discharge. When the ADNDIS[3:0] bits are set to any values other than 0000b or 0001b, the disconnection detection assistance function is enabled.


#### PCHG bit (Precharge/discharge select)

The PCHG bit selects either precharge or discharge.

## 28.2.20 ADACSR: A/D Conversion Operation Mode Select Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x07E



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | _      | This bit is read as 0. The write value should be 0.  | R/W |
| 1   | ADSAC  | Successive Approximation Control Setting  0: Normal conversion mode (default)  1: Fast conversion mode | R/W |
| 7:2 | _      | These bits are read as 0. The write value should be 0.   | R/W |

The ADACSR register selects the A/D conversion operation mode.

## **ADSAC bit (Successive Approximation Control Setting)**

The ADSAC bit selects either normal conversion mode or fast conversion mode for A/D conversion.

When the ADSAC bit is 0, the ADCLK maximum frequency is 64 MHz. At high-speed A/D conversion mode (ADCSR.ADHSC = 0), the conversion time of successive approximation is 31.5 ADCLK. At Low-Power A/D conversion mode (ADCSR.ADHSC = 1), the conversion time of successive approximation is 40.5 ADCLK.


When the ADSAC bit is 1, the ADCLK maximum frequency is 48 MHz. At high-speed A/D conversion mode (ADCSR.ADHSC = 0), the conversion time of successive approximation is 21.5 ADCLK. At Low-Power A/D conversion mode (ADCSR.ADHSC = 1), the conversion time of successive approximation is 27.5 ADCLK.

For details, see section 28.3.6. Analog Input Sampling and Scan Conversion Time

## 28.2.21 ADGSPCR: A/D Group Scan Priority Control Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x080



| Bit  | Symbol | Function  | R/W |
|------|--------|---|-----|
| 0    | PGS    | Group Priority Operation Setting*1  | R/W |
|      |        | Operate without group priority control.     Operate with group priority control.  |     |
| 1    | GBRSCN | Lower-Priority Group Restart Setting (enabled only when PGS = 1 and reserved when PGS = 0.)   | R/W |
|      |        | <ul><li>0: Disable rescanning of the group that was stopped in group priority operation</li><li>1: Enable rescanning of the group that was stopped in group priority operation.</li></ul> |     |
| 14:2 | _      | These bits are read as 0. The write value should be 0.  | R/W |
| 15   | GBRP   | Single Scan Continuous Start*2 (enabled only when PGS = 1 and reserved when PGS = 0.)   | R/W |
|      |        | <ul><li>0: Single scan is not continuously activated.</li><li>1: Single scan for the group with the lower-priority is continuously activated.</li></ul>                                   |     |

Note 1. The ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode) before setting PGS to 1. Operation is not guaranteed if these bits are set to any other value.

Note 2. When the GBRP bit is set to 1, single scan is performed continuously for the group with the lower-priority regardless of the setting in the GBRSCN bit.

## **PGS bit (Group Priority Operation Setting)**

The PGS bit controls group priority operation in group scan mode. Set the PGS bit to 1 to enable group priority operation.

The ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode) before setting the PGS bit to 1. Operation is not guaranteed if the bits are set to any other value.

When the PGS bit is set to 0, a clear operation must be performed by software as described in section 28.8.3. Constraints on Stopping A/D Conversion. When the PGS bit is set to 1, use the settings described in section 28.3.4.3. Group Priority Operation.

## **GBRSCN** bit (Lower-Priority Group Restart Setting)

The GBRSCN bit controls the restarting of scan operation in group priority operation.

When the GBRSCN bit is set to 1, if the scan operation of a lower-priority group is stopped by a trigger input of a priority group, the lower-priority group scanning is restarted on completion of the priority group scanning. If a trigger of a lower-priority group is input during scanning of the priority group, the lower-priority group scanning is started on completion of the priority group scanning.

When the GBRSCN bit is set to 0, triggers input during scanning are ignored. Set the GBRSCN bit while the ADCSR.ADST bit is 0.

#### **GBRP bit (Single Scan Continuous Start)**

The GBRP bit is set when a single scan operation is to be performed continuously on the group with the lower-priority.


Setting the GBRP bit to 1 starts a single scan of the group with the lower-priority. On completion of the scan, another single scan of the group with the lower-priority is started automatically. If scanning has been stopped during group priority operation, single scan of the group with the lower-priority is automatically restarted on completion of the A/D conversion of the priority group.

Before setting the GBRP bit to 1, disable input of a trigger for the lower-priority group. If the GBRP bit is set to 1, rescanning is performed only on the group with the lower-priority even if the GBRSCN bit is set to 0.

## 28.2.22 ADCMPCR : A/D Compare Function Control Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x090



| Bit | Symbol     | Function  | R/W |
|-----|------------|---|-----|
| 1:0 | CMPAB[1:0] | Window A/B Composite Conditions Setting These bits are valid when both window A and window B are enabled (CMPAE = 1 and CMPBE = 1).   | R/W |
|     |            | <ol> <li>O 0: Output ADC120_WCMPM when window A OR window B comparison conditions are met. Otherwise, output ADC120_WCMPUM.</li> <li>O 1: Output ADC120_WCMPM when window A EXOR window B comparison conditions are met. Otherwise, output ADC120_WCMPUM.</li> <li>O 0utput ADC120_WCMPM when window A AND window B comparison conditions are met. Otherwise, output ADC120_WCMPUM.</li> <li>Setting prohibited.</li> </ol> |     |
| 8:2 | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 9   | СМРВЕ      | Compare Window B Operation Enable  0: Disable compare window B operation.     Disable ADC120_WCMPM and ADC120_WCMPUM outputs.  1: Enable compare window B operation.  | R/W |

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 10  | _      | This bit is read as 0. The write value should be 0.  | R/W |
| 11  | СМРАЕ  | Compare Window A Operation Enable  0: Disable compare window A operation.  | R/W |
|     |        | Disable ADC120_WCMPM and ADC120_WCMPUM outputs.  1: Enable compare window A operation.   |     |
| 12  | _      | This bit is read as 0. The write value should be 0.  | R/W |
| 13  | CMPBIE | Compare B Interrupt Enable   | R/W |
|     |        | <ul> <li>0: Disable ADC120_CMPBI interrupt when comparison conditions (window B) are met.</li> <li>1: Enable ADC120_CMPBI interrupt when comparison conditions (window B) are met.</li> </ul>  |     |
| 14  | WCMPE  | Window Function Setting  | R/W |
|     |        | <ul> <li>0: Disable window function Window A and window B operate as a comparator to compare the single value on the lower side with the A/D conversion result.</li> <li>1: Enable window function Window A and window B operate as a comparator to compare the two values on the upper and lower sides with the A/D conversion result.</li> </ul> |     |
| 15  | CMPAIE | Compare A Interrupt Enable   | R/W |
|     |        | Disable ADC120_CMPAI interrupt when comparison conditions (window A) are met.      Enable ADC120_CMPAI interrupt when comparison conditions (window A) are   |     |
|     |        | met.   |     |

#### CMPAB[1:0] bits (Window A/B Composite Conditions Setting)

The CMPAB[1:0] bits are valid when both window A and window B are enabled (CMPAE = 1 and CMPBE = 1) in single scan mode. These bits specify the compare function match/mismatch event output conditions and monitoring conditions of ADWINMON.MONCOMB. Only set the CMPAB[1:0] bits while the ADCSR.ADST bit is 0.

## **CMPBE** bit (Compare Window B Operation Enable)

The CMPBE bit enables or disables the compare window B operation. Set the CMPBE bit while the ADCSR.ADST bit is 0. Set this bit to 0 before setting the following registers:

- A/D Channel Select Registers A0, A1, B0, B1 (ADANSA0, ADANSA1, ADANSB0, ADANSB1)
- OCSA, or TSSA bits in the A/D Conversion Extended Input Control Register (ADEXICR)
- CMPCHB[5:0] bits in the Window B Channel Select Register (ADCMPBNSR)

### **CMPAE** bit (Compare Window A Operation Enable)

The CMPAE bit enables or disables the compare window A operation. Set the CMPAE bit while the ADCSR.ADST bit is 0. Set this bit to 0 before setting the following registers:

- A/D Channel Select Registers A0, A1, B0, B1 (ADANSA0, ADANSA1, ADANSB0, ADANSB1)
- TSSB, OCSA, or TSSA bits in the A/D Conversion Extended Input Control Register (ADEXICR)
- Window A Channel Select Registers 0 and 1 (ADCMPANSR0 and ADCMPANSR1)
- Window A Extended Input Select Register (ADCMPANSER)

#### **CMPBIE** bit (Compare B Interrupt Enable)

The CMPBIE bit enables or disables the ADC120\_CMPBI interrupt output when the comparison conditions (window B) are met.

#### **WCMPE** bit (Window Function Setting)

The WCMPE bit enables or disables the window function. Set the WCMPE bit while the ADCSR.ADST bit is 0.




#### **CMPAIE** bit (Compare A Interrupt Enable)

The CMPAIE bit enables or disables the ADC120\_CMPAI interrupt output when the comparison conditions (window A) are met.

## 28.2.23 ADCMPANSR0 : A/D Compare Function Window A Channel Select Register 0

Base address: ADC120 = 0x4005\_C000

Offset address: 0x094



| Bit  | Symbol                 | Function   | R/W |
|------|------------------------|--|-----|
| 15:0 | CMPCHA15 to<br>CMPCHA0 | Compare Window A Channel Select<br>Bit 15 (CMPCHA15) is associated with AN015 and bit 0 (CMPCHA0) is associated with<br>AN000. | R/W |
|      |                        | Disable compare function for associated input channel     Enable compare function for associated input channel                 |     |

Note: n = 05, 06, 09, 10

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

#### **CMPCHAn bits (Compare Window A Channel Select)**

The compare function is enabled by writing 1 to the CMPCHAn bits with the same number as the A/D conversion channel selected in the ADANSA0.ANSAn bits and the ADANSB0.ANSBn bits.

Set the CMPCHAn bits while the ADCSR.ADST bit is 0.

## 28.2.24 ADCMPANSR1 : A/D Compare Function Window A Channel Select Register 1

Base address: ADC120 = 0x4005\_C000

Offset address: 0x096

| Bit position:      | 15           | 14           | 13           | 12           | 11           | 10           | 9            | 8            | 7            | 6            | 5            | 4            | 3            | 2            | 1            | 0            |
|--------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| Bit field:         | CMPC<br>HA31 | CMPC<br>HA30 | CMPC<br>HA29 | CMPC<br>HA28 | CMPC<br>HA27 | CMPC<br>HA26 | CMPC<br>HA25 | CMPC<br>HA24 | CMPC<br>HA23 | CMPC<br>HA22 | CMPC<br>HA21 | CMPC<br>HA20 | CMPC<br>HA19 | CMPC<br>HA18 | CMPC<br>HA17 | CMPC<br>HA16 |
| Value after reset: | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            |

| Bit  | Symbol                  | Function  | R/W |
|------|-------------------------|---|-----|
| 15:0 | CMPCHA31 to<br>CMPCHA16 | Compare Window A Channel Select   | R/W |
|      |                         | Bit 15 (CMPCHA31) is associated with AN031 and bit 0 (CMPCHA16) is associated with AN016. |     |
|      |                         | 0: Disable compare function for associated input channel                                  |     |
|      |                         | Enable compare function for associated input channel                                      |     |

Note: n = 19 to 22

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

## **CMPCHAn bits (Compare Window A Channel Select)**

The compare function is enabled by writing 1 to the CMPCHAn bits with the same number as the A/D conversion channel selected in the ADANSA1.ANSA bits and the ADANSB1.ANSB bits.

Set the CMPCHAn bits while the ADCSR.ADST bit is 0.



# 28.2.25 ADCMPANSER : A/D Compare Function Window A Extended Input Select Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x092



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | CMPTSA | Temperature Sensor Output Compare Select  | R/W |
|     |        | <ul><li>0: Exclude the temperature sensor output from the compare Window A target range.</li><li>1: Include the temperature sensor output in the compare Window A target range.</li></ul>   |     |
| 1   | CMPOCA | Internal Reference Voltage Compare Select   | R/W |
|     |        | <ul><li>0: Exclude the internal reference voltage from the compare Window A target range.</li><li>1: Include the internal reference voltage in the compare Window A target range.</li></ul> |     |
| 7:2 | _      | These bits are read as 0. The write value should be 0.  | R/W |

## **CMPTSA** bit (Temperature Sensor Output Compare Select)

The compare window A function is enabled by setting the CMPTSA bit to 1 when the ADEXICR.TSSA bit is 1. Set the CMPTSA bit when the ADCSR.ADST bit is 0.

## **CMPOCA** bit (Internal Reference Voltage Compare Select)

The compare window A function is enabled by setting the CMPOCA bit to 1 when the ADEXICR.OCSA bit is 1. Set the CMPOCA bit when the ADCSR.ADST bit is 0.

# 28.2.26 ADCMPLR0 : A/D Compare Function Window A Comparison Condition Setting Register 0

Base address: ADC120 = 0x4005\_C000

Offset address: 0x098

Val

| Bit position:     | 15                | 14                | 13                | 12                | 11            | 10                | 9            | 8            | 7            | 6            | 5            | 4            | 3            | 2            | 1            | 0            |  |
|-------------------|-------------------|-------------------|-------------------|-------------------|---------------|-------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--|
| Bit field:        | CMPL<br>CHA1<br>5 | CMPL<br>CHA1<br>4 | CMPL<br>CHA1<br>3 | CMPL<br>CHA1<br>2 | CMPL<br>CHA11 | CMPL<br>CHA1<br>0 | CMPL<br>CHA9 | CMPL<br>CHA8 | CMPL<br>CHA7 | CMPL<br>CHA6 | CMPL<br>CHA5 | CMPL<br>CHA4 | CMPL<br>CHA3 | CMPL<br>CHA2 | CMPL<br>CHA1 | CMPL<br>CHA0 |  |
| alue after reset: | 0                 | 0                 | 0                 | 0                 | 0             | 0                 | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            |  |

| Bit  | Symbol                   | Function  | R/W |
|------|--------------------------|---|-----|
| 15:0 | CMPLCHA15 to<br>CMPLCHA0 | Compare Window A Comparison Condition Select These bits set comparison conditions for channels to which Window A comparison conditions are applied. Bit 15 (CMPLCHA15) is associated with AN015 and bit 0 (CMPLCHA0) is associated with AN000. Comparison conditions are shown in Figure 28.3.  | R/W |
|      |                          | 0: When window function is disabled (ADCMPCR.WCMPE = 0):     ADCMPDR0 value > A/D-converted value     When window function is enabled (ADCMPCR.WCMPE = 1):     A/D-converted value < ADCMPDR0 value,     or ADCMPDR1 value < A/D-converted value  1: When window function is disabled (ADCMPCR.WCMPE = 0):     ADCMPDR0 value < A/D-converted value  When window function is enabled (ADCMPCR.WCMPE = 1):     ADCMPDR0 value < A/D-converted value < ADCMPDR1 value |     |

Note: n = 05, 06, 09, 10

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.



#### **CMPLCHAn bits (Compare Window A Comparison Condition Select)**

The CMPLCHAn bits specify the comparison conditions for channels to which Window A comparison conditions are applied. These bits can be set for each analog input to be compared. When the comparison result of each analog input meets the set condition, the ADCMPSRO.CMPSTCHAn flag sets to 1 and a compare interrupt (ADC120\_CMPAI) is generated.




Figure 28.3 Explanation of comparison conditions for compare function Window A

# 28.2.27 ADCMPLR1 : A/D Compare Function Window A Comparison Condition Setting Register 1

| Base address:      | ADC120            | 20 = 0x4005_C000  |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |
|--------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| Offset address:    | 0x09A             |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |                   |
| Bit position:      | 15                | 14                | 13                | 12                | 11                | 10                | 9                 | 8                 | 7                 | 6                 | 5                 | 4                 | 3                 | 2                 | 1                 | 0                 |
| Bit field:         | CMPL<br>CHA3<br>1 | CMPL<br>CHA3<br>0 | CMPL<br>CHA2<br>9 | CMPL<br>CHA2<br>8 | CMPL<br>CHA2<br>7 | CMPL<br>CHA2<br>6 | CMPL<br>CHA2<br>5 | CMPL<br>CHA2<br>4 | CMPL<br>CHA2<br>3 | CMPL<br>CHA2<br>2 | CMPL<br>CHA2<br>1 | CMPL<br>CHA2<br>0 | CMPL<br>CHA1<br>9 | CMPL<br>CHA1<br>8 | CMPL<br>CHA1<br>7 | CMPL<br>CHA1<br>6 |
| Value after reset: | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 |

| Bit  | Symbol                    | Function   | R/W |
|------|---------------------------|--|-----|
| 15:0 | CMPLCHA31 to<br>CMPLCHA16 | Compare Window A Comparison Condition Select These bits set comparison conditions for channels to which Window A comparison conditions are applied.  | R/W |
|      |                           | Bit 15 (CMPLCHA31) is associated with AN031 and bit 0 (CMPLCHA16) is associated with AN016.  Comparison conditions are shown in Figure 28.3.   |     |
|      |                           | 0: When window function is disabled (ADCMPCR.WCMPE = 0):     ADCMPDR0 value > A/D-converted value     When window function is enabled (ADCMPCR.WCMPE = 1):     A/D-converted value < ADCMPDR0 value,     or ADCMPDR1 value < A/D-converted value |     |
|      |                           | 1: When window function is disabled (ADCMPCR.WCMPE = 0):     ADCMPDR0 value < A/D-converted value     When window function is enabled (ADCMPCR.WCMPE = 1):     ADCMPDR0 value < A/D-converted value < ADCMPDR1 value                             |     |

Note: n = 19 to 22

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.


### **CMPLCHAn bits (Compare Window A Comparison Condition Select)**

The CMPLCHAn bits specify the comparison conditions for analog channels to which window A comparison conditions are applied. These bits can be set for each analog input to be compared. When the comparison result of each analog input meets the set condition, the ADCMPSR1.CMPSTCHAn bit is set to 1 and a compare interrupt (ADC120 CMPAI) is generated.

# 28.2.28 ADCMPLER : A/D Compare Function Window A Extended Input Comparison Condition Setting Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x093



| Bit | Symbol  | Function  | R/W |
|-----|---------|---|-----|
| 0   | CMPLTSA | Compare Window A Temperature Sensor Output Comparison Condition Select Comparison conditions are shown in Figure 28.3.  | R/W |
|     |         | O: When window function is disabled (ADCMPCR.WCMPE = 0):     ADCMPDR0 value > A/D-converted valueCompare Window A Temperature Sensor Output Comparison Condition Select  When window function is enabled (ADCMPCR.WCMPE = 1):     Compare Window A Temperature Sensor Output Comparison ConditionA/D-converted value < ADCMPDR0 value,     or A/D-converted value > ADCMPDR1 value  1: When window function is disabled (ADCMPCR.WCMPE = 0):     ADCMPDR0 value < A/D-converted value  When window function is enabled (ADCMPCR.WCMPE = 1):     ADCMPDR0 value < A/D-converted value < ADCMPDR1 value |     |
| 1   | CMPLOCA | Compare Window A Internal Reference Voltage Comparison Condition Select Comparison conditions are shown in Figure 28.3.   | R/W |
|     |         | O: When window function is disabled (ADCMPCR.WCMPE = 0):     ADCMPDR0 value > A/D-converted value     When window function is enabled (ADCMPCR.WCMPE = 1):         A/D-converted value < ADCMPDR0 value,         or A/D-converted value > ADCMPDR1 value  1: When window function is disabled (ADCMPCR.WCMPE = 0):         ADCMPDR0 value < A/D-converted value  When window function is enabled (ADCMPCR.WCMPE = 1):         ADCMPDR0 value < A/D-converted value < ADCMPDR1 value   |     |
| 7:2 |         | These bits are read as 0. The write value should be 0.  | R/W |


#### CMPLTSA bit (Compare Window A Temperature Sensor Output Comparison Condition Select)

The CMPLTSA bit specifies comparison conditions when the temperature sensor output is the target for the Window A comparison condition. When the temperature sensor output comparison result meets the set condition, the ADCMPSER.CMPSTTSA flag sets to 1 and a compare interrupt (ADC120 CMPAI) is generated.

#### CMPLOCA bit (Compare Window A Internal Reference Voltage Comparison Condition Select)

The CMPLOCA bit specifies comparison conditions when the internal reference voltage is the target for the Window A comparison condition. When the internal reference voltage comparison result meets the set condition, the ADCMPSER.CMPSTOCA flag sets to 1 and a compare interrupt (ADC120 CMPAI) is generated.

# 28.2.29 ADCMPDRn : A/D Compare Function Window A Lower-Side/Upper-Side Level Setting Register (n = 0, 1)



The ADCMPDRy (y = 0, 1) register specifies the reference data when the compare window A function is used. ADCMPDR0 sets the lower reference for window A, and ADCMPDR1 sets the upper reference for window A.

ADCMPDRy are read/write registers.

ADCMPDRy are writable even during A/D conversion. The reference data can be dynamically changed by rewriting register values during A/D conversion\*1.

Set these registers so that the upper reference is not less than the lower reference (ADCMPDR1  $\geq$  ADCMPDR0). ADCMPDR1 are not used when the window function is disabled.

Note 1. The lower and the upper references are changed when each register is written. For example, when the upper reference value is changed and the lower reference value is being changed, the MCU compares the upper reference (after rewrite), and the lower reference (before rewrite) with the A/D conversion result. See Figure 28.4. If the comparison during the rewriting of these two references is erroneous, then rewrite these reference values when both ADCSR.ADST and the target Compare Window Operation Enable bit (ADCMPCR.CMPAE or ADCMPCR.CMPBE) are 0.




Figure 28.4 Comparison between upper and lower references before and after a rewrite


The ADCMPDRy registers use different formats depending on the following conditions:

- The value of A/D Data Register Format Select bit (flush-right or flush-left)
- The value of A/D-Converted Value Addition/Average Channel Select bits (A/D-converted value addition mode selected or not selected).

The data formats for each condition are shown as follows:

- 1. When A/D-converted value addition mode is not selected
  - Flush-right data with 12-bit accuracy Lower 12 bits ([11:0]) are valid
  - Flush-left data with 12-bit accuracy Upper 12 bits ([15:4]) are valid
- 2. When A/D-converted value addition mode is selected (other than 16-time conversion)
  - Flush-right data with 12-bit accuracy Lower 14 bits ([13:0]) are valid
  - Flush-left data with 12-bit accuracy Upper 14 bits ([15:2]) are valid
- 3. When A/D-converted value addition mode is selected (16-time conversion)
  - All bits ([15:0]) are valid

# 28.2.30 ADWINnLB : A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register (n = L, U)



The ADWINULB and ADWINLLB registers specify the reference data when the compare window B function is used. ADWINLLB sets the lower reference for window B, and ADWINULB sets the upper reference for window B.

ADWINnLB are read/write registers.

ADWINnLB are writable even during A/D conversion. The reference data can be dynamically changed by rewriting register values during A/D conversion\*1.

Set these registers so that the upper reference is not less than the lower reference (ADWINULB  $\geq$  ADWINULB). ADWINULB are not used when the window function is disabled.

Note 1. The lower and the upper references are changed when each register is written. For example, when the upper reference value is changed and the lower reference value is being changed, the MCU compares the upper reference (after rewrite), and the lower reference (before rewrite) with the A/D conversion result. See Figure 28.5. If the comparison during the rewriting of these two references is erroneous, then rewrite these reference values when both ADCSR.ADST and the target Compare Window Operation Enable bit (ADCMPCR.CMPAE or ADCMPCR.CMPBE) are 0.




Figure 28.5 Comparison between upper and lower references before and after a rewrite


The ADWINnLB registers use different formats depending on the following conditions:

- The value of A/D Data Register Format Select bit (flush-right or flush-left)
- The value of A/D-Converted Value Addition/Average Channel Select bits (A/D-converted value addition mode selected or not selected).

The data formats for each condition are shown as follows:

- 1. When A/D-converted value addition mode is not selected
  - Flush-right data with 12-bit accuracy Lower 12 bits ([11:0]) are valid
  - Flush-left data with 12-bit accuracy Upper 12 bits ([15:4]) are valid
- 2. When A/D-converted value addition mode is selected (other than 16-time conversion)
  - Flush-right data with 12-bit accuracy Lower 14 bits ([13:0]) are valid
  - Flush-left data with 12-bit accuracy Upper 14 bits ([15:2]) are valid
- 3. When A/D-converted value addition mode is selected (16-time conversion)
  - All bits ([15:0]) are valid

## 28.2.31 ADCMPSR0 : A/D Compare Function Window A Channel Status Register 0



| Bit  | Symbol                     | Function   | R/W |
|------|----------------------------|--|-----|
| 15:0 | CMPSTCHA15 to<br>CMPSTCHA0 | Compare Window A Flag When Window A operation is enabled (ADCMPCR.CMPAE = 1b), these bits indicate the comparison result of channels to which Window A comparison conditions are applied.  Bit 15 (CMPSTCHA15) is associated with AN015 and bit 0 (CMPSTCHA0) is associated with AN000.  0: Comparison conditions are not met. | R/W |
|      |                            | Comparison conditions are met.   |     |

Note: n = 05, 06, 09, 10

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

## CMPSTCHAn flags (Compare Window A Flag)

The CMPSTCHAn flags indicate the comparison results for channels to which Window A comparison conditions are applied. When a comparison condition set in ADCMPLR0.CMPLCHA is met at the end of A/D conversion, the associated CMPSTCHAn flag sets to 1. When the ADCMPCR.CMPAIE bit is 1, a compare interrupt request (ADC120\_CMPAI) is generated when this flag sets to 1.

Writing 1 to the CMPSTCHAn flags is invalid.

[Setting condition]

• The condition set in ADCMPLR0.CMPLCHA is met when ADCMPCR.CMPAE = 1.

[Clearing condition]

• Writing 0 after reading 1.

## 28.2.32 ADCMPSR1: A/D Compare Function Window A Channel Status Register1

Base address: ADC120 = 0x4005\_C000

Offset address: 0x0A2

| Bit position:      | 15                 | 14                 | 13                 | 12                 | 11                 | 10                 | 9                  | 8                  | 7                  | 6                  | 5                  | 4                  | 3                  | 2                  | 1                  | 0                  |  |
|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--|
| Bit field:         | CMPS<br>TCHA<br>31 | CMPS<br>TCHA<br>30 | CMPS<br>TCHA<br>29 | CMPS<br>TCHA<br>28 | CMPS<br>TCHA<br>27 | CMPS<br>TCHA<br>26 | CMPS<br>TCHA<br>25 | CMPS<br>TCHA<br>24 | CMPS<br>TCHA<br>23 | CMPS<br>TCHA<br>22 | CMPS<br>TCHA<br>21 | CMPS<br>TCHA<br>20 | CMPS<br>TCHA<br>19 | CMPS<br>TCHA<br>18 | CMPS<br>TCHA<br>17 | CMPS<br>TCHA<br>16 |  |
| Value after reset: | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  |  |

| Bit  | Symbol                      | Function   | R/W |
|------|-----------------------------|--|-----|
| 15:0 | CMPSTCHA31 to<br>CMPSTCHA16 | Compare Window A Flag When Window A operation is enabled (ADCMPCR.CMPAE = 1), these bits indicate the comparison result of channels to which Window A comparison conditions are applied. Bit 15 (CMPSTCHA31) is associated with AN031 and bit 0 (CMPSTCHA16) is associated with AN016. | R/W |
|      |                             | Comparison conditions are not met.     Comparison conditions are met.  |     |

Note: n = 19 to 22

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

#### **CMPSTCHAn flags (Compare Window A Flag)**

The CMPSTCHAn flags indicate the comparison results for channels to which Window A comparison conditions are applied. When the comparison condition set in ADCMPLR1.CMPLCHA is met at the end of A/D conversion, the associated CMPSTCHAn flag sets to 1. When the ADCMPCR.CMPAIE bit is 1, a compare interrupt request (ADC120\_CMPAI) is generated when this flag sets to 1.

Writing 1 to the CMPSTCHAn flags is invalid.

[Setting condition]

• The condition set in ADCMPLR1.CMPLCHA is met when ADCMPCR.CMPAE = 1.

[Clearing condition]

Writing 0 after reading 1.



Value after reset:

# 28.2.33 ADCMPSER : A/D Compare Function Window A Extended Input Channel Status Register

 Base address:
 ADC120 = 0x4005\_C000

 Offset address:
 0x0A4

 Bit position:
 7
 6
 5
 4
 3
 2
 1
 0

 Bit field:
 —
 —
 —
 —
 CMPS TTSA
 TTSA

0

0

| Bit | Symbol   | Function  | R/W |
|-----|----------|---|-----|
| 0   | CMPSTTSA | Compare Window A Temperature Sensor Output Compare Flag When Window A operation is enabled (ADCMPCR.CMPAE = 1), this bit indicates the temperature sensor output comparison result.         | R/W |
|     |          | <ul><li>0: Comparison conditions are not met.</li><li>1: Comparison conditions are met.</li></ul>   |     |
| 1   | CMPSTOCA | Compare Window A Internal Reference Voltage Compare Flag<br>When Window A operation is enabled (ADCMPCR.CMPAE = 1), this bit indicates the<br>internal reference voltage comparison result. | R/W |
|     |          | <ul><li>0: Comparison conditions are not met.</li><li>1: Comparison conditions are met.</li></ul>   |     |
| 7:2 | _        | These bits are read as 0. The write value should be 0.  | R/W |

0

The ADCMPSER register stores compare results of compare function window A.

#### CMPSTTSA flag (Compare Window A Temperature Sensor Output Compare Flag)

The CMPSTTSA flag indicates the temperature sensor output comparison result. When the comparison condition set in ADCMPLER.CMPLTSA is met at the end of A/D conversion, this flag sets to 1. When the ADCMPCR.CMPAIE bit is 1, a compare interrupt request (ADC120 CMPAI) is generated when this flag sets to 1.

Writing 1 to the CMPSTTSA flag is invalid.

[Setting condition]

• The condition set in ADCMPLER.CMPLTSA is met when ADCMPCR.CMPAE = 1.

[Clearing condition]

• Writing 0 after reading 1.

#### CMPSTOCA flag (Compare Window A Internal Reference Voltage Compare Flag)

The CMPSTOCA flag indicates the internal reference voltage comparison result. When the comparison condition set in ADCMPLER.CMPLOCA is met at the end of A/D conversion, this flag sets to 1. When the ADCMPCR.CMPAIE bit is 1, a compare interrupt request (ADC120 CMPAI) is generated when this flag sets to 1.

Writing 1 to the CMPSTOCA flag is invalid.

[Setting condition]

• The condition set in ADCMPLER.CMPLOCA is met when ADCMPCR.CMPAE = 1.

[Clearing condition]

• Writing 0 after reading 1.



## 28.2.34 ADCMPBNSR: A/D Compare Function Window B Channel Select Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x0A6



| Bit | Symbol      | Function   |   | R/W |  |  |  |
|-----|-------------|--|---|-----|--|--|--|
| 5:0 | CMPCHB[5:0] | Compare Window B Channel Select These bits select channels to be compared w  | vith the compare Window B conditions.                   | R/W |  |  |  |
|     |             | CMPCHB[5:0]  | Channel   |     |  |  |  |
|     |             | 0x05   | AN005   |     |  |  |  |
|     |             | 0x06   | AN006   |     |  |  |  |
|     |             | 0x09   | AN009   |     |  |  |  |
|     |             | 0x0A   | AN010   |     |  |  |  |
|     |             | 0x13   | AN019   |     |  |  |  |
|     |             | 0x14   | AN020   |     |  |  |  |
|     |             | 0x15   | AN021   |     |  |  |  |
|     |             | 0x16   | AN022   |     |  |  |  |
|     |             | 0x20   | Temparature sensor                                      |     |  |  |  |
|     |             | 0x21   | Internal reference voltage                              |     |  |  |  |
|     |             | 0x3F   | No selection  |     |  |  |  |
|     |             | Others   | Setting prohibited                                      |     |  |  |  |
| 6   |             | This bit is read as 0. The write value should be   | be 0.   | R/W |  |  |  |
| 7   | CMPLB       | Compare Window B Comparison Condition S<br>This bit sets comparison conditions for channare shown in Figure 28.6.  | Setting<br>nels for Window B. The comparison conditions | R/W |  |  |  |
|     |             | 0: When window function is disabled (ADCMPCR.WCMPE = 0): ADWINLLB value > A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): A/D-converted value < ADWINLLB value, or ADWINULB value < A/D-converted value  1: When window function is disabled (ADCMPCR.WCMPE = 0): ADWINLLB value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADWINLLB value < A/D-converted value < ADWINULB value |   |     |  |  |  |

## CMPCHB[5:0] bits (Compare Window B Channel Select)

The CMPCHB[5:0] bits specify the channels to be compared with the compare Window B conditions from AN005, AN006, AN009, AN010, AN019 to AN022, the temperature sensor, the internal reference voltage. The compare Window B function is enabled by specifying the hexadecimal number of the A/D conversion channel selected in the ADANSA0, ADANSA1, ADANSB0, ADANSB1 registers.

Set the CMPCHB[5:0] bits while the ADCSR.ADST bit is 0.

## **CMPLB bit (Compare Window B Comparison Condition Setting)**

The CMPLB bit specifies the comparison conditions for channels for Window B. When the comparison result of an analog input meets the set condition, the associated ADCMPBSR.CMPSTB flag sets to 1 and a compare interrupt request (ADC120\_CMPBI) is generated.






Figure 28.6 Explanation of compare conditions for compare function Window B

## 28.2.35 ADCMPBSR : A/D Compare Function Window B Status Register

Base address: ADC120 = 0x4005\_C000 Offset address: 0x0AC 0 Bit position: 7 3 CMPS Bit field: TB Value after reset: 0 0 0 0 0 0 0

| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | CMPSTB | Compare Window B Flag When Window B operation is enabled (ADCMPCR.CMPBE = 1), this bit indicates the comparison result of channels to which Window B comparison conditions are applied,temperature sensor output, internal reference voltage. | R/W |
|     |        | Comparison conditions are not met.     Comparison conditions are met.   |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0.  | R/W |

#### **CMPSTB flag (Compare Window B Flag)**

The CMPSTB flag indicates the comparison result of channels to which Window B comparison conditions are applied, the temperature sensor output, internal reference voltage. When the comparison condition set in ADCMPBNSR.CMPLB is

met at the end of A/D conversion, this flag sets to 1. When the ADCMPCR.CMPBIE bit is 1, a compare interrupt request (ADC120\_CMPBI) is generated when this flag sets to 1.

Writing 1 to the CMPSTB flag is invalid.

#### [Setting condition]

• The condition set in ADCMPBNSR.CMPLB is met when ADCMPCR.CMPBE = 1.


#### [Clearing condition]

• Writing 0 after reading 1.

## 28.2.36 ADWINMON: A/D Compare Function Window A/B Status Monitor Register

Base address: ADC120 = 0x4005\_C000

Offset address: 0x08C



| Bit | Symbol  | Function  | R/W |
|-----|---------|---|-----|
| 0   | MONCOMB | Combination Result Monitor This bit indicates the combination result. This bit is valid when both Window A and Window B operations are enabled. | R   |
|     |         | <ul><li>0: Window A/B composite conditions are not met.</li><li>1: Window A/B composite conditions are met.</li></ul>                           |     |
| 3:1 | _       | These bits are read as 0.   | R   |
| 4   | MONCMPA | Comparison Result Monitor A  0: Window A comparison conditions are not met.  1: Window A comparison conditions are met.                         | R   |
| 5   | MONCMPB | Comparison Result Monitor B  0: Window B comparison conditions are not met.  1: Window B comparison conditions are met.                         | R   |
| 7:6 |         | These bits are read as 0.   | R   |

#### **MONCOMB** bit (Combination Result Monitor)

The read-only MONCOMB bit indicates the combined result of comparison condition results A and B based on the combination condition set in the ADCMPCR.CMPAB[1:0] bits.

## [Setting condition]

• The combined result meets the combination condition set in the ADCMPCR.CMPAB[1:0] bits when ADCMPCR.CMPAE = 1 and ADCMPCR.CMPBE = 1.

#### [Clearing conditions]

- The combined result does not meet the combination condition set in the ADCMPCR.CMPAB[1:0] bits.
- ADCMPCR.CMPAE = 0 or ADCMPCR.CMPBE = 0.

## **MONCMPA** bit (Comparison Result Monitor A)

The read-only MONCMPA bit is read as 1 when the A/D-converted value of the Window A target channel meets the condition set in ADCMPLR0/ADCMPLR1 and ADCMPLER. Otherwise, it is read as 0.

#### [Setting condition]

• The A/D-converted value meets the condition set in the ADCMPLR0/ADCMPLR1 and ADCMPLER registers when ADCMPCR.CMPAE = 1.

[Clearing conditions]



- The A/D-converted value does not meet the condition set in the ADCMPLR0/ADCMPLR1 and ADCMPLER registers when ADCMPCR.CMPAE = 1.
- ADCMPCR.CMPAE = 0 (automatically cleared when the ADCMPCR.CMPAE value changes from 1 to 0).

## **MONCMPB** bit (Comparison Result Monitor B)

The read-only MONCMPB bit is read as 1 when the A/D-converted value of the Window B target channel meets the condition set in the ADCMPBNSR.CMPLB bit. Otherwise, it is read as 0.

#### [Setting condition]

• The A/D-converted value meets the condition set in ADCMPBNSR.CMPLB when ADCMPCR.CMPBE = 1.

#### [Clearing conditions]

- The A/D-converted value does not meet the condition set in ADCMPBNSR,CMPLB when ADCMPCR,CMPBE = 1.
- ADCMPCR.CMPBE = 0 (automatically cleared when the ADCMPCR.CMPBE value changes from 1 to 0).

# 28.2.37 ADHVREFCNT : A/D High-Potential/Low-Potential Reference Voltage Control Register

Base address: ADC120 = 0x4005\_C000 Offset address: 0x08A Bit position: 7 0 **ADSL** LVSEL Bit field: HVSEL[1:0] Value after reset: 0 0 0 0 0 0

| Bit | Symbol     | Function   | R/W |
|-----|------------|--|-----|
| 1:0 | HVSEL[1:0] | High-Potential Reference Voltage Select  | R/W |
|     |            | <ul> <li>0 0: VCC0 is selected as the high-potential reference voltage</li> <li>0 1: VREFH0 is selected as the high-potential reference voltage</li> <li>1 0: Internal reference voltage is selected as the high-potential reference voltage</li> <li>1 1: No reference voltage pin is selected (internal node discharge)</li> </ul> |     |
| 3:2 | _          | These bits are read as 0. The write value should be 0.   | R/W |
| 4   | LVSEL      | Low-Potential Reference Voltage Select   | R/W |
|     |            | <ul><li>0: VSS0 is selected as the low-potential reference voltage.</li><li>1: VREFL0 is selected as the low-potential reference voltage.</li></ul>  |     |
| 6:5 | _          | These bits are read as 0. The write value should be 0.   | R/W |
| 7   | ADSLP      | Sleep  | R/W |
|     |            | Normal operation     Standby state   |     |

#### **HVSEL[1:0]** bits (High-Potential Reference Voltage Select)

The HVSEL[1:0] bits specify the high-potential reference voltage as VREFH0, VCC, or internal reference voltage (BGR).

When setting the register, make sure that HVSEL[1:0] = 11b is set.

Before selecting the internal reference voltage (HVSEL[1:0] = 10b), set HVSEL[1:0] = 11b to discharge the path of the high-potential reference voltage. After the discharge completes, set HVSEL[1:0] = 10b and start the A/D conversion.

When the internal reference voltage is selected as the high-potential reference voltage (HVSEL[1:0] = 10b), A/D conversion is possible for analog channels, but A/D conversion of the internal reference voltage and the temperature sensor output is prohibited. When the internal reference voltage is selected as the high-potential reference voltage (HVSEL[1:0] = 10b), can only work in low-current mode (ADCSR.ADHSC = 1).

#### LVSEL bit (Low-Potential Reference Voltage Select)

The LVSEL bit specifies the low-potential reference voltage as VSS0 or VREFL0.



#### ADSLP bit (Sleep)

The ADSLP bit transitions the A/D converter to the standby state. Set the ADSLP bit to 1 only when modifying the ADCSR.ADHSC bit. In other cases, setting the ADSLP bit to 1 is prohibited.

After the ADSLP bit is set to 1, wait at least 5 µs before setting this bit to 0. Additionally, after the ADSLP bit is set to 0, wait at least 1 µs, then start the A/D conversion.

For the ADHSC bit rewriting procedure, see section 28.8.9. ADHSC Bit Rewriting Procedure.

## 28.3 Operation

## 28.3.1 Scanning Operation

In scanning, A/D conversion is performed sequentially on the analog inputs of the specified channels.

Scan conversion is performed in any of the three operating modes and two conversion modes:

- Single scan mode
- Continuous scan mode
- Group scan mode
- High-speed A/D conversion mode (include fast/normal conversion mode selected by ADACSR.ADSAC)
- Low-power A/D conversion mode (include fast/normal conversion mode selected by ADACSR.ADSAC)

In single scan mode, one or more specified channels are scanned once. In continuous scan mode, one or more specified channels are scanned repeatedly until software sets the ADCSR.ADST bit to 0. In group scan mode, the selected channels in group A, B are scanned once after scan starts in response to the respective synchronous trigger.

In single scan mode and continuous scan mode, A/D conversion is performed for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n. In group scan mode, A/D conversion is performed for the ANn channels in group A selected in the ADANSA0 and ADANSA1 registers, and for the ANn channels in group B selected in the ADANSB0 and ADANSB1 registers, starting from the channel with the smallest number n.

When self-diagnosis is selected, it is executed once at the beginning of each scan and one of the three reference voltages is converted.

It is prohibited to simultaneously select both temperature sensor output and internal reference voltage. If the internal reference voltage is selected as the reference voltage on the high potential side, A/D conversion of the temperature sensor or the internal reference voltage is also prohibited. When temperature sensor output or internal reference voltage is selected for A/D conversion, single scan mode should be used.

Double trigger mode can be used with single scan mode or group scan mode. With double trigger mode enabled (ADCSR.DBLE = 1), A/D conversion data of a channel selected in the ADCSR.DBLANS[4:0] bits is duplicated only if the conversion is started by the synchronous trigger (ELC) selected in the ADSTRGR.TRSA[5:0] bits. In group scan mode, only group A can use double trigger mode.

In the extended operation of double trigger mode, the A/D conversion operation is generated from the synchronous trigger combination selected in the ADSTRGR.TRSA[5:0] bits. In addition to normal double trigger mode operation, A/D conversion data with odd number trigger (ELC\_AD00) is stored in A/D Data Duplexing Register A (ADDBLDRA), and A/D conversion data with even number trigger (ELC\_AD01) is stored in A/D Data Duplexing Register B (ADDBLDRB). In the extended operation of double trigger mode, when one of the trigger combinations occurs at the same time, the data duplexing register settings for the specified triggers do not work, and A/D conversion data is stored in A/D Data Duplexing Register B (ADDBLDRB).

The ADC12 ignores a synchronous trigger that occurs during the A/D conversion started by another synchronous trigger.

## 28.3.2 Single Scan Mode

## 28.3.2.1 Basic Operation

In basic operation of single scan mode, A/D conversion is performed once on the analog input of the specified channels as follows:



- 1. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by a software trigger, a synchronous trigger input (ELC), or an asynchronous trigger input, A/D conversion is performed for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
- 2. Each time A/D conversion of a single channel is completed, the A/D conversion result is stored in the associated A/D data register (ADDRy).
- 3. When A/D conversion of all the selected channels is completed, an ADC120 ADI interrupt request is generated.
- 4. The ADST bit remains 1 (A/D conversion start) during A/D conversion and is automatically set to 0 when A/D conversion of all the selected channels is completed. The ADC12 then enters a wait state.




Figure 28.7 Example basic operation in single scan mode when the analog inputs (channel x to z) are selected

#### 28.3.2.2 Channel Selection and Self-Diagnosis

When channels and self-diagnosis are selected, A/D conversion is first performed for the reference voltage ( $\times 0$ ,  $\times 1/2$ , or  $\times 1$ ), then A/D conversion is performed once on the analog input of the selected channels as follows:

- 1. A/D conversion for self-diagnosis is first started when the ADCSR.ADST bit is set to 1 (A/D conversion start) by a software trigger input, a synchronous trigger input (ELC), or an asynchronous trigger input.
- 2. When A/D conversion for self-diagnosis is completed, the A/D conversion result is stored in the A/D Self-Diagnosis Data Register (ADRD). A/D conversion is then performed for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
- 3. Each time A/D conversion of a single channel is completed, the A/D conversion result is stored in the associated A/D data register (ADDRy).
- 4. When A/D conversion of all the selected channels is completed, an ADC120 ADI interrupt request is generated.
- 5. The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion and is automatically set to 0 when A/D conversion of all the selected channels is completed. The ADC12 then enters a wait state.




Figure 28.8 Example basic operation in single scan mode when the analog inputs (channel x and y) are selected with self- diagnosis

#### 28.3.2.3 A/D Conversion of Temperature Sensor Output or Internal Reference Voltage

A/D conversion is performed on the temperature sensor output or the internal reference voltage in single scan mode as described in this section.

When selecting A/D conversion of the temperature sensor output or the internal reference voltage, deselect all analog input channels by setting the ADANSA0 and ADANSA1 registers to all 0's and the ADCSR.DBLE bit to 0.

When selecting A/D conversion of temperature sensor output, set the internal reference voltage A/D conversion select bit (ADEXICR.OCSA) to 0 (deselected). When selecting A/D conversion of internal reference voltage, set the temperature sensor output A/D conversion select bit (ADEXICR.TSSA) to 0 (deselected).

- 1. Set the sampling time to 5 μs or longer. Take note of the sampling state register settings (ADSSTRT/ADSSTRO) and ADCLK frequency.
- 2. After switching to A/D conversion of internal reference voltage or temperature sensor output, set the ADST bit to 1 to start conversion.
- 3. On completion of A/D conversion, the result is stored in the Temperature Sensor Data Register (ADTSDR) or A/D Internal Reference Voltage Data Register (ADOCDR), and an ADC120 ADI interrupt request is generated.
- 4. The ADST bit remains 1 during A/D conversion and is automatically set to 0 on completion of A/D conversion. The ADC12 then enters a wait state.




Figure 28.9 Example basic operation in single scan mode when temperature sensor output or internal reference voltage is selected

### 28.3.2.4 A/D Conversion in Double-Trigger Mode

When double trigger mode is selected in single scan mode, two rounds of single scan operation started by a synchronous trigger (ELC) are performed in sequence.

Deselect self-diagnosis and set the temperature sensor output A/D conversion select bit (ADEXICR.TSSA) and the internal reference voltage A/D conversion select bit (ADEXICR.OCSA) to 0.

Duplication of A/D conversion data is enabled by setting the channel numbers to be duplicated in the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1. When the ADCSR.DBLE bit is set to 1, channel selection using the ADANSA0 and ADANSA1 registers is invalid.

In double trigger mode, select a synchronous trigger (ELC) with the ADSTRGR.TRSA[5:0] bits. Additionally, set the ADCSR.EXTRG bit to 0 and the ADCSR.TRGE bit to 1. Do not use a software trigger.

- 1. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by a synchronous trigger input (ELC), A/D conversion starts on the single channel selected in the ADCSR.DBLANS[4:0] bits.
- 2. Each time A/D conversion of a single channel is completed, the A/D conversion result is stored in the associated A/D Data Register y (ADDRy).
- 3. The ADCSR.ADST bit is automatically set to 0 and the ADC12 enters a wait state. An ADC120\_ADI interrupt request is not generated .
- 4. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by the second trigger input, A/D conversion starts on the single channel selected in the ADCSR.DBLANS[4:0] bits.
- 5. When A/D conversion is completed, the result is stored in the A/D Data Duplexing Register (ADDBLDR), which is exclusively used in double-trigger mode.
- 6. An ADC120\_ADI interrupt request is generated.
- 7. The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion and is automatically set to 0 when A/D conversion is completed. Then the ADC12 enters a wait state.




Figure 28.10 Example operation in single scan mode when double-trigger mode is selected and the analog input (channel x) is duplicated

#### 28.3.2.5 Extended Operations When Double-Trigger Mode Is Selected

When double trigger mode is selected in single scan mode, and a synchronous trigger (ELC\_AD00/ELC\_AD01) is selected as the trigger for the start of A/D conversion, two rounds of single scan operation are performed.

Deselect self-diagnosis and set the temperature sensor output A/D conversion select bit (ADEXICR.TSSA), and the internal reference voltage A/D conversion select bit (ADEXICR.OCSA) to 0.

Duplication of A/D conversion data is enabled by setting the channel number to be duplicated to the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1. When the ADCSR.DBLE bit is set to 1, channel selection using the ADANSA0 and ADANSA1 registers is invalid.

In extended double trigger mode, select a synchronous trigger combination ELC\_AD00/ELC\_AD01 by setting the ADSTRGR.TRSA[5:0] bits to 0x0B, set the ADCSR.EXTRG bit to 0, and set the ADCSR.TRGE bit to 1. Do not use a software trigger.

- 1. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by a synchronous trigger input (ELC\_AD00/ELC\_AD01), A/D conversion starts on the single channel selected in the ADCSR.DBLANS[4:0] bits.
- 2. When A/D conversion completes, the A/D conversion result is stored in the associated A/D Data Register (ADDRy) and in A/D Data Duplexing Register A (ADDBLDRA) or A/D Data Duplexing Register B (ADDBLDRB) when the ELC\_ADi0 or ELC\_ADi1 trigger is input respectively (i = 0).
- 3. The ADCSR.ADST bit is automatically set to 0 and the ADC12 enters a wait state. An ADC120\_ADI interrupt request is not generated.
- 4. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by the second trigger (ELC\_AD00/ELC\_AD01), A/D conversion starts on the single channel selected in the ADCSR.DBLANS[4:0] bits.
- 5. When A/D conversion completes, the A/D conversion result is stored in the A/D Data Duplexing Register (ADDBLDR) and in A/D Data Duplexing Register A (ADDBLDRA) or A/D Data Duplexing Register B (ADDBLDRB) when the ELC ADi0 or ELC ADi1 trigger is input respectively (i = 0).
- 6. An ADC120 ADI interrupt request is generated.
- 7. The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion and is automatically set to 0 when A/D conversion completes. The ADC12 then enters a wait state.




Figure 28.11 Example extended operation in double trigger mode with duplication selected for the analog input (channel x) and ELC AD00/ELC AD01

# 28.3.3 Continuous Scan Mode

#### 28.3.3.1 Basic Operation

In continuous scan mode, A/D conversion is performed repeatedly on the analog input of the specified channels. In this mode, deselect the temperature sensor output A/D conversion and the internal reference voltage A/D conversion by setting the ADEXICR.TSSA and ADEXICR.OCSA bits to 0.

- 1. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by a software trigger, a synchronous trigger input (ELC), or an asynchronous trigger input, A/D conversion is performed for ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
- 2. Each time A/D conversion of a single channel is completed, the A/D conversion result is stored in the associated A/D Data Register (ADDRy).
- 3. When A/D conversion of all the selected channels is completed, an ADC120\_ADI interrupt request is generated. The ADC12 sequentially starts A/D conversion for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
- 4. The ADCSR.ADST bit is not automatically cleared, and steps 2. and 3. are repeated as long as ADCSR.ADST remains 1 (A/D conversion start). When the ADCSR.ADST bit is set to 0 (A/D conversion stop), A/D conversion stops and the ADC12 enters a wait state.
- 5. When the ADCSR.ADST bit is later set to 1 (A/D conversion start), A/D conversion starts again for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.




Figure 28.12 Example basic operation in continuous scan mode when the analog inputs (channel x to z) are selected

#### 28.3.3.2 Channel Selection and Self-Diagnosis

When channels and self-diagnosis are selected at the same time, A/D conversion is first performed for the reference voltage ( $\times$ 0,  $\times$ 1/2, or  $\times$ 1) supplied to the ADC12, and A/D conversion is performed on the analog input of the selected channels. This sequence is repeated as described in the section that follows.

In continuous scan mode, deselect the temperature sensor output A/D conversion and the internal reference voltage A/D conversion by setting the ADEXICR.TSSA and ADEXICR.OCSA bits to 0.

- 1. A/D conversion for self-diagnosis is first started when the ADCSR.ADST bit is set to 1 (A/D conversion start) by a software trigger input, a synchronous trigger input (ELC), or an asynchronous trigger input.
- 2. When A/D conversion for self-diagnosis is completed, the A/D conversion result is stored in the A/D Self-Diagnosis Data Register (ADRD). A/D conversion is then performed for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
- 3. Each time A/D conversion of a single channel is completed, the A/D conversion result is stored in the corresponding A/D Data Register (ADDRy).
- 4. When A/D conversion of all the selected channels is completed, an ADC120\_ADI interrupt request is generated. At the same time, the ADC12 starts A/D conversion for self-diagnosis and then on the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
- 5. The ADCSR.ADST bit is not automatically cleared, and steps 2. to 4. are repeated as long as the ADCSR.ADST bit remains 1. When the ADST bit is set to 0 (A/D conversion stop), A/D conversion stops and the ADC12 enters a wait state.
- 6. When the ADST bit is later set to 1 (A/D conversion start), the A/D conversion for self-diagnosis is started again.




Figure 28.13 Example basic operation in continuous scan mode when the analog inputs (channel x and y) are selected with self-diagnosis

## 28.3.4 Group Scan Mode

#### 28.3.4.1 Basic Operation

In group scan mode, A/D conversion is performed once on the analog input of all the specified channels in group A and B after scanning is started by a synchronous trigger (ELC). The scan operation of each group is similar to the scan operation in single scan mode.

The synchronous triggers can be selected in the ADSTRGR.TRSA[5:0] bits for group A and in the ADSTRGR.TRSB[5:0] bits for group B. Use different triggers for group A and B to prevent simultaneous A/D conversion of the two groups. Do not use a software trigger.

The group A channels to be A/D-converted are selected using the ADANSA0 and ADANSA1 registers. The group B channels to be A/D-converted are selected using the ADANSB0 and ADANSB1 registers. Group A and B cannot use the same channels.

In group scan mode, deselect the temperature sensor output A/D conversion and the internal reference voltage A/D conversion by setting the ADEXICR.TSSA and (ADEXICR.OCSA) bits to 0. When self-diagnosis is selected in group scan mode, self-diagnosis is separately executed for Group A and B.

The following sequence describes operation in group scan mode using a synchronous trigger from the ELC. In this example, the ELC\_AD00 trigger from the ELC is used to start conversion of group A and the ELC\_AD01 trigger from the ELC is used to start conversion of group B. In addition, ELC\_AD00 and ELC\_AD01 are selected for the GPT event in the associated ELC.ELSRn registers.

- 1. Scanning of group A is started by ELC AD00.
- 2. When group A scanning completes, an ADC120 ADI interrupt is generated (no register setting).
- 3. Scanning of group B is started by ELC AD01.
- 4. When group B scanning completes, an ADC120\_GBADI interrupt is generated if the ADCSR.GBADIE bit is 1 (ADC120\_GBADI interrupt when scanning completion is enabled).




Figure 28.14 Example basic operation in group scan mode when synchronous triggers from the ELC are used

# 28.3.4.2 A/D Conversion in Double-Trigger Mode

When double trigger mode is selected in group scan mode, two rounds of single scan operation started by a synchronous trigger (ELC) are performed as a sequence for group A. For group B, single scan operation started by a synchronous trigger (ELC) is performed once.

In group scan mode, the synchronous trigger can be selected in the ADSTRGR.TRSA[5:0] bits for group A and in the ADSTRGR.TRSB[5:0] bits for group B. Use different triggers for groupA, B to prevent simultaneous A/D conversion of the two groups. Do not use a software trigger or an asynchronous trigger.

When an ELC\_AD00/ELC\_AD01 is selected as group A synchronous triggers by setting the ADSTRGR.TRSA[5:0] bits to 0x0B, operation proceeds in extended double trigger mode.

The group A channel to be A/D-converted is selected using the DBLANS[4:0] bits in the ADCSR register, while the group B channels to be A/D-converted are selected using the ADANSB0 and ADANSB1 registers. Group A, B cannot use the same channels.

In group scan mode, deselect the temperature sensor output A/D conversion and the internal reference voltage A/D conversion by setting the ADEXICR.TSSA and ADEXICR.OCSA bits to 0.

Self-diagnosis cannot be selected when double trigger mode is selected in group scan mode.

Duplication of A/D conversion data is enabled by setting the channel numbers to be duplicated in the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1.

The following sequence describes operation in group scan mode with double trigger mode selected and using a synchronous trigger from the ELC. In this example, the ELC\_AD00 trigger is used to start conversion of group A and the ELC\_AD01 trigger is used to start conversion of group B. In addition, ELC\_AD00 and ELC\_AD01 are selected for the GPT event in the associated ELC.ELSRn registers.

- 1. Scanning of group B is started by the ELC AD00 trigger from the ELC.
- 2. When group B scanning completes, an ADC120\_GBADI interrupt is generated if the GBADIE bit in ADCSR is 1 (ADC120\_GBADI interrupt when scanning completion is enabled).
- 3. The first scan of group A is started by the first ELC\_AD01 trigger.



- 4. When the first scan of group A completes, the conversion result is stored in the associated A/D Data Register y (ADDRy); an ADC120 ADI interrupt request is not generated.
- 5. The second scan of group A is started by the second ELC AD01 trigger.
- 6. When the second scan of group A completes, the conversion result is stored in ADDBLDR. An ADC120\_ADI interrupt is generated.




Figure 28.15 Example basic operation in group scan mode with double-trigger mode when synchronous triggers from the ELC are used

# 28.3.4.3 Group Priority Operation

Group priority operation is performed by setting the ADGSPCR.PGS bit to 1 in group-scan mode. The priority of groups is group A > group B.

When setting the PGS bit in the ADGSPCR register to 1, follow the procedure described in Figure 28.16. If the procedure is not followed, A/D conversion operation and stored data are not guaranteed.

As the basic operation in group-scan mode, a trigger input generated during A/D conversion of group A, B is ignored, and the A/D conversion operation of each group is similar to the operation in single-scan mode.

In group priority operation, if a trigger for a priority group is input during scanning of a lower-priority group, A/D conversion for the lower-priority group is stopped and A/D conversion for the priority group is performed.

If the setting of the ADGSPCR.GBRSCN bit is 0, the lower-priority group enters a wait state when A/D conversion for the priority group completes. A trigger input of the lower-priority group generated during A/D conversion is ignored.

If the setting of the ADGSPCR.GBRSCN bit is 1, A/D conversion for the lower-priority group automatically restarts upon completion of A/D conversion for the priority group. A trigger input of the lower-priority group generated during A/D conversion on the priority group takes effect, and A/D conversion for the lower-priority group is automatically performed upon completion of A/D conversion on the priority group.

Table 28.22 summarizes operations in response to the input of a trigger during A/D conversion with the settings of the ADGSPCR.GBRSCN bit.

If the setting of the ADGSPCR.GBRP bit is 1, A/D conversion operation for the lowest-priority group is to continuously perform single scans.

For the trigger settings in group-scan mode, select a synchronous trigger for group A by using the ADSTRGR.TRSA[5:0] bits, a synchronous trigger for group B by using the ADSTRGR.TRSB[5:0] bits. Each trigger must be different from each other. Set the ADSTRGR.TRSB[5:0] bits to 0x3F when setting the ADGSPCR.GBRP bit to 1.

The channels to be scanned must be selected in the registers shown in section 28.3.4. Group Scan Mode.




Figure 28.16 Flowchart for ADGSPCR.PGS bit setting

Table 28.22 Control of A/D conversion operations according to ADGSPCR.GBRSCN bit setting (1 of 2)

| A/D conversion operation | Trigger input                | ADGSPCR.GBRSCN = 0            | ADGSPCR.GBRSCN = 1  |
|--------------------------|------------------------------|-------------------------------|---|
| When A/D conversion for  | Input of trigger for group A | Trigger input is ineffective. | Trigger input is ineffective.   |
| group A is in progress   | Input of trigger for group B | Trigger input is ineffective. | A/D conversion for group B is performed after A/D conversion for group A completes. |

Table 28.22 Control of A/D conversion operations according to ADGSPCR.GBRSCN bit setting (2 of 2)

| A/D conversion operation                       | Trigger input                | ADGSPCR.GBRSCN = 0  | ADGSPCR.GBRSCN = 1   |
|--|------------------------------|---|--|
| When A/D conversion for group B is in progress | Input of trigger for group A | A/D conversion for group B is discontinued and A/D conversion for group A starts. | <ul> <li>A/D conversion for group         B is discontinued and A/D         conversion for group A starts.</li> <li>A/D conversion for group B         starts after A/D conversion for         group A completes.</li> </ul> |
|  | Input of trigger for group B | Trigger input is ineffective.   | Trigger input is ineffective.  |

(1) Group priority operation for two groups (when ADGSPCR.PGS = 1)

Operation examples 1-1 to 1-3 show group priority operations in group-scan mode (when ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0).

#### Operation example 1-1: "Group A trigger input during group B scan" when rescanning is enabled

- 1. When input of a trigger for group B sets the ADCSR.ADST bit to 1 (starting A/D conversion), A/D conversion for the analog input channels selected in the ADANSB0 and ADANSB1 registers starts according to the conversion order from the channel with the smallest number n.
- 2. On completion of A/D conversion for each channel in group B, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 3. When a trigger for group A is input during A/D conversion for group B, A/D conversion for group B stops while the ADCSR.ADST bit remains 1. Then A/D conversion for the group A analog input channels selected in the ADANSA0 and ADANSA1 registers starts according to the conversion order from the channel with the smallest number n. If A/D conversion stops before it is completed, the conversion result is not stored in the A/D Data Register y (ADDRy).
- 4. On completion of A/D conversion on the channels, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 5. An ADC120\_ADI interrupt request is generated.
- 6. If the setting of the ADGSPCR.GBRSCN bit is 1 (enabling rescanning of the group that was stopped in group priority operation), A/D conversion for the group B analog input channels selected in the ADANSB0 and ADANSB1 registers restarts according to the conversion order from the channel with the smallest number n while the ADCSR.ADST remains 1.
- 7. On completion of A/D conversion on the channels, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 8. If the setting of the ADCSR.GBADIE bit is 1 (enabling interrupt generation on completion of group B scan), a group B scan end interrupt request is generated.
- 9. When A/D conversion for all the channels completes, the ADCSR.ADST bit is automatically cleared and the A/D converter enters a wait state.




Figure 28.17 Example of group priority operation 1-1: Group A trigger input during group B scanning when rescanning is enabled (when ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0)

# Operation example 1-2: "Group A trigger input during rescanning of group B" when rescanning is enabled

Figure 28.18 shows the operation when a group A trigger is input during rescanning operation for group B.

Even during rescanning operation, when a trigger for group A is input, A/D conversion on group B stops and A/D conversion for group A starts. A/D conversion for group B starts after A/D conversion for group A completes.

Operations for setting the ADCSR.ADST bit, storing the A/D conversion result in the corresponding A/D Data Register y (ADDRy), and generating interrupt requests are the same as those in operation example 1-1.




Figure 28.18 Example of group priority operation 1-2: Group A trigger input during rescanning of group B when rescanning is enabled (when ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0)

#### Operation example 1-3: "Group B trigger input during group A scan" when rescanning is enabled

The following describes the operation when the setting of the ADGSPCR.GBRSCN bit is 1 (enabling rescanning of the group that was stopped in group priority operation) and a trigger for group B is input during scanning operation for group A.

If the setting of the ADGSPCR.GBRSCN bit is 0, any trigger for group B that is input during scanning operation for group A is invalid.

- 1. When input of a trigger for group A sets the ADCSR.ADST bit to 1 (starting A/D conversion), A/D conversion for the group A analog input channels selected in the ADANSA0 and ADANSA1 registers starts according to the conversion order from the channel with the smallest number n.
- 2. When a trigger for group B is input during A/D conversion for group A, group B is ready for A/D conversion.
- 3. On completion of A/D conversion for each channel in group A, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 4. An ADC120\_ADI interrupt request is generated.
- 5. When A/D conversion for group A completes, while the ADCSR.ADST bit remains 1, A/D conversion for the group B analog input channels selected in the ADANSB0 and ADANSB1 registers starts according to the conversion order from the channel with the smallest number n.
  - (As with the case of operation example 1-1, if a trigger for group A is input during A/D conversion for group B, A/D conversion for group A starts. Then A/D conversion for group B starts upon completion of A/D conversion for group A.)
- 6. On completion of A/D conversion of a single channel, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 7. Upon completion of A/D conversion for group B, a group B scan end interrupt request is generated if the setting of the ADCSR.GBADIE bit is 1 (enabling interrupt generation on completion of group B scan).
- 8. When A/D conversion for all the channels completes, the ADCSR.ADST bit is automatically cleared and the A/D converter enters a wait state.




Figure 28.19 Example of group priority operation 1-3: Group B trigger input during group A scan when rescanning is enabled (when ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0)

Operation example 1-4 shows the group priority operation in group-scan mode (when ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0).

#### Operation example 1-4: "Group A trigger input during group B scan" when rescanning is disabled

- 1. When input of a trigger for group B sets the ADCSR.ADST bit to 1 (starting A/D conversion), A/D conversion for the analog input channels selected in the ADANSB0 and ADANSB1 registers starts according to the conversion order from the channel with the smallest number n.
- 2. On completion of A/D conversion for each channel in group B, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 3. When a trigger for group A is input during A/D conversion for group B, A/D conversion for group B stops while the ADCSR.ADST bit remains 1, and then A/D conversion for the group A analog input channels selected in the ADANSA0 and ADANSA1 registers starts according to the conversion order from the channel with the smallest number n. If A/D conversion stops before it is completed, the conversion result is not stored in the A/D Data Register y (ADDRy).
- 4. On completion of A/D conversion of a single channel, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 5. On completion of A/D conversion for group A, an ADC120 ADI interrupt request is generated.
- 6. When A/D conversion for group A completes, the ADCSR.ADST bit is automatically cleared and the A/D converter enters a wait state. A/D conversion for group B is not performed until a trigger for group B is input the next time.




Figure 28.20 Group priority operation example 1-4: "Group A trigger is input during group B scan" when rescanning is disabled (when ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0)

Operation example 1-5 shows the group priority operation in group-scan mode (when ADGSPCR.GBRP = 1).

#### Operation example 1-5: Continuously activating single-scan operation for group B

- 1. When ADGSPCR.GBRP = 1 is set, the ADCSR.ADST bit is set to 1 (starting A/D conversion) and A/D conversion for the analog input channels selected in the ADANSB0 and ADANSB1 registers starts according to the conversion order from the channel with the smallest number n.
- 2. On completion of A/D conversion for each channel in group B, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 3. When a trigger for group A is input during A/D conversion for group B, A/D conversion for group B stops while the ADCSR.ADST bit remains 1, and then A/D conversion for group A analog input channels selected in the ADANSA0 and ADANSA1 registers starts according to the conversion order from the channel with the smallest number n. If A/D conversion stops before it is completed, the conversion result is not stored in the A/D Data Register y (ADDRy).
- 4. On completion of A/D conversion of a single channel, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 5. On completion of A/D conversion for group A, an ADC120\_ADI interrupt request is generated.
- 6. If ADGSPCR.GBRP = 1 is set (performing single scan continuously), A/D conversion for the group B analog input channels selected in the ADANSB0 and ADANSB1 registers restarts according to the conversion order from the channel with the smallest number n while the ADCSR.ADST remains 1 (starting A/D conversion).
- 7. On completion of A/D conversion of a single channel, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 8. If the setting of the ADCSR.GBADIE bit is 1 (enabling interrupt generation on completion of group B scan), a group B scan end interrupt request is generated.

9. If ADGSPCR.GBRP = 1 is set (performing single scan continuously), A/D conversion for the group B analog input channels selected in the ADANSB0 and ADANSB1 registers restarts according to the conversion order from the channel with the smallest number n while the ADCSR.ADST remains 1 (starting A/D conversion).

Steps 6 to 9 are repeated as long as the ADGSPCR.GBRP bit remains 1. Do not clear the ADCSR.ADST bit as long as the ADGSPCR.GBRP bit is 1. To forcibly stop A/D conversion while ADGSPCR.GBRP = 1, follow the procedure shown in Figure 28.32.




Figure 28.21 Group priority operation example 1-5: Continuously activating single scan for group B (when ADGSPCR.GBRP = 1)

Note: To continuously activate single-scan operation for group B, disable group B trigger input.

#### 28.3.5 Compare Function for Windows A and B

# 28.3.5.1 Compare Function Windows A and B

The compare function compares a reference value with the A/D conversion result. The reference value can be set for Window A and Window B independently. When the compare function is in use, the self-diagnosis function and double trigger mode cannot be used. The main differences between Window A and Window B are their different interrupt output signals and the constraint on Window B of only one selectable channel.

This section provides an example operation that combines continuous scan mode and the compare function.

- 1. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, a synchronous trigger (ELC) or an asynchronous trigger, A/D conversion starts of the selected channel. Both temperature sensor and internal reference voltage are not selectable at the same time. Additionally, when the internal reference voltage is selected as the high-potential reference voltage, A/D conversion of the temperature sensor or internal reference voltage is prohibited.
- 2. On completion of A/D conversion, the A/D conversion result is stored in the associated A/D Data Register y (ADDRy, ADTSDR, or ADOCDR). When ADCMPCR.CMPAE = 1, if bits in the ADCMPANSRy register or the ADCMPANSER register are set for Window A, the A/D conversion result is compared with the set ADCMPDR0/1 register value. When ADCMPCR.CMPBE = 1, if bits in the ADCMPBNSR register are set for Window B, the A/D conversion result is compared with the ADWINULB/ADWINLLB register setting.

- 3. As a result of the comparison, when Window A meets the condition set in ADCMPLR0/1 or ADCMPLER, the Compare Window A Flag (ADCMPSR0.CMPSTCHAn, ADCMPSR1.CMPSTCHAn, ADCMPSER.CMPSTTSA or ADCMPSER.CMPSTOCA) sets 1. At this time, if the ADCMPCR.CMPAIE bit is 1, an ADC120\_CMPAI interrupt request is generated. In the same way, when Window B meets the condition set in ADCMPBNSR.CMPLB, the Compare Window B Flag (ADCMPBSR.CMPSTB) sets to 1. At this time, if the ADCMPCR.CMPBIE bit is 1, an ADC120\_CMPBI interrupt request is generated.
- 4. On completion of all selected A/D conversions and comparisons, scan restarts.
- 5. After the ADC120\_CMPAI and ADC120\_CMPBI interrupts are accepted, the ADCSR.ADST bit is set to 0 (A/D conversion stop) and processing is performed for channels for which the compare flag is set to 1.
- 6. When all compare flags of Window A are cleared, the ADC120\_CMPAI interrupt request is canceled. In the same way, when all compare flags of Window B are cleared, the ADC120\_CMPBI interrupt request is reset. To perform comparison again, restart the A/D conversion.




Figure 28.22 Example of compare function operation, when the analog inputs (channel w to z) are compared

#### 28.3.5.2 Event Output of Compare Function

The event output of the compare function specifies the upper-side reference voltage value and the lower-side reference voltage value for window A and window B, respectively. The output compares the A/D converted value of the selected channel with the upper and lower side reference voltage value and outputs events (ADC120\_WCMPM/ADC120\_WCMPUM) based on event conditions (A or B, A and B, A xor B) and comparison result of window A and window B.

If more than one channel is selected for window A, and even when one channel in window A meets the comparison condition, the comparison result of window A is met. When using this function, perform A/D conversion in single scan mode.

Any channels from analog input, internal reference voltage, and temperature sensor output are selectable for window A. However, neither the internal reference voltage nor the temperature sensor output can be selected together with any other channel. Additionally, if the internal reference voltage is selected as the high-potential reference voltage of the A/D converter, the internal reference voltage or the temperature sensor output cannot be A/D converted.

One channel from analog input, internal reference voltage, and temperature sensor output is selectable for window B. Additionally, if the internal reference voltage is selected as the high-potential reference voltage, the internal reference voltage or the temperature sensor output cannot be A/D converted.

The following sequence is an example of how to set up and use the event output of the compare function:

- 1. Confirm that the value in the ADCSR.ADCS bits is 00b (single scan mode).
- Select the channel for window A in the ADCMPANSR0/1 and ADCMPANSER registers. Set the window comparison
  conditions in the ADCMPLR0/1 and ADCMPLER registers. Set the upper-side and lower-side reference values in the
  ADCMPDR0/1 registers.
- 3. Select the channel and comparison conditions for Window B in the ADCMPBNSR register, and set the upper and lower reference values in the ADWINULB and ADWINLLB registers.
- 4. Set the composite conditions for window A/B, window A/B operation enable, and interrupt output enable in the ADCMPCR register.




Figure 28.23 Setting example when using the event output of the compare function

For event output usage when using only window A for the compare function, note the following:

- Enable both Window A and Window B (ADCMPCR.CMPAE = 1, ADCMPCR.CMPBE = 1)
- Set the compound condition of Window A and Window B to "OR condition" (ADCMPCR.CMPAB[1:0] = 00b)
- Set the compared channel of Window B to "No selection" (ADCMPBNSR.CMPCHB[5:0] = 0x3F)
- Set the compare condition of Window B to "0 < results < 0 always means mismatch". (ADCMPCR.WCMPE = 1, ADWINLLB[15:0] = ADWINULB[15:0] = 0x0000, and ADCMPBNSR.CMPLB = 1)

Figure 28.24 shows the event output operation example of compare function.

A scan end event (ADC120\_ADI) is output with the same timing as single scan completion. A match or mismatch event (ADC120\_WCMPM/ADC120\_WCMPUM) is output with 1 PCLKB cycle delay depending on the ADCMPCR.CMPAB[1:0] settings.

Note: The match and mismatch events are exclusive, so both events are never output simultaneously.




Figure 28.24 Example operation of the compare function event output, when the analog inputs (channel x and y) are compared

Note: Event output of compare function outputs match/mismatch from the comparison results of Window A and Window B, based on the ADCMPCR.CMPAB[1:0] settings.

Note: The comparison result of Window A is the logical addition of the comparison results of the comparison target channels of Window A. The comparison results of Window A and Window B are updated by each A/D conversion, and are kept even when single scan ends. Set ADCMPCR.CMPAE and ADCMPCR.CMPBE to 0 to clear the comparison results to 0.

#### 28.3.5.3 Restrictions on Compare Function

The following constraints apply for the compare function:

- The compare function cannot be used together with the self-diagnosis function or double-trigger mode. (The compare function is not available for ADRD, ADDBLDR, ADDBLDRA, and ADDBLDRB.)
- Specify single scan mode when using match/mismatch event outputs.
- When the temperature sensor output, internal reference voltage is selected for Window A, Window B operations are prohibited.

- When the temperature sensor output, internal reference voltage is selected for Window B, Window A operations are prohibited.
- Setting the same channel for Window A and Window B is prohibited.
- Set the reference voltage values so that the high-potential reference voltage value is equal to or larger than the low potential reference voltage value.

#### 28.3.6 Analog Input Sampling and Scan Conversion Time

Scan conversion can be activated either by a software trigger, a synchronous trigger (ELC), or an asynchronous trigger (ADTRG0). After the start-of-scanning-delay time (t<sub>D</sub>) has elapsed, processing for disconnection detection assistance, and processing of conversion for self-diagnosis all proceed, followed by processing for A/D conversion.

Figure 28.25 shows the scan conversion timing, in which scan conversion is activated by a software trigger or a synchronous trigger (ELC). Figure 28.26 shows the scan conversion timing, in which scan conversion is activated by an asynchronous trigger (ADTRG0). The scan conversion time  $(t_{SCAN})$  includes the start-of-scanning-delay time  $(t_{D})$ , disconnection detection assistance processing time  $(t_{DIS})^{*1}$ , self-diagnosis A/D conversion processing time  $(t_{DIAG})^{*2}$  and  $(t_{DSD})^{*2}$ , A/D conversion processing time  $(t_{CONV})$ , and end-of-scanning-delay time  $(t_{ED})$ .

The A/D conversion processing time ( $t_{CONV}$ ) consists of input sampling time ( $t_{SPL}$ ) and time for conversion by successive approximation ( $t_{SAM}$ ). The sampling time ( $t_{SPL}$ ) is used to charge sample-and-hold circuits in the A/D converter. If there is not sufficient sampling time due to the high impedance of an analog input signal source, or if the A/D conversion clock (ADCLK) is slow, sampling time can be adjusted using the ADSSTRn register.

The time for conversion by successive approximation (t<sub>SAM</sub>) is the following

- 31.5 ADCLK states with 12-bit accuracy and high-speed A/D conversion mode (ADCSR.ADHSC = 0) and normal conversion mode (ADACSR.ADSAC = 0) selected.
- 40.5 ADCLK states with 12-bit accuracy and Low-power A/D conversion mode (ADCSR.ADHSC = 1) and normal conversion mode (ADACSR.ADSAC = 0) selected.
- 21.5 ADCLK states with 12-bit accuracy and high-speed A/D conversion mode (ADCSR.ADHSC = 0) and fast conversion mode (ADACSR.ADSAC = 1) selected.
- 27.5 ADCLK states with 12-bit accuracy and Low-power A/D conversion mode (ADCSR.ADHSC = 1) and fast conversion mode (ADACSR.ADSAC = 1) selected.

Table 28.23 shows the time for conversion by successive approximation (t<sub>SAM</sub>).

The scan conversion time  $(t_{SCAN})$  in single scan mode for which the number of selected channels is n can be determined as follows:

$$t_{\text{SCAN}} = t_D + (t_{\text{DIS}} \times n) + t_{\text{DIAG}} + t_{\text{ED}} + (t_{\text{CONV}} \times n)^{*3}$$

The scan conversion time for the first cycle in continuous scan mode is  $t_{SCAN}$  for single scan minus  $t_{ED}$ . The scan conversion time for the second and subsequent cycles in continuous scan mode is fixed in the following:

$$(t_{\text{DIS}} \times n) + t_{\text{DIAG}} + t_{\text{DSD}} + (t_{\text{CONV}} \times n)^{*3}$$

- Note 1. When disconnection detection assistance is not selected,  $t_{\text{DIS}}$  = 0.
  - Only when the temperature sensor or internal reference voltage is A/D-converted, the auto-discharge period of 15 ADCLK states is inserted.
- Note 2. When the self-diagnosis function is not used,  $t_{DIAG} = 0$ ,  $t_{DSD} = 0$ .
- Note 3. When input sampling times ( $t_{SPL}$ ) of all selected channels are the same, this element equals  $t_{CONV} \times n$ . If each channel has a different sampling time, this element equals that of  $t_{SPL}$  and  $t_{SAM}$  set to each selected channel.

Table 28.23 shows the times for conversion during scanning.



**Table 28.23** Conversion times during scanning (in numbers of cycles of ADCLK and PCLKB)

|                                    |  |   |                   |                  | Type/Conditions   |  |         |        |  |  |
|------------------------------------|--|---|-------------------|------------------|---|--|---------|--------|--|--|
| Item                               |  |   | Symbol            |                  | Synchronous trigger <sup>*5</sup> Asynchronous trigger trig   |  |         | Unit   |  |  |
| Scan start<br>delay time*1<br>*2   | A/D conversion on group A under group A priority control.  | Group B is to be stopped<br>(Group A is activated<br>after group B is stopped<br>by of an A/D conversion<br>source from group A). | t <sub>D</sub>    |                  | 3 PCLKB + 6 ADCLK<br>5 PCLKB + 3 ADCLK*6  |  |         | Cycles |  |  |
|                                    |  | Group B is not to be stopped (Activation by an A/D conversion source from group A).   |                   |                  | 2 PCLKB + 4 ADCLK — —   |  |         |        |  |  |
|                                    | A/D conversion<br>when self-<br>diagnosis is<br>enabled.   | A/D conversion for self-diagnosis is to be started.   |                   |                  | 2 PCLKB + 4 ADCLK 4 PCLKB + 6<br>ADCLK  |  | 6 ADCLK |        |  |  |
|                                    | All other  |   |                   |                  | 2 PCLKB + 4 ADCLK   | 2 PCLKB + 4 ADCLK ADCLK  |         |        |  |  |
| Disconnection                      | detection assistance p   | processing time   | t <sub>DIS</sub>  |                  | Setting in ADNDIS[3:0] (in  | tial value = 0x00) ×   | ADCLK*3 |        |  |  |
| Self-<br>diagnosis                 | Sampling time*4  | ampling time <sup>*4</sup>  |                   |                  |   | Setting in ADSSTRn (n = 5, 6, 9, 10, L, T, O) (initial value = 0x0D) × ADCLK + 0.5 ADCLK |         |        |  |  |
| conversion<br>processing<br>time*1 | Time for conversion<br>by successive<br>approximation  | 12-bit conversion accuracy  |                   | t <sub>SAM</sub> | 31.5 ADCLK at high-speed A/D conversion mode (ADCSR.ADHSC = 0) and normal conversion mode (ADACSR.ADSAC = 0) 40.5 ADCLK at Low-power A/D conversion mode (ADCSR.ADHSC = 1) and normal conversion mode (ADACSR.ADSAC = 0) 21.5 ADCLK at high-speed A/D conversion mode (ADCSR.ADHSC = 0) and fast conversion mode (ADCSR.ADHSC = 0) and fast conversion mode (ADACSR.ADSAC = 1) 27.5 ADCLK at Low-power A/D conversion mode (ADCSR.ADHSC = 1) and fast conversion mode (ADACSR.ADHSC = 1)  |  |         |        |  |  |
|                                    | Wait time between seend and analog char  | elf-diagnosis conversion<br>nel sampling start.   |                   | t <sub>DED</sub> | 2 ADCLK   |  |         |        |  |  |
|                                    | Wait time between last channel conversion end and self-diagnosis sampling start in continuous scan mode. |   |                   | t <sub>DSD</sub> | 2 ADCLK   |  |         |        |  |  |
| A/D<br>conversion                  | version  |   | t <sub>CONV</sub> | t <sub>SPL</sub> | Setting in ADSSTRn (n = 5<br>0x0D) × ADCLK + 0.5 ADC  | nitial value =   |         |        |  |  |
| processing<br>time*1               | Time for conversion by successive approximation  | 12-bit conversion accuracy  |                   | tsam             | 31.5 ADCLK at high-speed A/D conversion mode (ADCSR.ADHSC = 0) and normal conversion mode (ADACSR.ADSAC = 0) 40.5 ADCLK at Low-power A/D conversion mode (ADCSR.ADHSC = 1) and normal conversion mode (ADACSR.ADHSC = 0) 21.5 ADCLK at high-speed A/D conversion mode (ADCSR.ADHSC = 0) and fast conversion mode (ADACSR.ADHSC = 0) and fast conversion mode (ADACSR.ADSAC = 1) 27.5 ADCLK at Low-power A/D conversion mode (ADCSR.ADHSC = 1) and fast conversion mode (ADACSR.ADHSC = 1) |  |         |        |  |  |
| Scan end pro                       | cessing time*1   | ,   | t <sub>ED</sub>   |                  | 1 PCLKB + 3 ADCLK<br>2 PCLKB + 3 ADCLK*6  |  |         |        |  |  |

Note 1. See Figure 28.25 and Figure 28.26 for an illustration of times  $t_D$ ,  $t_{DIAG}$ ,  $t_{CONV}$ , and  $t_{ED}$ .

Note 2. This is the maximum time required from software writing or trigger input to A/D conversion start.

Note 3. The value is fixed to 0x0F (15 ADCLK) when the temperature sensor output or internal reference voltage is A/D- converted.

Note 4. The sampling time setting should satisfy the electrical characteristics. For the details, see section 36.4. ADC12 Characteristics.

Note 5. This does not include the time consumed in the path from timer output to trigger input.

Note 6. If ADCLK is faster than PCLKB (PCLKB to ADCLK frequency ratio = 1:2 or 1:4).




Figure 28.25 Scan conversion timing when activated by software or a synchronous trigger input (ELC)




Figure 28.26 Scan conversion timing when activated by an asynchronous trigger input (ADTRG0)

# 28.3.7 Usage Example of A/D Data Register Automatic Clearing Function

Setting the ADCER.ACE bit to 1 automatically clears the A/D data registers (ADDRy, ADRD, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, ADOCDR) to 0x0000 when the A/D data registers are read by the CPU or DTC.

This function enables detection of update failures of the A/D data registers (ADDRy, ADRD, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, ADOCDR). This section describes examples in which the function to automatically clear the ADDRy register is enabled and disabled.

- If the ADCER.ACE bit is 0 (automatic clearing is disabled) and for some reason, if the A/D conversion result (0x0222) is not written to the ADDRy register, the ADDRy value retains the old data (0x0111). In addition, if this ADDRy value is read into a general-purpose register using an A/D scan end interrupt, the old data (0x0111) can be saved in the general-purpose register. When checking whether there is an update failure, it is necessary to frequently save the old data in SRAM or in a general-purpose register.
- If the ADCER.ACE bit is 1 (automatic clearing is enabled), when ADDRy = 0x0111 is read by the CPU or DTC, ADDRy is automatically set to 0x0000. Next, if the A/D conversion result of 0x0222 cannot be transferred to ADDRy

for some reason, the cleared data (0x0000) remains as the ADDRy value. If this ADDRy value is read into a general-purpose register using an A/D scan end interrupt, 0x0000 is saved in the general-purpose register. Occurrence of an ADDRy update failure can be determined by checking that the read data value is 0x0000.

### 28.3.8 A/D-Converted Value Addition/Average Mode

A/D-converted value addition/average mode can be used when A/D conversion of the analog input of the selected channels, the temperature sensor output, the internal reference voltage is selected.

In A/D-converted value addition mode, the same channel is A/D-converted 1, 2, 3, 4, or 16 consecutive times, and the sum of the converted values is stored in the data register. In A/D-converted value average mode, the same channel is A/D-converted 2 or 4 consecutive times, and the mean of the converted values is stored in the data register. The use of the average of these results can improve the accuracy of A/D conversion, depending on the types of noise components that are present. This function, however, cannot always guarantee an improvement in A/D conversion accuracy.

The A/D-converted value addition/average function can be used when A/D conversion of the analog inputs of the selected channels or A/D conversion of the temperature sensor output or A/D conversion of the internal reference voltage is selected. The A/D-converted value addition/average function can also be used for channels for which the double-trigger function is selected.

The addition function for self-diagnosis is not provided.

#### 28.3.9 Disconnection Detection Assist Function

The ADC12 incorporates a function to fix the charge for sampling capacitance to the specified state VREFH0 or VREFL0 before the start of A/D conversion. This function enables disconnection detection in wiring of analog inputs.

Figure 28.27 shows the A/D conversion operation when the disconnection detection assist function is used. Figure 28.28 shows an example of disconnection detection when precharge is selected. Figure 28.29 shows an example of disconnection detection when discharge is selected.




Figure 28.27 Operation of A/D conversion when disconnection detection assist function is used




Figure 28.28 Example of disconnection detection when precharge is selected




Figure 28.29 Example of disconnection detection when discharge is selected

## 28.3.10 Starting A/D Conversion with an Asynchronous Trigger

A/D conversion can be started by the input of an asynchronous trigger. To start A/D conversion by an asynchronous trigger, set the pin function in the PmnPFS register, set the A/D Conversion Start Trigger Select bits (ADSTRGR.TRSA[5:0]) to 0x00, then input a high-level signal to the asynchronous trigger (ADTRG0 pin). Finally, set both the ADCSR.TRGE and ADCSR.EXTRG bits to 1. Figure 28.30 shows timing of the asynchronous trigger input.

An asynchronous trigger cannot be selected in the A/D conversion start trigger for group B used in group scan mode. For details on setting the pin function, see section 17, I/O Ports.




Figure 28.30 Asynchronous trigger input timing

# 28.3.11 Starting A/D Conversion with a Synchronous Trigger from a Peripheral Module

A/D conversion can be started by a synchronous trigger (ELC). To do this, set the ADCSR.TRGE bit to 1 and the ADCSR.EXTRG bit to 0, and select the relevant sources in the ADSTRGR.TRSA[5:0] bits and ADSTRGR.TRSB[5:0] bits.

## 28.4 Interrupt Sources and DTC Transfer Requests

# 28.4.1 Interrupt Requests

The ADC12 can send scan end interrupt requests ADC120\_ADI and ADC120\_GBADI to the CPU. The ADC12 also generates the ADC120\_CMPAI/ADC120\_CMPBI interrupt for the CPU in response to matches with a condition for comparison.

An ADC120\_ADI interrupt is always generated. An ADC120\_GBADI interrupt can be generated by setting the ADCSR.GBADIE bit to 1. Similarly, ADC120\_CMPAI and ADC120\_CMPBI interrupts can be generated by setting the ADCMPCR.CMPAIE and ADCMPCR.CMPBIE bit to 1.

In addition, the DTC can be started when an ADC120\_ADI or an ADC120\_GBADI interrupt is generated. Using an ADC120\_ADI or ADC120\_GBADI interrupt to activate the DTC to read the converted data enables continuous conversion without a burden on software.

Table 28.24 describes the interrupt sources and ELC events available for the ADC12.

Table 28.24 The interrupt source and ELC event of ADC12 (1 of 2)

|                         |                         |            | - Lo event of ABO 12 (1 of 2)  | ,                 | 1              |                   |  |  |
|-------------------------|-------------------------|------------|--------------------------------|-------------------|----------------|-------------------|--|--|
| Operation Scan mode     | Double trigger function |            | Interrupt request or ELC event | Interrupt request | DTC activation | ELC event request | Function   |  |
| Single scan mode        | Deselected              | Deselected | ADC120_ADI                     | 1                 | 1              | 1                 | ADC120_ADI generated at the end of single scan                                     |  |
|                         |                         | Selected   | ADC120_ADI                     | 1                 | 1              | 1                 | ADC120_ADI generated at the end of single scan                                     |  |
|                         |                         |            | ADC120_CMPAI                   | 1                 | _              | _                 | ADC120_CMPAI generated on a match comparison condition of Window A                 |  |
|                         |                         |            | ADC120_CMPBI                   | 1                 | _              | _                 | ADC120_CMPBI generated on a match comparison condition of Window B                 |  |
|                         |                         |            | ADC120_WCMPM                   | _                 | 1              | 1                 | ADC120_WCMPM generated on a match condition of the Window A/B compare function     |  |
|                         |                         |            | ADC120_WCMPUM                  | _                 | 1              | 1                 | ADC120_WCMPUM generated on a mismatch condition of the Window A/B compare function |  |
|                         | Selected                | Deselected | ADC120_ADI                     | 1                 | 1              | 1                 | ADC120_ADI generated at the end of scans in the even numbered times                |  |
| Continuous<br>scan mode | Deselected              | Deselected | ADC120_ADI                     | 1                 | 1              | 1                 | ADC120_ADI generated at the end of scan of all selected channels                   |  |
|                         |                         | Selected   | ADC120_CMPAI                   | 1                 | _              | _                 | ADC120_CMPAI generated on a match comparison condition of Window A                 |  |
|                         |                         |            | ADC120_CMPBI                   | 1                 | _              | _                 | ADC120_CMPBI generated on a match comparison condition of Window B                 |  |

Table 28.24 The interrupt source and ELC event of ADC12 (2 of 2)

| Operation       |                     |                                   | Interrupt request              | activation | event request |          |   |  |
|-----------------|---------------------|-----------------------------------|--------------------------------|------------|---------------|----------|---|--|
| Scan mode       | Double trigger mode | Compare<br>function<br>Window A/B | Interrupt request or ELC event | Interrupi  | DTC acti      | ELC evel | Function  |  |
| Group scan mode | Deselected          | Deselected                        | ADC120_ADI                     | 1          | 1             | 1        | ADC120_ADI generated at the end of group A scan                             |  |
|                 |                     |                                   | ADC120_GBADI                   | 1          | 1             | _        | ADC120_GBADI dedicated to group B generated at the end of group B scan      |  |
|                 |                     | Selected                          | ADC120_ADI                     | 1          | 1             | 1        | ADC120_ADI generated at the end of group A scan                             |  |
|                 |                     |                                   | ADC120_GBADI                   | 1          | 1             | _        | ADC120_GBADI dedicated to group B generated at the end of group B scan      |  |
|                 |                     |                                   | ADC120_CMPAI                   | 1          | _             | _        | ADC120_CMPAI generated on a match comparison condition of Window A          |  |
| Sele            |                     |                                   | ADC120_CMPBI                   | 1          | _             | _        | ADC120_CMPBI generated on a match comparison condition of Window B          |  |
|                 | Selected            | Deselected                        | ADC120_ADI                     | 1          | 1             | 1        | ADC120_ADI generated at the end of group A scans in the even-numbered times |  |
|                 |                     |                                   | ADC120_GBADI                   | 1          | 1             | _        | ADC120_GBADI dedicated to group B generated at the end of group B scan      |  |

Note: ✓ available
—: unavailable

For details on DTC settings, see section 15, Data Transfer Controller (DTC).

#### 28.5 Event Link Function

#### 28.5.1 Event Output to the ELC

The ELC uses the ADC120\_ADI interrupt request signal as an event signal ADC120\_ADI, enabling link operation for the preset module. The ADC120\_GBADI interrupt and ADC120\_CMPAI/ADC120\_CMPBI interrupts cannot be used as an event signal. For details, see Table 28.24.

An event signal can be output regardless of the settings of the corresponding interrupt request enable bits. For the scan end event(ADC120\_ADI), a high-level pulse for one PCLKB cycle is output at the same output timing as the interrupt output (ADC120\_ADI) shown in Table 28.24. For a compare function match (ADC120\_WCMPM) and mismatch event (ADC120\_WCMPUM) to the ELC, a high-level pulse for one PCLKB cycle is output at the timing delayed by one cycle (PCLKB) from the interrupt output (ADC120\_ADI) shown in Table 28.24.

To use compare function match (ADC120\_WCMPM) or mismatch event (ADC120\_WCMPUM) to the ELC, specify single-scan mode.

## 28.5.2 ADC12 Operation through an Event from the ELC

The ADC12 can start A/D conversion by the preset event specified in the ELSRn settings for the ELC as follows:

- Select the ELC\_AD00 signal in the ELC.ELSR8 register
- Select the ELC\_AD01 signal in the ELC.ELSR9 register

If an ELC event occurs during A/D conversion, the event is disabled.



#### 28.6 Selecting Reference Voltage

The ADC12 can select VREFH0, VCC, or internal reference voltage (BGR) as the high-potential reference voltage and can select VREFL0 or VSS as the low-potential reference voltage. Set these reference voltages before starting A/D conversion. For details on the settings, see section 28.2.37. ADHVREFCNT: A/D High-Potential/Low-Potential Reference Voltage Control Register.

# 28.7 A/D Conversion Procedure When Selecting Internal Reference Voltage as High-Potential Reference Voltage

The following sequence describes the A/D conversion procedure after selecting the internal reference voltage as the high-potential reference voltage. In this case, A/D conversion is possible for channels of analog input, however A/D conversion of the internal reference voltage and the temperature sensor output is prohibited.

- 1. Set ADHVREFCNT.HVSEL[1:0] to 11b to discharge the high-potential reference voltage path in the ADC12.
- 2. Wait for a 1 µs discharge period in the software.
- 3. Set ADHVREFCNT.HVSEL[1:0] to 10b to select internal reference voltage as the high-potential reference voltage.\*1
- 4. Wait until the internal reference voltage is stabilized (for 5 μs) in the software, then perform A/D conversion.

Note 1. The ADC12 has a protection function that disables selection of internal reference voltage (ADHVREFCNT.HVSEL[1:0] = 10b) without discharge (ADHVREFCNT.HVSEL[1:0] = 11b) from the selection of VREFH0 (ADHVREFCNT.HVSEL[1:0] = 01b) or VCC0 (ADHVREFCNT.HVSEL[1:0] = 00b). If the internal reference voltage is selected without discharge, discharge is forcibly set. Select the internal reference voltage again 1 µs later.

Figure 28.31 shows a waveform chart for the procedure to select internal reference voltage as the high-potential reference voltage.




Figure 28.31 Procedure to select internal reference voltage as high-potential reference voltage

#### 28.8 Usage Notes

#### 28.8.1 Constraints on Setting the Registers

Set each register while the ADCSR.ADST bit is 0.

#### 28.8.2 Constraints on Reading the Data Registers

The following registers must be read in halfword units:

- A/D Data Registers
- A/D Data Duplexing Register
- A/D Data Duplexing Register A
- A/D Data Duplexing Register B
- A/D Temperature Sensor Data Register



- A/D Internal Reference Voltage Register
- A/D Self-Diagnosis Data Register

If a register is read twice in byte units, that is, the upper byte and lower byte are read separately, the A/D-converted value read initially might disagree with the A/D-converted value read subsequently. To prevent this, never read the data registers in byte units.

# 28.8.3 Constraints on Stopping A/D Conversion

## (1) A/D Conversion Stop Procedure

To stop A/D conversion when an asynchronous trigger or a synchronous trigger is selected as the condition for starting A/D conversion, follow the procedure shown in Figure 28.32.




Figure 28.32 Procedures for clearing the ADCSR.ADST bit by software

To specify the following settings after performing the clear operation by software, provide a wait period for at least two ADCLK cycles.

- Enabling scan end interrupts
- Enabling scan end events for the event link controller
- Starting A/D conversion by software
- Enabling trigger input

#### (2) Notes on Modes and Status Bits

If necessary, individually initialize or set again the voltage status for self-diagnosis, the judgment of the even number or odd number specified for double-trigger mode, and the monitor flags of the compare function.

- To set again the voltage status for self-diagnosis, set the ADCER.DIAGLD bit to 1 and then set a desired value in the ADCER.DIAGVAL[1:0] bits.
- If the setting of the ADCSR.DBLE bit is changed from 0 to 1, the double-trigger mode operation starts from the first scanning.
- To initialize the monitor flags of the compare function (MONCMPA, MONCMPB, and MONCOMB), set the ADCMPCR.CMPAE and ADCMPCR.CMPBE bits to 0.

## 28.8.4 A/D Conversion Restart and Termination Timing

A maximum of 6 ADCLK cycles is required for the idle analog unit of the ADC12 to restart on setting the ADCSR.ADST bit to 1. A maximum of 3 ADCLK cycles is required for the operating analog unit of the ADC12 to terminate on setting the ADCSR.ADST bit to 0.

### 28.8.5 Constraints on Scan End Interrupt Handling

When scanning the same analog input twice using any trigger, the first A/D-converted data is overwritten with the second A/D-converted data. This occurs when the CPU does not complete the reading of the A/D-converted data by the time the A/D conversion of the first analog input for the second scan ends after the first scan end interrupt is generated.

#### 28.8.6 Settings for the Module-Stop Function

The Module Stop Control Register can enable or disable ADC12 operation. The ADC12 is initially stopped after a reset. The registers become accessible on release from the module-stop state. After release from the module-stop state, wait for at least 1 µs before starting A/D conversion. For details, see section 10, Low Power Modes.

#### 28.8.7 Notes on Entering the Low-Power States

Before entering the module-stop state or Software Standby mode, be sure to stop A/D conversion. Set the ADCSR.ADST bit in ADCSR to 0 and secure certain period until the analog unit of the ADC12 stops. Follow the procedure shown in Figure 28.32 to clear the ADCSR.ADST bit with software. Then, wait for 3 clock cycles of ADCLK before entering the module-stop state or Software Standby mode.

## 28.8.8 Error in Absolute Accuracy When Disconnection Detection Assistance Is in Use

Using disconnection detection assistance leads to an error in absolute accuracy of the ADC12. This error arises because an erroneous voltage is input to the analog input pins due to the resistive voltage division between the pull-up or pull-down resistor (Rp) and the resistance of the signal source (Rs). This error in absolute accuracy is calculated from the following formula:

Maximum error in absolute accuracy (LSB) =  $(2^{Resolution} - 1) \times Rs/(Rs + Rp)$ 

Only use disconnection detection assistance after thorough evaluation.

# 28.8.9 ADHSC Bit Rewriting Procedure

Before changing the A/D Conversion Select bit (ADCSR.ADHSC) from 0 to 1 or from 1 to 0, the ADC12 must be in the standby state. Use the following procedure to modify the ADCSR.ADHSC bit. After the Sleep bit (ADHVREFCNT.ADSLP) is set to 0, wait for at least 1 µs then start the A/D conversion.

- 1. Set the Sleep bit (ADHVREFCNT.ADSLP) to 1.
- 2. Wait for at least 0.2 µs, then modify the A/D Conversion Select bit (ADCSR.ADHSC).
- 3. Wait for at least 4.8  $\mu$ s, then set the Sleep bit (ADHVREFCNT.ADSLP) to 0.

Note: Do not set the Sleep bit (ADHVREFCNT.ADSLP) to 1 except when modifying the A/D Conversion Select bit (ADCSR.ADHSC).



Note: Do not reset the Sleep bit when the A/D Conversion Select bit (ADCSR.ADHSC) is 1. After this bit is set to 0 or the operating mode transitions to the module-stop mode, reset the Sleep bit using the ADCSR.ADHSC bit rewriting procedure.

#### 28.8.10 Constraints on Operating Modes and Status Bits

Initialize or set again individually, if necessary, the voltage values in self-diagnosis, the value of the first scan or second scan in double trigger mode, the data buffer pointer, and status monitor in the compare function.

- Select the voltage values in self-diagnosis (ADCER.DIAGVAL[1:0]) after setting ADCER.DIAGLD to 1.
- Double-trigger mode operates as the first scan after setting ADCSR.DBLE from 0 to 1.
- The status monitor bits (MONCMPA, MONCMPB, MONCOMB) in the compare function are initialized after setting ADCMPCR.CMPAE and ADCMPCR.CMPBE to 0.

#### 28.8.11 Notes on Board Design

The board should be designed so that digital circuits and analog circuits are separated from each other as far as possible. In addition, digital circuit signal lines and analog circuit signal lines should not intersect or be placed near each other. If these rules are not followed, noise can occur on analog signals and A/D conversion accuracy is affected. The analog input pins, reference power supply pin (VREFH0), reference ground pin (VREFL0) should be separated from digital circuits using the ground (VSS0).

#### 28.8.12 Constraints on Noise Prevention

To prevent the analog input pins from being destroyed by abnormal voltage such as excessive surge, insert a capacitor between VCC0 and VSS0 and between VREFH0 and VREFL0. Additionally, connect a protection circuit to protect the analog input pins as shown in Figure 28.33.




Figure 28.33 Example protection circuit for analog inputs

# 28.8.13 Port Settings When Using the ADC12 Input

When using the high-precision channels, do not use PORT0 as general I/O. Renesas recommends that you do not use the digital output that is also used as the AD analog input if normal-precision channel is used. If the digital output that is also used as the AD analog input is used for output signals, perform A/D conversion several times, eliminate the maximum and minimum values, and obtain the average of the other results.

# 28.8.14 Notes on Canceling Software Standby Mode

After software standby mode is canceled, wait at least 1 µs after the stabilization time for the oscillator elapses and before starting A/D conversion. For details, see section 10, Low Power Modes

# 29. Temperature Sensor (TSN)

#### 29.1 Overview

The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC12 for conversion and can be further used by the end application.

Table 29.1 lists the TSN specifications, and Figure 29.1 shows a block diagram.

Table 29.1 TSN specifications

| Item                              | Description  |
|-----------------------------------|--|
| Temperature sensor voltage output | Temperature sensor outputs a voltage to the 12-bit A/D converter |




Figure 29.1 TSN block diagram

#### 29.2 Register Descriptions

## 29.2.1 TSCDR: Temperature Sensor Calibration Data Register

Base address: FLCN = 0x407E\_C000 Offset Address: 0x0228 Bit position: 15 14 13 12 11 10 3 1 0 Bit field: TSCDR[15:0] Chip-specific value Value after reset:

| Bit  | Symbol      | Function   | R/W |
|------|-------------|--|-----|
| 15:0 | TSCDR[15:0] | Temperature Sensor Calibration Data<br>Chip-specific value | R   |

The TSCDR register stores temperature sensor calibration data measured for each chip at factory shipment.

Temperature sensor calibration data is the output voltage of the temperature sensor under the conditions Tj = 140°C and VCC = 3.3 V converted to a digital value by the 12-bit A/D converter.

Temperature sensor calibration data is stored in the lower 12 bits of the TSCDR register.



#### 29.3 Using the Temperature Sensor

The temperature sensor outputs a voltage that varies with the temperature. This voltage is converted to a digital value by the 12-bit A/D converter. To obtain the die temperature, convert this value into the temperature.

#### 29.3.1 Preparation for Using the Temperature Sensor

The ambient temperature (T) is proportional to the temperature sensor voltage output (Vs), so ambient temperature is calculated with the following formula:

T = (Vs - V1) / slope + T1

- T: Ambient temperature of MCU as calculation result (°C)
- Vs: Voltage output by the temperature sensor on temperature measurement (V)
- T1: Temperature experimentally measured at one point (°C)
- V1: Voltage output by the temperature sensor on measurement of T1 (V)
- T2: Temperature experimentally measured at a second point (°C)
- V2: Voltage output by the temperature sensor on measurement of T2 (V)
- Slope: Temperature gradient of the temperature sensor  $(V / {}^{\circ}C)$ , slope = (V2 V1) / (T2 T1)

Characteristics vary between sensors, so Renesas recommends measuring two different sample temperatures as follows:

- 1. Use the 12-bit A/D converter to measure the voltage V1 output by the temperature sensor at temperature T1.
- 2. Again use the 12-bit A/D converter to measure the voltage V2 output by the temperature sensor at a different temperature T2.
- 3. Obtain the temperature gradient (slope = (V2 V1) / (T2 T1)) from these results.
- 4. Subsequently, obtain temperatures by substituting the slope into the formula for the temperature characteristic (T = (Vs -V1) / slope + T1).

If you are using the temperature gradient given in section 36, Electrical Characteristics, use the A/D converter to measure the voltage V1 output by the temperature sensor at temperature T1, then calculate the temperature characteristic using the following formula:

$$T = (Vs - V1) / slope + T1$$

Note: This method produces less accurate temperatures than measurement at two points.

In this MCU, the TSCDR register stores the temperature value (CAL125) of the temperature sensor measured under the condition Ta = Tj = 140°C and VCC = 3.3 V. If you use this value as the sample measurement result at the first point, you can omit the preparation before using the temperature sensor.

CAL125 = TSCDR register value

V1 is calculated from CAL125:

 $V1 = 3.3 \times CAL125 / 4096 [V]$  (In case of 12 bit accuracy)

Using this value, the measured temperature can be calculated according to the following formula:

$$T = (Vs - V1) / slope + 140 [°C]$$

- T: Ambient temperature of MCU as calculation result (°C)
- ullet Vs: Voltage output by the temperature sensor when the temperature is measured (V)
- V1: Voltage output by the temperature sensor when  $Ta = Tj = 140^{\circ}C$  and VCC = 3.3 V (V)
- Slope: Temperature gradient of the temperature sensor\*1 / 1000 (V/°C)

Note 1. See section 36, Electrical Characteristics

Figure 29.2 shows the error in the measured temperature. The variation range is  $3\sigma$ .

Regarding the characteristics of the 12-bit A/D converter, the typical values are used. See section 36.4. ADC12 Characteristics.






Figure 29.2 Error in the measured temperature (designed values)

# 29.3.2 Procedures for Using the Temperature Sensor

For details, see section 28, 12-Bit A/D Converter (ADC12).

# 30. Data Operation Circuit (DOC)

# 30.1 Overview

The Data Operation Circuit (DOC) compares, adds, and subtracts 16-bit data. When a selected condition applies, 16-bit data is compared and an interrupt can be generated. Table 30.1 lists the DOC specifications and Figure 30.1 shows a block diagram.

Table 30.1 DOC specifications

| Item   | Description  |  |
|--|--|--|
| Data operation function                        | 16-bit data comparison, addition, and subtraction  |  |
| Module-stop function                           | The module-stop state can be set to reduce power consumption.  |  |
| Interrupts and event link function (DOC_DOPCI) | An interrupt occurs on the following conditions:  The compared values either match or mismatch  The result of data addition is greater than 0xFFFF  The result of data subtraction is less than 0x0000 |  |





Figure 30.1 DOC block diagram

# 30.2 DOC Register Descriptions

# 30.2.1 DOCR: DOC Control Register

Base address: DOC = 0x4005\_4100
Offset address: 0x00



| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 1:0 | OMS[1:0] | Operating Mode Select                                  | R/W |
|     |          | 0 0: Data comparison mode                              |     |
|     |          | 0 1: Data addition mode                                |     |
|     |          | 1 0: Data subtraction mode                             |     |
|     |          | 1 1: Setting prohibited                                |     |
| 2   | DCSEL*1  | Detection Condition Select                             | R/W |
|     |          | 0: Set DOPCF flag when data mismatch is detected       |     |
|     |          | 1: Set DOPCF flag when data match is detected          |     |
| 4:3 | _        | These bits are read as 0. The write value should be 0. | R/W |
| 5   | DOPCF    | DOC Flag   | R   |
|     |          | Indicates the result of an operation.                  |     |
| 6   | DOPCFCL  | DOPCF Clear  | R/W |
|     |          | 0: Retain DOPCF flag state                             |     |
|     |          | 1: Clear DOPCF flag                                    |     |
| 7   | _        | These bits are read as 0. The write value should be 0. | R/W |

Note 1. Only valid when data comparison mode is selected.

### OMS[1:0] bits (Operating Mode Select)

The OMS[1:0] bits select the operating mode of the DOC.

#### **DCSEL bit (Detection Condition Select)**

The DCSEL bit selects the detection condition in data comparison mode. This bit is only valid when data comparison mode is selected.

#### **DOPCF flag (DOC Flag)**

The DOPCF flag indicates the result of an operation.

[Setting conditions]

- The result of data comparison matches the condition selected in the DCSEL bit
- A data addition result is greater than 0xFFFF
- A data subtraction result is less than 0x0000

[Clearing condition]

• Writing 1 to the DOPCFCL bit


### **DOPCFCL bit (DOPCF Clear)**

Setting the DOPCFCL bit to 1 clears the DOPCF flag. This bit is read as 0.

# 30.2.2 DODIR: DOC Data Input Register

Base address: DOC = 0x4005\_4100

Offset address: 0x02



| Bit  | Symbol | Function                                      | R/W |
|------|--------|---|-----|
| 15:0 | n/a    | It stores 16-bit data used in the operations. | R/W |

# 30.2.3 DODSR: DOC Data Setting Register

| Bit  | Symbol | Function   | R/W |
|------|--------|--|-----|
| 15:0 |        | It stores 16-bit data used as a reference in data comparison mode. This register also stores the results of operations in data addition and subtraction modes. | R/W |

### 30.3 Operation

### 30.3.1 Data Comparison Mode

Figure 30.2 shows an example operation in data comparison mode operation by the DOC. The following sequence is an example operation when DCSEL is set to 0 (data mismatch is detected as a result of data comparison):

- 1. Write 00b to the DOCR.OMS[1:0] bits to select data comparison mode.
- 2. Set 16-bit reference data in DODSR.
- 3. Write the 16-bit data for comparison to DODIR.
- 4. Continue writing the 16-bit data until all data for comparison is written to DODIR.
- 5. If a value written to DODIR does not match that in DODSR, the DOCR.DOPCF flag is set to 1.




Figure 30.2 Example of operation in data comparison mode

#### 30.3.2 Data Addition Mode

Figure 30.3 shows an example operation in data addition mode. The steps are as follows:

- 1. Write 01b to the DOCR.OMS[1:0] bits to select data addition mode.
- 2. Set 16-bit data as the initial value in the DODSR register.
- 3. Write the 16-bit data to be added to the DODIR register. The result of the operation is stored in the DODSR register.
- 4. Continue writing the 16-bit data until all data to be added is written to the DODIR.
- 5. If the result of an operation is greater than 0xFFFF, the DOCR.DOPCF flag is set to 1.




Figure 30.3 Example of operation in data addition mode

#### 30.3.3 Data Subtraction Mode

Figure 30.4 shows an example operation in data subtraction mode. The steps are as follows:

- 1. Write 10b to the DOCR.OMS[1:0] bits to select data subtraction mode.
- 2. Set 16-bit data as the initial value in the DODSR register.
- 3. Write the 16-bit data to be subtracted to the DODIR register. The result of the operation is stored in DODSR.
- 4. Continue writing the 16-bit data to the DODIR register until all data to be subtracted is written.
- 5. If the result of an operation is less than 0x0000, the DOCR.DOPCF flag is set to 1.




Figure 30.4 Example of operation in data subtraction mode

### 30.4 Interrupt Source

The DOC generates the DOC interrupt (DOC\_DOPCI) as an interrupt request. Table 30.2 describes the DOC interrupt request.

#### Table 30.2 Interrupt request from DOC

| Interrupt request | Status flag | Interrupt source  |  |
|-------------------|-------------|---|--|
| DOC interrupt     | DOPCF       | <ul> <li>The result of data comparison matches the condition selected in the DOCR.DCSEL bit.</li> <li>The result of data addition is greater than 0xFFFF.</li> <li>The result of data subtraction is less than 0x0000.</li> </ul> |  |

# 30.5 Output of an Event Signal to the Event Link Controller (ELC)

The DOC outputs an event signal for the ELC under the following conditions:

- The compared values either match or mismatch
- The data addition result is greater than 0xFFFF
- The data subtraction result is less than 0x0000

This signal can be used to initiate operations by other modules selected in advance and can also be used as an interrupt request. When an event signal is generated, the DOC Flag (DOCR.DOPCF) is set to 1.

### 30.6 Usage Notes

# 30.6.1 Settings for the Module-Stop State

The module Stop Control Register C (MSTPCRC) can enable or disable DOC operation. The DOC is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

### 31. SRAM

#### 31.1 Overview

The MCU provides an on-chip, high-density SRAM module with parity-bit checking. Parity check is performed on the all SRAM areas.

Table 31.1 lists the SRAM specifications.

Table 31.1 SRAM specifications

| Parameter      | Description                                  |
|----------------|--|
| SRAM capacity  | SRAM0: 8-KB                                  |
| SRAM address   | SRAM0: 0x2000_4000 to 0x2000_5FFF            |
| Access*1       | 0 wait for both reading and writing          |
| Parity         | Even parity with 8-bit data and 1-bit parity |
| Error checking | Even parity error check                      |

Note: SRAM0 and Trace RAM are shared. For the Trace RAM specifications, see *ARM*<sup>®</sup> *CoreSight*<sup>™</sup> *MTB-M23 Technical Reference Manual (ARM DDI 0564C)*.

Note 1. For details, see section 31.3.3. Access Cycle.

# 31.2 Register Descriptions

# 31.2.1 PARIOAD : SRAM Parity Error Operation After Detection Register

Base address: SRAM = 0x4000\_2000

Offset address: 0x00

Bit position: 7 6 5 4 3 2 1 0

Bit field: — — — — — OAD

Value after reset: 0 0 0 0 0 0 0 0 0

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | OAD    | Operation After Detection                              | R/W |
|     |        | 0: Non-maskable interrupt 1: Reset                     |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0. | R/W |

The PARIOAD register controls the operation on detection of a parity error. The SRAM Protection Register (SRAMPRCR) protects this register against writes. Always set the SRAMPRCR bit in SRAMPRCR to 1 before writing to this bit. Do not write to the PARIOAD register while accessing the SRAM.

#### **OAD bit (Operation After Detection)**

The OAD bit specifies the generation of either a reset or non-maskable interrupt when a parity error is detected. The OAD bit is commonly used for SRAM0.

### 31.2.2 SRAMPRCR : SRAM Protection Register

 Base address: SRAM = 0x4000\_2000

 Offset address:
 0x04

 Bit position:
 7
 1
 0

 Bit field:
 KW[6:0]
 SRAM PRCR

 Value after reset:
 0
 0
 0
 0
 0
 0
 0
 0

| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 0   | SRAMPRCR | Register Write Control   | R/W |
|     |          | 0: Disable writes to protected registers                               |     |
|     |          | Enable writes to protected registers                                   |     |
| 7:1 | KW[6:0]  | Write Key Code These bits enable or disable writes to the SRAMPRCR bit | W   |

### **SRAMPRCR** bit (Register Write Control)

The SRAMPRCR bit controls the write mode of the PARIOAD register. Setting the bit to 1 enables writes to the PARIOAD register. When you write to this bit, always write 0x78 to KW[6:0] bits simultaneously.

### KW[6:0] bits (Write Key Code)

The KW[6:0] bits enable or disable writes to the SRAMPRCR bit. When you write to the SRAMPRCR bit, always write 0x78 to these bits simultaneously. When a value other than 0x78 is written to KW[6:0], the SRAMPRCR bit is not updated. The KW[6:0] bits are always read as 0x00.

# 31.2.3 Trace Control (for the MTB)

The Micro Trace Buffer (MTB) has programmable registers to control the behavior of the trace features and the POSITION, MASTER, FLOW, and BASE registers. Table 31.2 shows the registers in offset order from the base address.

Table 31.2 Address of MTB registers

| Address          | Register     | Value on reset  |
|------------------|--------------|---|
| MTB_BASE + 0x000 | MTB_POSITION | Bits [31:0] = UNKNOWN   |
| MTB_BASE + 0x004 | MTB_MASTER   | Bits [31] = 0, Bits [30:10] = UNKNOWN,<br>Bits [9:8] = 0, Bits [7] = 1, Bits [6:5] = 0,<br>Bits [4:0] = UNKNOWN |
| MTB_BASE + 0x008 | MTB_FLOW     | Bits [31:2] = UNKNOWN, Bits [1:0] = 0   |
| MTB_BASE + 0x00C | MTB_BASE     | Bits [31:0] = 0x2000_4000   |

Note: MTB BASE = 0x4001 9000

For more information on these registers, see the  $ARM^{\mathbb{R}}$  CoreSight<sup>TM</sup> MTB-M23 Technical Reference Manual (ARM DDI 0564C).

Note: Do not attempt to access reserved or unused address locations.

The MTB for trace is limited from 0x2000\_4000 to 0x2000\_5FFF.

# 31.2.4 CoreSight<sup>™</sup> (for MTB)

See the  $ARM^{\textcircled{R}}$  CoreSight Architecture Specification for more information about the registers and access types. Table 31.3 shows the registers in offset order from the base address.

Table 31.3 Address of CoreSight

| Address                   | Register               |
|---------------------------|------------------------|
| MTB_BASE + 0xFF0 to 0xFFC | Component ID           |
| MTB_BASE + 0xFE0 to 0xFDC | Peripheral ID          |
| MTB_BASE + 0xFCC          | Device Type Identifier |
| MTB_BASE + 0xFC8          | Device Configuration   |
| MTB_BASE + 0xFBC          | Device Architecture    |
| MTB_BASE + 0xFB8          | Authentication Status  |
| MTB_BASE + 0xFB4          | Lock Status            |
| MTB_BASE + 0xFB0          | Lock Access            |

Note: MTB\_BASE = 0x4001\_9000

For more information on these registers, see the  $ARM^{\mathbb{R}}$   $CoreSight^{\mathsf{TM}}$  MTB-M23 Technical Reference Manual (ARM DDI 0564C).

Note: Do not attempt to access reserved or unused address locations.

### 31.3 Operation

### 31.3.1 Parity Calculation Function

The IEC60730 standard requires the checking of SRAM data. When data is written, a parity bit is added to every 8-bit data in the SRAM which has 32-bit data width, and when data is read, the parity is checked. When a parity error occurs, a parity-error notification is generated. This function can also be used to trigger a reset.

The parity-error notification can be specified as a non-maskable interrupt or a reset in the OAD bit of the PARIOAD register. When the OAD bit is set to 1, a parity error is output to the reset function. When the OAD bit is set to 0, a parity error is output to the ICU as a non-maskable interrupt.

Parity errors can be occasionally caused by noise. To confirm whether the cause of the parity error is noise or corruption, follow the parity check flows shown in Figure 31.1 and Figure 31.2.

When a read access is executed in a row after a write access, read access is executed with priority. Therefore, during initialization, do not perform the read access in a row after the write access.




Figure 31.1 Flow of SRAM parity check when SRAM parity reset is enabled




Figure 31.2 Flow of SRAM parity check when SRAM parity interrupt is enabled

# 31.3.2 SRAM Error Sources

An SRAM error is a parity error. Parity error can generate either a non-maskable interrupt or a reset, as selected with the OAD bit in the PARIOAD register. DTC activation is not supported for SRAM parity errors.

Table 31.4 SRAM error sources

| SRAM error source         | DTC activation |
|---------------------------|----------------|
| Parity error (SRAM0 area) | Not possible   |

# 31.3.3 Access Cycle

Table 31.5 SRAM0 (parity area 0x2000\_4000 to 0x2000\_5FFF)

| Read (cycles)                    |  | Write (cycles) |                      |
|----------------------------------|--|----------------|----------------------|
| Word access Halfword/Byte access |  | Word access    | Halfword/Byte access |
| 2                                |  | 2              |                      |

#### 31.3.4 Low-Power Function

Power consumption can be further reduced in Software Standby mode as the supply voltage for SRAM0 can be off, except for the 4 KB in the head area of SRAM0 (0x2000\_4000 to 0x2000\_4FFF) of SRAM0(Parity area). For details on Software Standby mode, see section 10, Low Power Modes.

# 31.4 Usage Notes

#### 31.4.1 Instruction Fetch from the SRAM Area

When using SRAM0 to operate a program, initialize the SRAM area so that the CPU can correctly prefetch data. If the CPU prefetches data from an SRAM area that is not initialized, a parity error might occur. Initialize the additional 2-byte area from the end address of a program with a 4-byte boundary. Renesas recommends using the NOP instruction for data initialization.

#### 31.4.2 SRAM Store Buffer

For fast access between SRAM and CPU, a store buffer is used. When a load instruction is executed from the same address after a store instruction to SRAM, the load instruction might read data from the buffer instead of data on the SRAM. To read data on the SRAM correctly, use either of the following procedures:

- After writing to the SRAM (address = A), use the NOP instruction, then read the SRAM (address = A)
- After writing to the SRAM (address = A), read data from area other than SRAM (address = A), then read the SRAM (address = A).

# 32. Flash Memory

# 32.1 Overview

The MCU provides up to 64-KB code flash memory and 2-KB data flash memory. The Flash Control Block (FCB) controls the programming commands. This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

Table 32.1 lists the specifications of the code flash memory and data flash memory, and Figure 32.1 shows a block diagram of the related modules. Figure 32.2 shows the configuration of the code flash memory, and Figure 32.3 shows the configuration of the data flash memory.

Table 32.1 Code flash memory and data flash memory specifications

| Parameter                        | Code flash memory  | Data flash memory  |  |
|----------------------------------|--|--|--|
| Memory capacity                  | 64-KB/32-KB/16-KB of user area     Configuration setting area (See section 6, Option-Setting Memory)   | 2-KB of data area  |  |
| Read cycle                       | ICLK frequency ≤ 48 MHz     MEMWAIT = 1 with wait     A read operation takes 3 cycles     ICLK frequency ≤ 32 MHz     MEMWAIT = 0 without wait     A read operation takes 2 cycles   | <ul> <li>ICLK frequency ≤ 48 MHz         FLDWAIT1 = 1 with 2 wait         A read operation takes 4 cycles</li> <li>ICLK frequency ≤ 32 MHz         FLDWAIT1 = 0 with 1 wait         A read operation takes 3 cycles</li> </ul> |  |
| Value after erasure              | 0xFF   | 0xFF   |  |
| Programming/erasing method       | <ul> <li>Programming and erasure of code and data flash memory through the FCB commands specified in the registers</li> <li>Programming by dedicated flash-memory programmer through a serial interface (serial programming)</li> <li>Programming of flash memory by user program (self-programming)*1.</li> </ul>   |  |  |
| Security function                | Protection against illicit tampering with or reading of data in flash memory   |  |  |
| Protection                       | Protection against erroneous overwriting of flash memory   |  |  |
| Background operation (BGO)       | Code flash memory can be read during data flash memory programming   |  |  |
| Units of programming and erasure | <ul> <li>32-bit units for programming in user area</li> <li>2-KB units for erasure in user area.</li> </ul>  | <ul> <li>8-bit units for programming in data area</li> <li>1-KB units for erasure in data area.</li> </ul>   |  |
| Other functions                  | Interrupts accepted during self-programming  |  |  |
|                                  | Option-setting memory can be set in the initial  | MCU settings   |  |
| On-board programming             | Programming in serial programming mode (SCI boot mode):  • Asynchronous serial interface (SCI9) used  • Transfer rate adjusted automatically.  Programming in on-chip debug mode:  • SWD interface used  • Dedicated hardware not required.  Programming by a routine for code and data flash memory programming within the user program:  • Allows code and data flash memory programming without resetting the system. |  |  |

Note 1. HOCO should be stably oscillated. See section 32.12. Self-Programming.




Figure 32.1 Flash memory-related modules block diagram

# 32.2 Memory Structure

Figure 32.2 shows the mapping of the code flash memory, and Table 32.2 shows the read and programming and erasure (P/E) addresses of the code flash memory. The user area of the code flash memory is divided into 2-KB blocks that serve as the units of erasure. The user area is available for storing the user program.




Figure 32.2 Mapping of the code flash memory

Table 32.2 Read and P/E addresses of the code flash memory

| Size of code flash memory | Read address               | P/E address                | Number of blocks |
|---------------------------|----------------------------|----------------------------|------------------|
| 64 KB                     | 0x0000_0000 to 0x0000_FFFF | 0x0000_0000 to 0x0000_FFFF | 0 to 31          |
| 32 KB                     | 0x0000_0000 to 0x0000_7FFF | 0x0000_0000 to 0x0000_7FFF | 0 to 15          |
| 16 KB                     | 0x0000_0000 to 0x0000_3FFF | 0x0000_0000 to 0x0000_3FFF | 0 to 7           |

Figure 32.3 shows the mapping of the data flash memory, and Table 32.3 shows the read and programming and erasure (P/E) addresses of the data flash memory. The data area of the data flash memory is divided into 1-KB blocks, with each being a unit for erasure.




Figure 32.3 Mapping of the data flash memory

Table 32.3 Read and P/E addresses of the data flash memory

| Size of data flash memory | Read address               | P/E address                | Number of blocks |
|---------------------------|----------------------------|----------------------------|------------------|
| 2-KB                      | 0x4010_0000 to 0x4010_07FF | 0xFE00_0000 to 0xFE00_07FF | 0, 1             |

# 32.3 Register Descriptions

# 32.3.1 DFLCTL: Data Flash Control Register

Base address: FLCN = 0x407E\_C000

Offset address: 0x0090

Bit position: 7 6 5 4 3 2 1 0

Bit field: \_\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ DFLE N

Value after reset: 0 0 0 0 0 0 0 0 0

| Bit | Symbol | Function   |     |
|-----|--------|--|-----|
| 0   | DFLEN  | Data Flash Access Enable*1   | R/W |
|     |        | Access to the data flash is disabled     Access to the data flash is enabled |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0.                       | R/W |


Note 1. It is necessary that DFLCTL.DFLEN bit is set to 1 before issuing the startup area information and security program, access window information program, and OCDID program command.

The DFLCTL register enables or disables accessing (reading, programming, and erasing) of the data flash. After setting the DFLCTL.DFLEN bit, Data Flash STOP recovery time (t<sub>DSTOP</sub>) is necessary before reading the data flash or entering the data flash P/E mode.

# 32.3.2 PFBER: Prefetch Buffer Enable Register

Base address: FLCN = 0x407E\_C000

Offset address: 0x3FC8




| Bit | Symbol | Function   |     |
|-----|--------|--|-----|
| 0   | PFBE   | Prefetch Buffer Enable bit                                 |     |
|     |        | Prefetch buffer is disabled     Prefetch buffer is enabled |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0.     | R/W |

# 32.3.3 FENTRYR: Flash P/E Mode Entry Register

Base address: FLCN = 0x407E C000

Offset address: 0x3FB0



| Bit  | Symbol     | Function  | R/W |
|------|------------|---|-----|
| 0    | FENTRY0    | Code Flash P/E Mode Entry 0  0: The code flash is the read mode  1: The code flash is the P/E mode. | R/W |
| 6:1  | _          | These bits are read as 0. The write value should be 0.  | R/W |
| 7    | FENTRYD    | Data Flash P/E Mode Entry  0: The data flash is the read mode  1: The data flash is the P/E mode.   | R/W |
| 15:8 | FEKEY[7:0] | Key Code  | W   |

To program the code flash or the data flash, either the FENTRY0 or FENTRYD bit must be set to 1 to enter the P/E mode. Clearing the FENTRY0 bit or FENTRYD bit allows the code flash or data flash to be in read mode, but it is necessary to confirm the value of this bit before changing it. See section 32.13.1. Sequencer Modes.

# FENTRY0 bit (Code Flash P/E Mode Entry 0)

[Setting condition]

• Set 0xAA01 to the FENTRYR register when it is 0x0000.

[Clearing conditions]

- Data is written by byte access
- A value other than 0xAA is set to the FEKEY[7:0] bits and written to the FENTRYR register
- Set 0xAA00 to the FENTRYR register
- Data is written to the FENTRYR register while the register has a value other than 0x0000.

### FENTRYD bit (Data Flash P/E Mode Entry)

[Setting condition]

• Set 0xAA80 to the FENTRYR register when the register is 0x0000.

[Clearing conditions]


- Data is written by byte access.
- A value other than 0xAA is set to the FEKEY[7:0] bits and written to the FENTRYR register.
- Set 0xAA00 to the FENTRYR register.
- Data is written to the FENTRYR register while the register has a value other than 0x0000.

#### FEKEY[7:0] bits (Key Code)

The FEKEY[7:0] bits protect from unauthorized setting of FENTRY0 bit or FENTRYD bit.

Setting 0xAA to FEKEY[7:0] allows setting the FENTRY0 bit or the FENTRYD bit. The FEKEY[7:0] bits are read as 0x00.

# 32.3.4 FPR: Protection Unlock Register



| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 7:0 | FPR[7:0] | Protection Unlock  | R/W |
|     |          | This register is used to protect the FPMCR register from being rewritten inadvertently when the CPU runs out of control. |     |

### FPR[7:0] bits (Protection Unlock)


Writing to the FPMCR register is allowed only when the following procedure is used to access the register.

Procedure to unlock protection:

- 1. Write 0xA5 to the FPR register.
- 2. Write a set value to the FPMCR register
- 3. Write the inverted set value to the FPMCR register.
- 4. Write a set value to the FPMCR register again.

When a procedure other than the specified procedure is used to write data, the FPSR.PERR flag is set to 1.

# 32.3.5 FPSR: Protection Unlock Status Register



| Bit | Symbol | Function                       | R/W |
|-----|--------|--------------------------------|-----|
| 0   | PERR   | Protect Error Flag             | R   |
|     |        | 0: No error 1: An error occurs |     |
| 7:1 | _      | These bits are read as 0.      | R   |

#### PERR bit (Protect Error Flag)

When the FPMCR register is not accessed as described in the procedure to unlock protection, data is not written to the register and this flag is set to 1.

#### [Setting condition]

• The FPMCR register is not accessed as described in the procedure to unlock protection described in section 32.3.4. FPR: Protection Unlock Register.


#### [Clearing conditions]

• The FPMCR register is accessed according to the procedure to unlock protection described in section 32.3.4. FPR: Protection Unlock Register.

# 32.3.6 FPMCR: Flash P/E Mode Control Register

Base address: FLCN = 0x407E\_C000

Offset address: 0x0100



| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | _      | This bit is read as 0. The write value should be 0.  | R/W |
| 1   | FMS0   | Flash Operating Mode Select 0  0: FMS1 = 0: Read mode     FMS1 = 1: Data flash P/E mode.  1: FMS1 = 0: Code flash P/E mode     FMS1 = 1: Setting prohibited. | R/W |
| 2   | _      | This bit is read as 0. The write value should be 0.  | R/W |
| 3   | RPDIS  | Code Flash P/E Disable  0: Programming of the code flash is enabled  1: Programming of the code flash is disabled.   |     |
| 4   | FMS1   | Flash Operating Mode Select 1 See the description of the FMS0 bit.   | R/W |
| 7:5 |        | These bits are read as 0. The write value should be 0.   | R/W |

The FPMCR register sets the operating mode of the flash memory and is protected from unauthorized setting.

See Figure 32.15 and Figure 32.17 for this register write control method.

See section 32.3.4. FPR: Protection Unlock Register for the procedure to unlock the protection.

#### FMS0 bit, FMS1 bits (Flash Operating Mode Select 0, Flash Operating Mode Select 1)

These bits set the operating mode of the flash memory.

[How to enter the code flash from the read mode to the code flash P/E mode]

Set FMS1 = 0, FMS0 = 1, and RPDIS = 0. Wait for the mode setup time  $t_{MS}$  (see section 36, Electrical Characteristics).

[How to enter the data flash from the read mode to the data flash P/E mode]

Set FMS1 = 1, FMS0 = 0, and RPDIS bit = 0.

[How to enter the code flash from the code flash P/E mode to the read mode]

Set FMS1 = 0, FMS0 = 0, and RPDIS = 1.

Wait for the read mode transition time (see section 36, Electrical Characteristics).


#### RPDIS bit (Code Flash P/E Disable)

RPDIS bit protects the code flash from unauthorized programming. Setting RPDIS bit to 0 allows the code flash to program.

# 32.3.7 FISR: Flash Initial Setting Register

Base address: FLCN = 0x407E\_C000

Offset address: 0x01D8



| Bit | Symbol    | Function   |     |
|-----|-----------|--|-----|
| 5:0 | PCKA[5:0] | lash-IF Clock Notification   |     |
| 7:6 | SAS[1:0]  | Startup Area Select  | R/W |
|     |           | <ul><li>1 0: The startup area is switched to the default area temporarily</li><li>1 1: The startup area is switched to the alternate area temporarily.</li><li>Others: The startup area is selected according to the settings of the extra area.</li></ul> |     |

Note: Set or clear this register only in P/E mode. Additionally the SAS[1:0] bits are allowed to set or clear when the FSPR is 1. The FSPR bit is the protection flag of the access window and is stored in the extra area.

#### PCKA[5:0] bits (Flash-IF Clock Notification)

The hardware sequencer for the flash programming executes the commands according to the PCKA[5:0] bits. For this reason, it is necessary to set the PCKA[5:0] bits according to Flash-IF clock (ICLK) before execution of the programming and not during the programming.

Note: A wrong frequency setting may cause the flash macro to be damaged.

The following information describes how to set the PCKA[5:0] bits when the frequency is not an integral number, for example 31.5 MHz.

[When the frequency is higher than 4 MHz]

Set a rounded-up value for a non-integer frequency.

For example, set 32 MHz (PCKA = 011111b) when the frequency is 31.5 MHz.

[When the frequency is 4 MHz or lower]

Do not use a non-integer frequency. Use the frequency of 1, 2, 3, or 4 MHz.

Table 32.4 Frequency Settings

| Flash-IF clock<br>frequency<br>[MHz] | PCKA[5:0] | Flash-IF clock<br>frequency<br>[MHz] | PCKA[5:0] | Flash-IF clock<br>frequency<br>[MHz] | PCKA[5:0] |
|--------------------------------------|-----------|--------------------------------------|-----------|--------------------------------------|-----------|
| 48                                   | 100111b   | 32                                   | 011111b   | 24                                   | 010111b   |
| 20                                   | 010011b   | 19                                   | 010010b   | 18                                   | 010001b   |
| 17                                   | 010000b   | 16                                   | 001111b   | 15                                   | 001110b   |
| 14                                   | 001101b   | 13                                   | 001100b   | 12                                   | 001011b   |
| 11                                   | 001010b   | 10                                   | 001001b   | 9                                    | 001000b   |
| 8                                    | 000111b   | 7                                    | 000110b   | 6                                    | 000101b   |
| 5                                    | 000100b   | 4                                    | 000011b   | 3                                    | 000010b   |
| 2                                    | 000001b   | 1                                    | 000000b   | _                                    | _         |

#### SAS[1:0] bits (Startup Area Select)


The SAS[1:0] bits select the startup area. To change the startup area, the following methods can be used:

• When selecting the startup area according to the startup area settings of the extra area with the SAS[1:0] bits set to 00b or 01b, the startup area is selected accordingly. The settings are enabled after a reset is released.

• When switching the startup area to the default area temporarily with 10b written to the SAS[1:0] bits, the startup area is switched to the default area immediately after data is written to the register, regardless of the startup area settings of the extra area. When a reset is generated after this, the area is selected according to the startup area settings of the extra area.

• When switching the startup area to the alternative area temporarily with 11b written to the SAS[1:0] bits, the startup area is switched to the alternative area, regardless of the startup area settings of the extra area. When a reset is generated after this, the area is selected according to the startup area settings of the extra area.

### 32.3.8 FRESETR : Flash Reset Register



| Bit | Symbol | Function  |     |
|-----|--------|---|-----|
| 0   | FRESET | Software reset of the registers   | R/W |
|     |        | O: The registers related to the flash programming are not reset  1: The registers related to the flash programming are reset. |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0.  | R/W |

#### FRESET bit (Software reset of the registers)

When this bit is set to 1, the FASR, FSARH, FSARL, FEARH, FEARL, FWBH0, FWBL0, FCR, and FEXCR registers are reset. Setting this bit to 0 allows the corresponding registers to be released from the reset state. Software commands are not allowed to execute while the FRESET bit is 1.

### 32.3.9 FASR: Flash Area Select Register

 Base address: FLCN = 0x407E\_C000

 Offset address: 0x0104

 Bit position:
 7
 6
 5
 4
 3
 2
 1
 0

 Bit field:
 —
 —
 —
 —
 —
 EXS

 Value after reset:
 0
 0
 0
 0
 0
 0
 0

| Bit | Symbol | Function   | R/W |
|-----|--------|--|-----|
| 0   | EXS    | Extra Area Select                                      | R/W |
|     |        | 0: User area or data area<br>1: Extra area.            |     |
| 7:1 | _      | These bits are read as 0. The write value should be 0. | R/W |

Note: Set or clear this register only in P/E mode.


#### **EXS bit (Extra Area Select)**

Set the EXS bit to 1 when programming the extra area using the FEXCR register. Set this bit to 0 when not programming the extra area.

# 32.3.10 FCR: Flash Control Register

Base address: FLCN = 0x407E\_C000

Offset address: 0x0114



| Bit | Symbol   | Function  | R/W |
|-----|----------|---|-----|
| 3:0 | CMD[3:0] | Software Command Setting  | R/W |
|     |          | 0x1: Program  |     |
|     |          | 0x3: Blank check (code flash)   |     |
|     |          | 0x4: Block erase  |     |
|     |          | 0x5: Consecutive read   |     |
|     |          | 0x6: Chip erase   |     |
|     |          | 0xB: Blank check (data flash)   |     |
|     |          | Others: Setting prohibited*1.   |     |
| 4   | DRC      | Data Read Completion  | R/W |
|     |          | 0: Data is not read or next data is requested                                     |     |
|     |          | 1: Data reading is complete.  |     |
| 5   | _        | This bit is read as 0. The write value should be 0.                               | R/W |
| 6   | STOP     | Forced Processing Stop  | R/W |
|     |          | When this bit is set to 1, the processing being executed can be forcibly stopped. |     |
| 7   | OPST     | Processing Start  | R/W |
|     |          | 0: Processing stops   |     |
|     |          | 1: Processing starts.   |     |

Note: Set or clear this register only in P/E mode. Additionally it is not allowed to be reset by the FRESETR register while the software command is being executed.

Note 1. This does not include writing 0x00 to the FCR register when the FSTATR1.FRDY bit is 1.

#### CMD[3:0] bits (Software Command Setting)

The following information describes the function of each software command.

#### [Program]

Writes data of the FWBH0 and FWBL0 registers to the flash macro to the address pointed by the FSARH and FSARL registers.

#### [Blank check]

Verifies whether the flash macro is the blank state (not to be programmed) from the start address pointed by the FSARH and FSARL registers to the end address pointed by the FEARH and FEARL registers. The blank check command is allowed to execute within the region of flash macro.

Note: The blank check result cannot guarantee that the flash memory is erased.

### [Block erase]

Erases block of the flash memory.

Set the start address of the target erasure block in the FSARH and FSARL registers, and set the end address of the target erasure block in the FEARH and FEARL registers. If a setting other than the specified is made, erasure may not be executed correctly. The block erase command is allowed to execute within the region of flash macro.

#### [Consecutive read]

Reads the flash macro from the start address pointed by the FSARH and FSARL registers to the end address pointed by the FEARH and FEARL registers. The read data is stored in the FRBH and FRBL registers. The consecutive read command is allowed to execute within the region of the flash macros.

[Chip erase]



Erases all blocks of the flash macro

Set the start address of the target erasure block in the FSARH and FSARL registers, and set the end address of the target erasure block in the FEARH and FEARL registers. If a setting other than the specified is made, erasure may not be executed correctly.

#### **DRC bit (Data Read Completion)**

After executing the consecutive read command and reading the FRBH and FRBL registers, writing 1 to the DRC bit completes the processing for read data. Writing 0 to the DRC bit starts reading the next data.

### STOP bit (Forced Processing Stop)

The STOP bit stops the execution of the erase command or the blank check command.

After setting 1 to the STOP bit, it is necessary to wait until the FSTATR1.FRDY bit becomes 1 (processing completed) before setting the OPST bit to 0.

#### **OPST bit (Processing Start)**

The OPST bit starts the command set for the CMD[2:0] bits. Setting the OPST bit to 0 terminates the execution of the command after the FRDY bit of the FSTATR1 register becomes 1, and is required to confirm that the FRDY bit is 0.

Note:

- Commands cannot be executed when the ID authorization for the flash programmer has failed.
- The program, the block erase, and the read commands cannot be executed when the address of each command points to an area that is protected by the access window.

#### 32.3.11 FEXCR : Flash Extra Area Control Register

Base address: FLCN = 0x407E\_C000

Offset address: 0x01DC

Bit position: 7 6 5 4 3 2 1 0

Bit field: OPST — — — CMD[2:0]

Value after reset: 0 0 0 0 0 0 0 0

| Bit | Symbol   | Function   | R/W |
|-----|----------|--|-----|
| 2:0 | CMD[2:0] | Software Command Setting   | R/W |
|     |          | 0 1 0: Access window information program Startup area selection and security setting 0 1 1: OCDID1 program 1 0 0: OCDID2 program 1 0 1: OCDID3 program 1 1 0: OCDID4 program Others: Setting prohibited*1. |     |
| 6:3 | _        | These bits are read as 0. The write value should be 0.   | R/W |
| 7   | OPST     | Processing Start   | R/W |
|     |          | Processing stops     Processing starts.  |     |

Note: Set or clear this register only in P/E mode. Additionally it is not allowed to be reset by the FRESETR register while the software command is being executed.

Note 1. This does not include writing 0x00 to the FEXCR register when the FSTATR1.EXRDY bit is 1.

The FEXCR register programs the extra area. Before execution of each command, it is necessary to set the FWBL0 and FWBH0 registers.

When programming using the FEXCR register, the programming area is erased automatically before execution, therefore it is not necessary to erase beforehand.

#### CMD[2:0] bits (Software Command Setting)

The CMD[2:0] bits select the software command from the:

Startup area selection and security setting

- Access window information program
- OCDID program.

The following information describes the function of each software command.

[Startup area selection and security setting]

Setting data to the FWBL0/FWBH0 registers, this command is allowed to select the startup area from the default area (8 KB) to the alternative area (next 8 KB) and set the security. For details, see section 32.9.1. Startup Program Protection.

Bit [15] of the FWBH0 register is 0 and the alternative area (next 8 KB) is selected as the startup area.

Bit [15] of the FWBH0 register is 1 and the default area (8 KB) is selected as the startup area.

Bit [15] of the FWBL0 register is 0.

- The access window cannot be updated because the access window information program command cannot be executed.
- The startup area cannot be changed.
- Data of the SAS bits of the FISR register cannot be changed.

Note: The startup area selection and security setting command cannot be set to 1 for the corresponding bit of the extra area after 0 is set.

The following information describes mapping for the extra bit of the startup area selection and security setting.

Table 32.5 Mapping for the extra bit of the startup area selection and security setting (address (P/E): 0x0000 0010)

| b31        | b30 | b29 | b28 | b27 | b26    | b25  | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
|------------|-----|-----|-----|-----|--------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| SASM<br>F  | _   | _   | _   | _   | FAWE[1 | 0:0] |     |     |     |     |     |     |     |     |     |
| b15        | b14 | b13 | b12 | b11 | b10    | b9   | b8  | b7  | b6  | b5  | b4  | b3  | b2  | b1  | b0  |
| FSPR<br>*1 | _   | _   | _   | _   | FAWS[1 | 0:0] |     |     |     |     |     |     |     |     |     |

Note 1. Once 0 is set for this bit, it cannot be changed to 1.

[Access window information program]

This command sets the access window used for area protection. The program command, block erase command, and consecutive read command of the protected area cannot be executed. The chip erase command cannot be executed when the access window is set (the start block address of the access window is not equal to the end block address). It is necessary to set the start block address of the access window to the FWBL0 register bits [10:0] and the next block address of the end block address of the access window to the FWBH0 register bits [10:0] before the execution of the access window information program command. When the start address and the end address are set to the same value, all areas of the code flash can be accessed. When the start address is larger than the end block address, all areas of the code flash cannot be accessed.

The FWBL0[10] bit for the start block address must be set to 0 when the access window is set (the end block address of the access window is larger than the start block address).

The following information describes mapping for the extra bit of the access window information program.

Table 32.6 Mapping for the extra bit of the access window information program (address (P/E) : 0x0000\_0010)

| b31        | b30 | b29 | b28 | b27 | b26    | b25  | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
|------------|-----|-----|-----|-----|--------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| SASM<br>F  | _   | _   | _   | _   | FAWE[1 | 0:0] |     |     | •   | •   | •   | •   | •   |     |     |
| b15        | b14 | b13 | b12 | b11 | b10    | b9   | b8  | b7  | b6  | b5  | b4  | b3  | b2  | b1  | b0  |
| FSPR<br>*1 | _   | _   | _   | _   | FAWS[1 | 0:0] |     |     |     |     |     |     |     |     |     |

Note 1. Once 0 is set as data in this bit, it cannot be changed to 1.

[OCDID1-4 program]

These commands set the OCDID[127:0] bits.

Table 32.7 OCDID Settings

| Command        | OCDID          | FWBH0           | FWBL0          |
|----------------|----------------|-----------------|----------------|
| OCDID1 program | OCDID [31:0]   | OCDID [31:16]   | OCDID [15:0]   |
| OCDID2 program | OCDID [63:32]  | OCDID [63:48]   | OCDID [47:32]  |
| OCDID3 program | OCDID [95:64]  | OCDID [95:80]   | OCDID [79:64]  |
| OCDID4 program | OCDID [127:96] | OCDID [127:112] | OCDID [111:96] |

The following information describes mapping for the extra bit of OCDID1-4 program.

#### Table 32.8 Mapping for the extra bit of OCDID1-4 program (address (P/E): 0x0000\_0018)

|       |         |     | -   |     |     |     |     | -   | -   | -   | _   | -   |     |     |     |
|-------|---------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| b31   | b30     | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| OCDID | [31:16] |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| b15   | b14     | b13 | b12 | b11 | b10 | b9  | b8  | b7  | b6  | b5  | b4  | b3  | b2  | b1  | b0  |
| OCDID | [15:0]  |     |     |     |     |     |     |     |     |     |     |     | -   | -   |     |

#### Table 32.9 Mapping for the extra bit of OCDID1-4 program (address (P/E): 0x0000\_0020)

| b31   | b30          | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
|-------|--------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| OCDID | OCDID[63:48] |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| b15   | b14          | b13 | b12 | b11 | b10 | b9  | b8  | b7  | b6  | b5  | b4  | b3  | b2  | b1  | b0  |
| OCDID | [47:32]      | •   | •   |     |     |     |     |     |     | •   | •   | •   | •   |     | •   |

### Table 32.10 Mapping for the extra bit of OCDID1-4 program (address (P/E): 0x0000\_0028)

| b31   | b30          | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
|-------|--------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| OCDID | OCDID[95:80] |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| b15   | b14          | b13 | b12 | b11 | b10 | b9  | b8  | b7  | b6  | b5  | b4  | b3  | b2  | b1  | b0  |
| OCDID | [79:64]      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |

### Table 32.11 Mapping for the extra bit of OCDID1-4 program (address (P/E) : 0x0000\_0030)

| b31   | b30            | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
|-------|----------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| OCDID | OCDID[127:112] |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| b15   | b14            | b13 | b12 | b11 | b10 | b9  | b8  | b7  | b6  | b5  | b4  | b3  | b2  | b1  | b0  |
| OCDID | OCDID[111:96]  |     |     |     |     |     |     |     |     |     |     |     |     |     |     |

#### **OPST bit (Processing Start)**

The OPST bit starts the command set for the CMD[2:0] bits. Setting the OPST bit to 0 terminates the execution of the command after the EXRDY bit of the FSTATR1 register becomes 1, and is necessary to confirm that the EXRDY bit is 0.

### 32.3.12 FSARH: Flash Processing Start Address Register H

0

0

Base address: FLCN = 0x407E\_C000

Offset address: 0x0110

Bit position: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bit field: FSARH[15:0]

0

0

O

0

0

0

Value after reset:

0

0

0


| Bit  | Symbol      | Function                                     | R/W |
|------|-------------|--|-----|
| 15:0 | FSARH[15:0] | Flash Processing Start Address H             | R/W |
|      |             | Flash Processing Start Address upper 16 bits |     |
|      |             | See FSARL for details.                       |     |

Note: Set or clear this register only in P/E mode. The write value should be 0 for b8 to b5, and those bits are read as 0.

# 32.3.13 FSARL : Flash Processing Start Address Register L

Base address: FLCN = 0x407E\_C000

Offset address: 0x0108



| Bit  | Symbol      | Function                                     | R/W |
|------|-------------|--|-----|
| 15:0 | FSARL[15:0] | Flash Processing Start Address L             | R/W |
|      |             | Flash processing start address lower 16 bits |     |

Note: Set or clear this register only in P/E mode.

The FSARH and FSARL registers set the start address of the software command. When the FSARH and FSARL registers are read while executing a software command set by the FEXCR register, an undefined value is read. After execution of the program command, the sequencer of the software command increments data automatically. The auto increment function of the program command discards the setting of the next address to the FSARH and FSARL registers when the next address is a consecutive address. The increment unit is as follows:


Code flash: +0x4 Data flash: +0x1

See Figure 32.2 and Figure 32.3 for details on the addresses of the flash memory.

### 32.3.14 FEARH: Flash Processing End Address Register H

Base address:  $FLCN = 0x407E\_C000$ 

Offset address: 0x0120



| Bit  | Symbol      | Function   | R/W |
|------|-------------|--|-----|
| 15:0 | FEARH[15:0] | Flash Processing End Address H                                       | R/W |
|      |             | Flash processing end address upper 16 bits<br>See FEARL for details. |     |

Note: Set or clear this register only in P/E mode. The write value should be 0 for b8 to b5, and those bits are read as 0.

# 32.3.15 FEARL: Flash Processing End Address Register L

Base address: FLCN = 0x407E\_C000

Offset address: 0x0118

| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8     | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|----|----|----|----|----|----|---|-------|---------|---|---|---|---|---|---|---|
| Bit field:         |    |    |    |    |    |    |   | FEARI | _[15:0] |   |   |   |   |   |   |   |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0     | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit  | Symbol      | Function                                   | R/W |
|------|-------------|--|-----|
| 15:0 | FEARL[15:0] | Flash Processing End Address L             | R/W |
|      |             | Flash processing end address lower 16 bits |     |

Note: Set or clear this register only in P/E mode.


The FEARH and FEARL registers set the end address of the blank check, the block erase, the chip erase, and the consecutive read command. When the FEARH and FEARL registers are read while executing a software command set by the FEXCR register, an undefined value is read.

See Figure 32.2 and Figure 32.3 for details on the addresses of the flash memory.

# 32.3.16 FWBL0: Flash Write Buffer Register L0

Base address: FLCN = 0x407E\_C000

Offset address: 0x0130




| Bit  | Symbol      | Function  | R/W |
|------|-------------|---|-----|
| 15:0 | WDATA[15:0] | Flash Write Buffer L0   | R/W |
|      |             | Flash write buffer data lower 16 bits<br>See FWBH0 for details. |     |

Note: Set or clear this register only in P/E mode.

### 32.3.17 FWBH0: Flash Write Buffer Register H0

Base address: FLCN = 0x407E\_C000

Offset address: 0x0138



| Bit  | Symbol      | Function                              | R/W |
|------|-------------|---------------------------------------|-----|
| 15:0 | WDATA[15:0] | Flash Write Buffer H0                 | R/W |
|      |             | Flash write buffer data upper 16 bits |     |

Note: Set or clear this register only in P/E mode.


The FWBH0 and FWBL0 registers set program data of the program command, the startup selection and security setting command, the access window information program command, and the OCDID program command. The following table describes how to set data according to each command.

| Register       | What is set to the register   |
|----------------|---|
| FWBH0<br>FWBL0 | <ul> <li>Bits [31:0] of the programming data of the program command for the code flash</li> <li>Bits [7:0] of the programming data of the program command for the data flash</li> <li>Bits [31:0] of the programming data of the startup selection and security setting command, the access window information program command, and the OCDID program command.</li> </ul> |

# 32.3.18 FRBL0 : Flash Read Buffer Register L0

Base address: FLCN = 0x407E\_C000

Offset address: 0x0188



| Bit  | Symbol      | Function  | R/W |
|------|-------------|---|-----|
| 15:0 | RDATA[15:0] | Flash Read Buffer L0  | R   |
|      |             | The RDATA[15:0] store bits [15:0] of the read data of the code flash or data flash read when the consecutive read command is executed.  When the data flash is read, 0x00 is stored to bits [15:8]. |     |

# 32.3.19 FRBH0: Flash Read Buffer Register H0

Base address: FLCN = 0x407E\_C000

Offset address: 0x0190


| Bit position:      | 15 | 14          | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|----|-------------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Bit field:         |    | RDATA[15:0] |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Value after reset: | 0  | 0           | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| E | Bit | Symbol      | Function   | R/W |
|---|-----|-------------|--|-----|
| ľ | 5:0 | RDATA[15:0] | Flash Read Buffer H0   | R   |
|   |     |             | RDATA[15:0] store bits [31:16] of the read data of the code flash when the consecutive read command is executed. |     |

# 32.3.20 FSTATR1: Flash Status Register 1

Base address: FLCN = 0x407E\_C000

Offset address: 0x012C



| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 0   | _      | This bit is read as 0.  | R   |
| 1   | DRRDY  | Data Read Ready Flag  0: The read processing of the consecutive read command at each address is not terminated.  1: The read processing of the consecutive read command at each address is terminated and read data is stored to the FRBH and FRBL registers. | R   |
| 2   | _      | This bit is read as 1.  | R   |

| Bit | Symbol | Function  | R/W |
|-----|--------|---|-----|
| 5:3 | _      | These bits are read as 0.   | R   |
| 6   | FRDY   | Flash Ready Flag  0: The software command of the FCR register is not terminated.  1: The software command of the FCR register is terminated.          | R   |
| 7   | EXRDY  | Extra Area Ready Flag  0: The software command of the FEXCR register is not terminated.  1: The software command of the FEXCR register is terminated. | R   |

FSTATR1 is a status register used to confirm the execution result of a software command. Each flag is set to 0 when the next software command is executed.

# 32.3.21 FSTATR2 : Flash Status Register 2

Base address: FLCN = 0x407E\_C000

Offset address: 0x01F0

| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5            | 4           | 3         | 2            | 1          | 0         |  |
|--------------------|----|----|----|----|----|----|---|---|---|---|--------------|-------------|-----------|--------------|------------|-----------|--|
| Bit field:         | _  | _  | _  | _  | _  | _  | _ | _ | _ | _ | EILGL<br>ERR | ILGLE<br>RR | BCER<br>R | PRGE<br>RR01 | PRGE<br>RR | ERER<br>R |  |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0            | 0           | 0         | 0            | 0          | 0         |  |

| Bit  | Symbol   | Function   | R/W |
|------|----------|--|-----|
| 0    | ERERR    | Erase Error Flag   | R   |
|      |          | 0: Erasure terminates normally   |     |
|      |          | 1: An error occurs during erasure                                      |     |
| 1    | PRGERR   | Program Error Flag   | R   |
|      |          | 0: Programming terminates normally                                     |     |
|      |          | An error occurs during programming.                                    |     |
| 2    | PRGERR01 | Program Error Flag 01  | R   |
|      |          | 0: Programming by the FEXCR register terminates normally               |     |
|      |          | 1: An error occurs during programming.                                 |     |
| 3    | BCERR    | Blank Check Error Flag   | R   |
|      |          | 0: Blank checking terminates normally                                  |     |
|      |          | 1: An error occurs during blank checking.                              |     |
| 4    | ILGLERR  | Illegal Command Error Flag   | R   |
|      |          | 0: No illegal software command or illegal access is detected           |     |
|      |          | 1: An illegal command or illegal access is detected.                   |     |
| 5    | EILGLERR | Extra Area Illegal Command Error Flag                                  | R   |
|      |          | 0: No illegal command or illegal access to the extra area is detected  |     |
|      |          | 1: An illegal command or illegal access to the extra area is detected. |     |
| 15:6 | _        | These bits are read as 0.  | R   |

FSTATR2 is a status register used to confirm the execution result of a software command. Each error flag is set to 0 when the next software command is executed.

#### **ERERR flag (Erase Error Flag)**

The value of the ERERR bit is undefined when the FCR.STOP bit is set to 1 (processing is forcibly stopped) during erasure.

### PRGERR flag (Program Error Flag)

The PRGERR bit is set when the program command of the FCR register or each command of the FEXCR register is abnormally terminated.

### PRGERR01 flag (Program Error Flag 01)

The PRGERR01 bit is set when each command of the FEXCR register is abnormally terminated.



#### **ILGLERR flag (Illegal Command Error Flag)**

The ILGLERR flag indicates the execution of the software command of the FCR register with unexpected condition. [Setting condition]

- Programming/erasure/read commands are executed to an area protected by the access window range
- The chip erase command is executed when the access window is set (the start block address of the access window is not equal to the end one)
- The blank check, the block erase, consecutive read, and the chip erase commands are executed when the start address set to the FSARH and FSARL registers is larger than the end address set to the FEARH and FEARL registers
- The program, the block erase, the chip erase, and the blank check commands are executed when the FASR.EXS bit is 1
- The data flash address is set to the FSARH and FSARL registers and a software command is executed in the code flash P/E mode
- The code flash address is set to the FSARH and FSARL registers and a software command is executed in the data flash P/E mode
- The code flash and the data flash are set to P/E mode simultaneously and a software command is executed.

#### [Clearing conditions]

• The next software command is executed.

#### **EILGLERR flag (Extra Area Illegal Command Error Flag)**

The EILGLERR flag indicates the execution of the software command of the FEXCR register with unexpected condition. [Setting condition]

- The software commands of the FEXCR register is executed when the EXS bit of the FASR register is 0
- The access window information program command is executed when the FSPR bit is 0

### [Clearing conditions]

• The next software command is executed.

### 32.3.22 FEAMH: Flash Error Address Monitor Register H

Base address: FLCN = 0x407E\_C000
Offset address: 0x01E8

| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8    | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|----|----|----|----|----|----|---|------|---------|---|---|---|---|---|---|---|
| Bit field:         |    |    |    |    |    |    |   | FEAM | H[15:0] |   |   |   |   |   |   |   |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0    | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit  | Symbol      | Function  | R/W |
|------|-------------|---|-----|
| 15:0 | FEAMH[15:0] | Flash Error Address Monitor Register H                              | R/W |
|      |             | Flash error address monitor upper 16 bits<br>See FEAML for details. |     |

# 32.3.23 FEAML: Flash Error Address Monitor Register L

Base address: FLCN = 0x407E\_C000

Offset address: 0x01E0

| Bit position:      | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8     | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|----|----|----|----|----|----|---|-------|---------|---|---|---|---|---|---|---|
| Bit field:         |    |    |    |    |    |    |   | FEAMI | _[15:0] |   |   |   |   |   |   |   |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0     | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit  | Symbol      | Function                                  | R/W |
|------|-------------|---|-----|
| 15:0 | FEAML[15:0] | Flash Error Address Monitor Register L    | R/W |
|      |             | Flash error address monitor lower 16 bits |     |

The error address is withdrawn from the FEAMH and FEAML registers after a software command execution. See Figure 32.2 and Figure 32.3 for details on the addresses of the flash memory.

# 32.3.24 FSCMR: Flash Start-Up Setting Monitor Register

Base address: FLCN = 0x407E\_C000 Offset address: 0x01C0 Bit position: 13 12 10 9 8 7 6 5 3 0 15 14 11 4 1 SASM Bit field: **FSPR**  $x^{*1}$ 0 0 Value after reset: 0 0 0 Х 0 0 0 0 0 0

Note 1. The reset value depends on the state of the extra area.


| Bit   | Symbol | Function  | R/W |
|-------|--------|---|-----|
| 7:0   | _      | These bits are read as 0.   | R   |
| 8     | SASMF  | Startup Area Setting Monitor Flag  0: Setting to start up using the alternative area  1: Setting to start up using the default area | R   |
| 10:9  | _      | The read values are undefined.  | R   |
| 11    | _      | This bit is read as 0.  | R   |
| 13:12 | _      | The read values are undefined.  | R   |
| 14    | FSPR   | Access Window Protection Flag  0: Access window setting disabled.  1: Access window setting enabled.                                | R   |
| 15    | _      | This bit is read as 0.  | R   |

The FSCMR register monitors the extra area setting. Data of this register is updated at the reset sequence or execution of the software command of the FEXCR register.

# 32.3.25 FAWSMR: Flash Access Window Start Address Monitor Register

Base address: FLCN = 0x407E\_C000

Offset address: 0x01C8




Note 1. The value of the blank product is 1. It is set to the same value set in bits [10:0] in the FWBH0 register after the access window information program command is executed.

| Bit   | Symbol     | Function   | R/W |
|-------|------------|--|-----|
| 10:0  | FAWS[10:0] | Access Window Start Address This register is used to confirm the set value of the access window start address used for area protection | R   |
| 14:11 | _          | These bits are read as 0.  | R   |
| 15    | FSPR       | Access Window Protection Flag This bit has the same value as the FSPR bit of the FSCMR register.                                       | R   |

# 32.3.26 FAWEMR: Flash Access Window End Address Monitor Register

Base address: FLCN = 0x407E\_C000

Offset address: 0x01D0




Note 1. The value of the blank product is 1. It is set to the same value set in bits [10:0] in the FWBL0 register after the access window information program command is executed.

| Bit   | Symbol     | Function   | R/W |
|-------|------------|--|-----|
| 10:0  | FAWE[10:0] | Access Window End Address This register is used to confirm the set value of the access window end address used for area protection | R   |
| 14:11 | _          | These bits are read as 0.  | R   |
| 15    | SASMF      | Startup Area Setting Monitor Flag This bit has the same value as the SASMF bit of the FSCMR register.                              | R   |

# 32.3.27 UIDRn : Unique ID Registers n (n = 0 to 3)

Address: 0x0100\_1C00 + n × 4



Value after reset: Unique value for each chip

| Bit  | Symbol    | Function  | R/W |
|------|-----------|-----------|-----|
| 31:0 | UID[31:0] | Unique ID | R   |

The UIDRn is a read-only register that stores a 16-byte ID code (unique ID) for identifying the individual MCU. The UIDRn register should be read in 32-bit units.

# 32.3.28 PNRn : Part Numbering Register n (n = 0 to 3)

 Address:
 0x0100\_1C10 + n × 4

 Bit position:
 31
 0

 Bit field:
 PNR[31:0]

 Value after reset:
 Unique value for each chip

| Bit  | Symbol    | Function    | R/W |
|------|-----------|-------------|-----|
| 31:0 | PNR[31:0] | Part Number | R   |


The PNRn is a read-only register that stores a 16-byte part numbering. The PNRn register should be read in 32-bit units. Each byte corresponds to the ASCII code representation of the product part number as detailed in product list.

In case of the part number is 'R7FA2E2A72DNK', 16-byte part numbering is stored as follows.

Address 0x0100\_1C10: 'K', 0x4B in ASCII code Address 0x0100\_1C11: 'N', 0x4E in ASCII code Address 0x0100\_1C12: 'D', 0x44 in ASCII code

Address 0x0100\_1C13: '2', 0x32 in ASCII code
Address 0x0100\_1C14: '7', 0x37 in ASCII code
Address 0x0100\_1C15: 'A', 0x41 in ASCII code
Address 0x0100\_1C16: '2', 0x32 in ASCII code
Address 0x0100\_1C17: 'E', 0x45 in ASCII code
Address 0x0100\_1C18: '2', 0x32 in ASCII code
Address 0x0100\_1C18: '2', 0x32 in ASCII code
Address 0x0100\_1C19: 'A', 0x41 in ASCII code
Address 0x0100\_1C1A: 'F', 0x46 in ASCII code
Address 0x0100\_1C1B: '7', 0x37 in ASCII code
Address 0x0100\_1C1C: 'R', 0x52 in ASCII code
Address 0x0100\_1C1D: "(space), 0x20 in ASCII code
Address 0x0100\_1C1E: "(space), 0x20 in ASCII code
Address 0x0100\_1C1F: "(space), 0x20 in ASCII code

### 32.3.29 MCUVER: MCU Version Register



| Bit | Symbol     | Function    | R/W |
|-----|------------|-------------|-----|
| 7:0 | MCUVE[7:0] | MCU Version | R   |

The MCUVER is a read-only register that stores a MCU version. The MCUVER register should be read in 8-bit units. The higher the value, the newer MCU version.

# 32.4 Instruction Prefetch from Flash Memory

Flash memory provides an instruction prefetch function to accelerate code execution. The prefetch function can be used by enabling the prefetch buffer. To enable the prefetch buffer, set the PFBER.PFBE bit to 1.

Note: When Flash memory is in the program or erase operation, the PFBER.PFBE bit should be set to 0 beforehand.

#### 32.5 Operating Modes Associated with the Flash Memory

Figure 32.4 shows a diagram of the mode transitions associated with the flash memory. For information on setting up the modes, see section 3, Operating Modes.




Figure 32.4 Mode transitions associated with flash memory

The flash memory areas where programming and erasure are permitted and where the boot program executes at a reset, differ with the mode. Table 32.12 shows the differences between the modes.

Table 32.12 Difference between modes

| Parameter                       | Normal operating mode  | Serial programming mode (SCI boot mode)                        | On-chip debug mode (SWD boot mode)       |
|---------------------------------|--|--|--|
| Programmable and erasable areas | <ul><li>Code flash memory</li><li>Data flash memory.</li></ul> | <ul><li>Code flash memory</li><li>Data flash memory.</li></ul> | Code flash memory     Data flash memory. |
| Erasure in block units          | Possible   | Possible   | Possible                                 |
| Boot program at a reset         | User area program  | Embedded program for serial programming                        | Depends on debug command                 |

### 32.5.1 ID Code Protection

The ID code protection function prohibits programming and on-chip debugging. When ID code protection is enabled, the device validates or invalidates the ID code sent from the host by comparing it with the ID code stored in the flash memory. Programming and on-chip debugging are enabled only when the two match.

The ID code in flash memory consists of four 32-bit words. ID code bits [127] and [126] determine whether ID code protection is enabled and the authentication method to use with the host. Table 32.13 shows how the ID code determines the authentication method.

Table 32.13 Specifications for ID code protection

| Operating mode on boot up  | ID code  | State of protection | Operations on connection with the programmer or on-chip debugger  |
|--|--|---------------------|---|
| Serial programming mode (SCI boot mode) On-chip debug mode (SWD boot mode) | 0xFF,, 0xFF (all bytes 0xFF)   | Protection disabled | The ID code is not checked, the ID code always matches, and the connection to the serial programmer or on-chip debugger*1 is permitted.   |
|  | Bit [127] = 1, bit [126] = 1, and at least one of all 16 bytes is not 0xFF | Protection enabled  | Matching ID code indicates that authentication is complete and connection to the serial programmer or the on-chip debugger is permitted.  Mismatching ID code indicates transition to the ID code protection wait state.  When the ID code sent from the serial programmer or the on-chip debugger is ALERASE in ASCII code (0x414C_6552_4153_45FF_FFFF_FFFFFFFFFFFFFFFFFFFFFFFFFFF |
|  | Bit [127] = 1 and bit [126] = 0  | Protection enabled  | Matching ID code indicates that authentication is complete and connection to the serial programmer or the on-chip debugger is permitted.  Mismatching ID code indicates transition to the ID code protection wait state.  |
|  | Bit [127] = 0  | Protection enabled  | The ID code is not checked, the ID code is always mismatching, the connection to the serial programmer or the on-chip debugger is prohibited.  When the ID code sent from the on-chip debugger is ALERASE in ASCII code (0x414C_6552_4153_45FF_FFFF_FFFFFFFFFFFFFFFFFFFFFFFFFFF   |

Note 1. Never send the ID code from on-chip debugger. Or send ID code 0xFF, ..., 0xFF (all bytes 0xFF) from on-chip debugger.

#### 32.6 Overview of Functions

By using a dedicated flash-memory programmer to program the on-chip flash memory through a serial interface (serial programming mode) or through SWD interface (on-chip debug mode), the device can be programmed before or after it is mounted on the target system. Additionally, security functions to prohibit overwriting of the user program prevent tampering by third parties.

Programming by the user program (self-programming) is available for applications that might require updating after system manufacturing or shipment. Protection features for safely overwriting the flash memory area are also provided. Additionally, interrupt processing during self-programming is supported so that programming can proceed while processing external communications and other functions. Table 32.14 lists the programming methods and the associated operating modes.

Table 32.14 Programming methods

| Programming method | Functional overview  | Operating mode          |
|--------------------|--|-------------------------|
| Serial programming | A dedicated flash-memory programmer connected through the SCI interface can program the on-board flash memory after the device is mounted on the target system.  | Serial programming mode |
|                    | A dedicated flash-memory programmer connected through the SCI interface and a dedicated programming adapter board allow off-board programming of the flash memory, before it is mounted on the target system.  |                         |
| Self-programming   | A user program written to memory in advance of serial programming execution can also program the flash memory. The background operation capability makes it possible to fetch instructions or otherwise read data from code flash memory while the data flash memory is programming. As a result, a program resident in code flash memory can program data flash memory. | Normal operating mode   |
| SWD programming    | A dedicated flash-memory programmer or an on-chip debugger connected through SWD can program the on-board flash memory after the device is mounted on the target system.   | On-chip debug mode      |
|                    | A dedicated flash-memory programmer or an on-chip debugger connected through SWD and a dedicated programming adapter board allow off-board programming of the flash memory, before it is mounted on the target system.   |                         |

Table 32.15 lists the functions of the on-chip flash memory. Use serial programmer commands for serial programming. For self-programming, use the programming commands to read the on-chip flash memory or run the user program.

Table 32.15 Basic functions

|                          |  | Availability   |  |
|--------------------------|--|--|--|
| Function                 | Functional overview  | Serial programming                                       | Self-programming   |
| Blank check              | Checks a specified block to ensure that writing to it has not already proceeded.   | Not supported  | Supported  |
| Block erasure            | Erases the memory contents in the specified block  | Supported  | Supported  |
| Programming              | Writes to the specified address  | Supported  | Supported  |
| Read                     | Reads data programmed in the flash memory  | Supported  | Not supported (read by user program is possible)         |
| ID code check            | Compares the ID code sent by the host with the code stored in the code flash memory. If the two match, the FCB enters the wait state for programming and erasure commands from the host. | Supported  | Not supported (ID authentication is not performed)       |
| Security configuration   | Configures the protection of security function (Access window and Start-up area selection)   | Supported with conditions (see section 32.9. Protection) | Supported with conditions (see section 32.9. Protection) |
| Protection configuration | Configures the access window for flash area protection in the code flash memory  | Supported  | Supported  |

The on-chip flash memory supports the ID code check function. Authentication of ID code check is a security function for use with serial programming and with SWD programming. Table 32.16 lists the security functions supported by the on-chip flash memory, and Table 32.17 lists the available operations and security settings.

Table 32.16 Security functions

| Function          | Description   |
|-------------------|---|
| ID authentication | The result of ID authentication can be used to control the connection of a serial programmer for serial programming |

Table 32.17 Available operations and security settings

|                   | All security settings and erasure, programming, a   | Constraints on the security   |  |
|-------------------|---|---|--|
| Function          | Serial programming and on-chip debug mode   | Self-programming mode   | setting configuration  |
| ID authentication | When the ID codes do not match: Block erasure commands: not supported Programming commands: not supported Read commands: not supported Security configuration commands: not supported Protection configuration commands: not supported.  When the ID codes match: Block erasure commands: supported Programming commands: supported Read commands: supported Security configuration commands: supported Protection configuration commands: supported. | Blank check: supported     Block erasure: supported     Programming: supported     Security configuration: supported     Protection configuration: supported. | ID authentication is not performed in the Self-programming mode. |

# 32.6.1 Configuration Area Bit Map

The bits used for ID authentication, startup area select, access window protection, and security configuration functions are mapped in Figure 32.5. The boot program must use these bits as hexadecimal data.




Figure 32.5 Configuration area bit map

# 32.6.2 Startup Area Select

The startup area select function allows the boot program to be safely updated. The startup area is 8 KB of space located in the user area. The FCB controls the address of the startup area based on the Startup Area Select Flag (BTFLG) that is located in the configuration area which names as AWS register. The startup area can be locked by the FSPR bit.

Figure 32.6 shows an overview of the startup program protection.




Figure 32.6 Overview of startup program protection

# 32.6.3 Protection by Access Window

Issuing the program or block erase command to a flash memory area outside of the access window results in the command-locked state. The access window is only valid in the user area of the code flash memory. The access window provides protection in self-programming, serial programming, and on-chip debug modes. Figure 32.7 shows an overview of flash area protection.

The access window is specified in both the FAWS [10:0] and FAWE [10:0] bits. See section 6.2.4. AWS: Access Window Setting Register. Setting of the FAWE[10:0] and FAWS[10:0] bits in various conditions is described as follows:

- FAWE [10:0] = FAWS [10:0]: The P/E command can execute anywhere in the user area of the code flash memory
- FAWE [10:0] > FAWS [10:0]: The P/E command can only execute in the window from the block pointed to by the FAWS bits to one block lower than the block pointed to by the FAWE[10:0] bits
- FAWE [10:0] < FAWS [10:0]: The P/E command cannot execute anywhere in the user area of the code flash memory.




Figure 32.7 Flash area protection overview

# 32.7 Programming Commands

The FCB controls the programming commands.

### 32.8 Suspend Operation

The forced stop command forces the blank check command, the block erase command, or the chip erase command to stop. When a forced stop is executed, the stopped address values are stored in the registers. The command can restart from the stopped address after a reset to the registers for command execution by copying the saved addresses.

If a forced stop is executed during chip erase command, execute the chip erase command again and then restart.

#### 32.9 Protection

The types of protection provided include:

- Software protection
- Error protection
- Boot program protection.

### 32.9.1 Startup Program Protection

When programming of the startup area is interrupted by temporary blackout, the startup program may not be successfully programmed and the user program may not start properly.

This problem can be avoided by programming the startup program without erasing the existing startup program using the startup program protection.

Figure 32.8 shows an overview of the Startup Program Protection. In this figure, the default area indicates the 8-KB region from the start address and the alternate area indicates the next 8-KB region.




Figure 32.8 Overview of the Startup Program Protection

#### 32.9.2 Area Protection

Area protection enables rewriting for only selected blocks (access window) in the user area and disables programming for the other blocks. Data flash is not protected by the access window.

Select the start block and end block to set the access window. The access window is changeable and valid in programming mode (boot mode, self-programming mode, and OCD mode).

Figure 32.9 shows an overview of area protection.




Figure 32.9 Area Protection Overview

## 32.10 Serial Programming Mode

The serial programming mode includes:

• Boot mode with SCI9

Table 32.18 lists the I/O pins of the flash memory-related modules.

Table 32.18 I/O pins of flash memory-related modules

| Pin name  | I/O    | Applicable modes                        | Function   |
|-----------|--------|---|--|
| MD        | Input  | SCI boot mode (serial programming mode) | Selection of operating mode                              |
| P110/RXD9 | Input  | SCI boot mode                           | For host communication, to receive data through the SCI  |
| P109/TXD9 | Output |   | For host communication, to transmit data through the SCI |

Note: Serial programming mode is not executed when security MPU is enabled.

#### 32.10.1 SCI Boot Mode

In boot mode, the host sends control commands and data for programming, and the code flash memory and data flash memory areas are programmed or erased accordingly. An on-chip SCI handles transfers between the host and the MCU in asynchronous mode. Tools for transmission of control commands and the data for programming must be prepared in the host.

When the MCU is activated in boot mode, the embedded program for serial programming is executed. This program automatically adjusts the bit rate of the SCI and controls programming and erasure by receiving control commands from the host.

Figure 32.10 shows the system configuration for operations in boot mode.




Figure 32.10 System configuration in SCI boot mode

#### 32.11 Using a Serial Programmer

A dedicated flash memory programmer can be used to program the flash memory in serial programming mode.

### 32.11.1 Serial Programming

The MCU is mounted on the system board for serial programming. A connector to the board allows programming by the flash memory programmer.

Figure 32.11 shows the environment recommended by Renesas for programming the flash memory of the MCU with data.




Figure 32.11 Environment for writing programs to the flash memory

## 32.12 Self-Programming

## 32.12.1 Overview

The MCU supports programming of the flash memory by the user program. The programming commands can be used with user programs for writing to the code and data flash memory. This enables updates to the user programs and overwriting of constant data fields.

In self-programming, it is necessary to supply a stable HOCO clock to the flash memory in order to generate the program voltage and erase voltage. Therefore, in case that the HOCO is stopped where another clock source is selected as the system clock, it is necessary to start the HOCO operation and ensure that the oscillation is in a stable state before executing

the self-programming. For details of HOCO clock oscillation stabilization check, see section 8.2.8. OSCSF: Oscillation Stabilization Flag Register.

The background operation facility makes it possible to execute a program from the code flash memory to program the data flash memory under the conditions shown in Figure 32.12. This program can also be copied in advance to and executed from the internal SRAM. When executing from the internal SRAM, this program can also program the code flash memory area.




Figure 32.12 Schematic view of self-programming

### 32.12.2 Background Operation

Background operation can be used when a combination of the flash memory for writing and reading is as listed in Table 32.19.

Table 32.19 Conditions under which background operation is available

| Product      | Writable range    | Readable range    |
|--------------|-------------------|-------------------|
| All products | Data flash memory | Code flash memory |

#### 32.13 Programming and Erasure

The code flash and data flash can be programmed and erased by changing the mode of the dedicated sequencer for programming and erasure, and by issuing commands for programming and erasure.

The mode transitions and commands required to program or erase the code flash and data flash are described in the sections that follow. The descriptions apply in common to boot mode and single-chip mode.

#### 32.13.1 Sequencer Modes

The sequencer has four modes and transitions between modes occur by writing to the FENTRYR or DFLCTL register, or by issuing commands to set the FPMCR register. Figure 32.13 shows mode transitions of the flash memory.




Figure 32.13 Mode transitions of the flash memory

#### 32.13.1.1 Data Flash Access Disable Mode

Data flash access disable mode is to disable access to the data flash. Issuing a reset causes this mode. The data flash transitions to read mode by setting the DFLCTL.DFLEN bit to 1.

#### 32.13.1.2 Read Mode

Read mode is used for high-speed reading of the code flash and data flash.

#### (1) Code Flash and Data Flash Read Mode

This mode is used for reading the code flash and data flash. The sequencer enters this mode when the FENTRYR.FENTRYO bit is set to 0 while the FENTRYR.FENTRYD bit set to 0.

#### 32.13.1.3 P/E Modes

#### (1) Code Flash P/E Mode

The code flash P/E mode is used for programming and erasure of the code flash. The sequencer enters this mode when the FENTRYR.FENTRYD bit is set to 0 while the FENTRYR.FENTRYO bit set to 1. In this mode, it is not possible to access the data flash.

#### (2) Data Flash P/E Mode

The data flash P/E mode is used for programming and erasure of the data flash. High-speed reading from the code flash is possible. The sequencer enters this mode when the FENTRYR.FENTRY0 bit is set to 0 while the FENTRYR.FENTRYD bit is set to 1.

## 32.13.2 Software Commands

Software commands consist of commands for programming and erasure, and commands for programming startup program area information and access window information. Table 32.20 lists the software commands for use with the flash memory.

Table 32.20 Software Commands

| Command                                       | Function   |
|---|--|
| Program                                       | Code flash programming (4 bytes) Data flash programming (1 byte)   |
| Block erase                                   | Code flash/data flash erasure  |
| Chip erase                                    | Code flash/data flash erasure  |
| Consecutive read                              | Read the specified area during code flash P/E mode or data flash P/E mode  |
| Blank check                                   | Check whether the specified area is blank. Confirm that data is not programmed in the area. This command does not guarantee whether the area remains erased. |
| Startup area information and security program | Set the FSPR or the SASMF to the extra area  |
| Access window information program             | Set the access window used for area protection to the extra area   |
| OCDID program                                 | Set the OCDID to the extra area  |

# 32.13.3 Software Command Usage

The following sections describe the usage of each software command.

#### (1) Switching from Data Flash Access Disable Mode to Read Mode

It is necessary to enter the code flash/data flash read mode from the data flash access disable mode. Figure 32.14 shows the procedure for entering the code flash/data flash read mode from the data flash access disable mode.




Figure 32.14 Mode transitions to read mode from data flash access disable mode

### (2) Switching to Code Flash P/E Mode

It is necessary to enter the code flash P/E mode by setting the FENTRY0 bit of the FENTRYR register before executing the software command for the code flash. Figure 32.15 shows the procedure for entering code flash P/E Mode.




Figure 32.15 Procedure for changing from read mode to code flash P/E mode

It is necessary to enter the data flash P/E mode by setting the FENTRYD bit of the FENTRYR register before executing the software command for the data flash. Figure 32.16 shows the procedure for entering to the data flash P/E Mode.




Figure 32.16 Procedure for changing from read mode to data flash P/E mode

## (3) Switching the Code Flash or Data Flash P/E Mode to Read Mode




Figure 32.17 Procedure for changing from code flash P/E mode to read mode




Figure 32.18 Procedure for changing from data flash P/E mode to read mode

### (4) Flowchart for programming the code flash or the data flash

The following figures describe the flow for programming the code flash or the data flash.




Figure 32.19 Flowchart for programming of the code flash




Figure 32.20 Flowchart for programming of the data flash




Figure 32.21 Flowchart for consecutive programming of the code flash




Figure 32.22 Flowchart for consecutive programming of the data flash




Figure 32.23 Flowchart for the code flash block erase procedure




Figure 32.24 Flowchart for the data flash block erase procedure




Figure 32.25 Flowchart for the code flash chip erase procedure




Figure 32.26 Flowchart for the data flash chip erase procedure




Figure 32.27 Flowchart for the code flash blank check procedure




Figure 32.28 Flowchart for the data flash blank check procedure

(5) Startup Area Information and FSPR Program/Access Window Information Program/OCDID information Program

Figure 32.29 is a simple flowchart of the procedure for the startup area information and FSPR program/access window information program/OCDID information program.




Figure 32.29 Simple flowchart for the procedure for Startup Area Information and FSPR Program/Access Window Information Program/OCDID information Program

Set the FSPR bit after programing of the startup area information and the access window information. If the FSPR bit is set before programing of the startup area information and the access window information, the programming cannot be performed because of the security function in the FSPR. When programming using the hex file, programming in the ascending order of the address. In this case, the FSPR bit is written before the access window information. Therefore, divide the hex file for FSPR into another file, and use it after setting the access window information.

# (6) Consecutive Read

Figure 32.30 shows a simple flowchart for the consecutive read procedure.






Figure 32.30 Simple flowchart for the consecutive read procedure

#### (7) Forced Stop by Software Command

Figure 32.31 shows a simple flowchart for the forced stop procedure to stop the blank check command, the block erase, or the chip erase command forcibly. When the forced stop command is executed, FEAMH/FEAML registers store the stopped address value. For the blank check command, the blank check can restart from the stopped address by copying the value of FEAMH/FEAML registers to FSARH/FSARL registers, respectively.




Figure 32.31 Simple flowchart for the forced stop procedure

## 32.14 Reading the Flash Memory

#### 32.14.1 Reading the Code Flash Memory

No special settings are required to read the code flash memory in Normal mode. Data can be read by accessing the addresses in the code flash memory. When reading code flash memory that is erased but not yet reprogrammed, such as code flash memory in the non-programmed state, all bits are read as 1s.

#### 32.14.2 Reading the Data Flash Memory

No special settings are required to read the data flash memory in Normal mode except when issuing a reset that causes the data flash access disable mode to disable reading. In this case, the application must transfer back to the data flash read mode. When reading data flash memory that is erased but not yet reprogrammed, such as data flash in the non-programmed state, all bits are read as 1s.

#### 32.15 Usage Notes

## 32.15.1 Erase Suspended Area

Data in areas where an erase operation is suspended is undefined. To avoid malfunctions caused by reading undefined data, do not execute commands and read data in the area where erase operation is suspended.

#### 32.15.2 Constraints on Additional Writes

Other than the configuration area, no other area can be written to twice. After a write to a flash memory area is complete, erase the area before attempting to overwrite data in that area. The configuration area can be overwritten.

## 32.15.3 Reset during Programming and Erasure

If inputting a reset from the RES pin, release the reset after a reset input time of at least  $t_{RESW}$ . See section 36.3.3. Reset Timing within the range of the operating voltage defined in the electrical characteristics.

The IWDT reset and software reset do not require a t<sub>RESW</sub> input time.

### 32.15.4 Non-Maskable Interrupt Disabled during Programming and Erasure

When a non-maskable interrupt \*1 occurs during a programming or erasure operation, the vectors are fetched from the code flash memory, and undefined data is read. Therefore, do not generate a non-maskable interrupt during programming and erasure operations in the code flash memory. This constraint applies only to the code flash memory.

Note 1. A non-maskable interrupt is an NMI pin interrupt, oscillation stop detection interrupt, WDT underflow or refresh error, IWDT underflow or refresh error, voltage monitor 1 interrupt, voltage monitor 2 interrupt, SRAM parity error, MPU bus slave error, MPU bus master error, or CPU stack pointer monitor.

### 32.15.5 Location of Interrupt Vectors during Programming and Erasure

When an interrupt occurs during a programming and erasure operation, the vector can be fetched from the code flash memory as default setting. To avoid fetching the vector from the code flash memory, set the destination for fetching interrupt vectors to an area other than the code flash memory with the interrupt table.

### 32.15.6 Programming and Erasure in Subosc-Speed Operating Mode

Do not program or erase the flash memory when subosc-speed operating mode is selected in the SOPCCR register for low-power consumption functions.

# 32.15.7 Abnormal Termination during Programming and Erasure

When the voltage exceeds the range of the operating voltage during a programming and erasure operation, or when a programming or erasure operation did not complete successfully because of a reset or prohibited actions as described in section 32.15.8. Actions Prohibited during Programming and Erasure, erase the area again.

#### 32.15.8 Actions Prohibited during Programming and Erasure

To prevent damage to the flash memory, comply with the following instructions during programming and erasure:

- Do not use an MCU power supply that is outside the operating voltage range
- Do not update the OPCCR.OPCM[1:0] bits value
- Do not update the SOPCCR.SOPCM bit value
- Do not change the division ratio of the system clock (ICLK)
- Do not place the MCU in Software Standby mode
- Do not access the data flash memory during a program or erase operation to the code flash memory
- Do not change the data flash access control setting during a program or erase operation to the data flash memory.

# 32.15.9 Flash-IF clock (ICLK) during Program/Erase

For programming/erasure by self-programming, it is necessary to specify an integer frequency by setting the Flash Initial Setting Register (FISR).



RA2E2 User's Manual 33. AES Engine

# 33. AES Engine

#### 33.1 Overview

Table 33.1 shows specifications of the AES engine.

Table 33.1 AES engine specifications

| Parameter         | Description                  | Description                  |  |  |  |  |  |
|-------------------|------------------------------|------------------------------|--|--|--|--|--|
| Algorithm         | AES                          | AES                          |  |  |  |  |  |
| Maximum frequency | 32 MHz                       | 32 MHz                       |  |  |  |  |  |
| Key length        | 128 bits, 256 bits           | 128 bits, 256 bits           |  |  |  |  |  |
| Data block length | 128 bits                     | 128 bits                     |  |  |  |  |  |
| Chaining          | 128-bit key                  | ECB, CBC, CTR                |  |  |  |  |  |
|                   | 256-bit key                  | 256-bit key ECB, CBC, CTR    |  |  |  |  |  |
| Processing speed  | Key length 128 bits: 32 Mbps | ey length 128 bits: 32 Mbps  |  |  |  |  |  |
|                   | Key length 256 bits: 17 Mbps | Key length 256 bits: 17 Mbps |  |  |  |  |  |

Note: Regarding the public release of this information, a non-disclosure agreement is required. For details, contact your Renesas sales office.

#### 33.2 Module Construction

Figure 33.1 shows module construction of AES engine.




Figure 33.1 Module construction of AES engine

# 34. True Random Number Generator (TRNG)

#### 34.1 Overview

Table 34.1 shows specifications of the TRNG (True Random Number Generator).

Table 34.1 TRNG specifications

| Parameter             | Description                              |
|-----------------------|--|
| Frequency             | 32 MHz (max)                             |
| SEED generation speed | 0.1 to 10 Mbps of 32-bit SEED generation |
| Buffering             | None                                     |
| Interface             | 8-bit read + 8-bit write/1 clock         |

Encrypt the SEED generated by the TRNG to use it as a random number (true random number).

The data generated by testing a SEED itself and a random number which is generated from a SEED (using the continuous random number generator test described in NIST FIPS140-2) are the same by a fixed probability according to the bit length of the two generated random numbers.

The probability that a random number of a comparative target is identical in the nth bit (the theoretical value) is  $1/2^n$ .

Note: Regarding the public release of this information, a non-disclosure agreement is required. For details, contact your Renesas sales office.

# 35. Internal Voltage Regulator

## 35.1 Overview

The MCU includes one internal voltage regulator:

• Linear regulator (LDO)

This regulator supplies voltage to all internal circuits and memory except for I/O and analog domains.

# 35.2 Operation

Table 35.1 lists the LDO pin settings, and Figure 35.1 shows the LDO settings.

Table 35.1 LDO pin

| Pins | Setting descriptions   |
|------|--|
| VCC  | <ul> <li>Connect the pin to the system power supply.</li> <li>Connect the pin to VSS through a 0.1-µF multilayer ceramic capacitor. Place the capacitor close to the pin.</li> </ul> |
| VCL  | Connect the pin to VSS through a 4.7-µF multilayer ceramic capacitor. Place the capacitor close to the pin.  |




Figure 35.1 LDO settings

## 36. Electrical Characteristics

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

$$VCC^{*1} = 1.6 \text{ to } 5.5 \text{ V}, VREFH0 = 1.6 \text{ V to VCC}$$

$$VSS = VREFL0 = 0 V$$
,  $Ta = T_{opt}$ 

Note 1. The typical condition is set to VCC = 3.3 V.

Figure 36.1 shows the timing conditions.




Figure 36.1 Input or output timing measurement conditions

The measurement conditions of the timing specifications for each peripheral are recommended for the best peripheral operation. However, make sure to adjust driving abilities for each pin to meet the conditions of your system.

Each function pin used for the same function must select the same drive ability. If the I/O drive ability of each function pin is mixed, the AC characteristics of each function are not guaranteed.

#### 36.1 Absolute Maximum Ratings

Table 36.1 Absolute maximum ratings

| Parameter                     |                                | Symbol           | Value                                    | Unit |
|-------------------------------|--------------------------------|------------------|--|------|
| Power supply voltage          |                                | VCC              | -0.5 to +6.5                             | V    |
| Input voltage                 | 5V-tolerant ports*1            | V <sub>in</sub>  | -0.3 to +6.5                             | V    |
|                               | Others                         | V <sub>in</sub>  | -0.3 to VCC + 0.3                        | V    |
| Reference power supply        | Reference power supply voltage |                  | -0.3 to +6.5                             | V    |
| Analog input voltage          |                                | V <sub>AN</sub>  | -0.3 to VCC + 0.3                        | V    |
| Operating temperature*2 *3 *4 |                                | T <sub>opr</sub> | -40 to +85<br>-40 to +105<br>-40 to +125 | °C   |
| Storage temperature           |                                | T <sub>stg</sub> | -55 to +140                              | °C   |

Note 1. Ports P400 and P401 are 5V-tolerant.

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up might cause malfunction and the abnormal current that passes in the device at this time might cause degradation of internal elements.

- Note 2. See section 36.2.1. Tj/Ta Definition.
- Note 3. Contact Renesas Electronics sales office for information on derating operation under Ta = +85°C to +125°C.

  Derating is the systematic reduction of load for improved reliability.
- Note 4. The upper limit of the operating temperature is 85°C, 105°C or 125°C, depending on the product. For details, see section 1.3. Part Numbering.

Caution: Permanent damage to the MCU may result if absolute maximum ratings are exceeded.

To preclude any malfunctions due to noise interference, insert capacitors with high frequency characteristics between the VCC and VSS pins, and between the VREFH0 and VREFL0 pins when VREFH0 is selected as the high potential reference voltage for the ADC12. Place capacitors of the following value as close as possible to every power supply pin and use the shortest and heaviest possible traces:

- VCC and VSS: about 0.1 μF
- VREFH0 and VREFL0: about 0.1 μF

Also, connect capacitors as stabilization capacitance.

Connect the VCL pin to a VSS pin by a 4.7 µF capacitor. Each capacitor must be placed close to the pin.

Table 36.2 Recommended operating conditions

| Parameter                    | Symbol | Min       | Тур | Max | Unit |   |
|------------------------------|--------|-----------|-----|-----|------|---|
| Power supply voltages        | vcc    | 1.6       | _   | 5.5 | ٧    |   |
|                              | VSS    | _         | 0   | _   | V    |   |
| Analog power supply voltages | VREFH0 | 1.6       | _   | vcc | ٧    |   |
|                              | VREFL0 | Reference |     | 0   | _    | V |

#### 36.2 DC Characteristics

# 36.2.1 Tj/Ta Definition

Table 36.3 DC characteristics

Conditions: Products with operating temperature (Ta) -40 to +125°C

| Parameter                        | Symbol | Тур | Max*1             | Unit | Test conditions   |
|----------------------------------|--------|-----|-------------------|------|---|
| Permissible junction temperature | Тј     | _   | 140<br>125<br>105 | °C   | High-speed mode<br>Middle-speed mode<br>Low-speed mode<br>Subosc-speed mode |

Note: Make sure that Tj = T<sub>a</sub> +  $\theta$ ja × total power consumption (W), where total power consumption = (VCC - V<sub>OH</sub>) ×  $\Sigma$ I<sub>OH</sub> + V<sub>OL</sub> ×  $\Sigma$ I<sub>OL</sub> + I<sub>CC</sub>max × VCC.

Note 1. The upper limit of operating temperature is 85°C, 105°C or 125°C depending on the product. For details, see section 1.3. Part Numbering. If the part number shows the operation temperature at 85°C, then the maximum value of Tj is 105°C, If the part number shows the operation temperature at 105°C, then the maximum value of Tj is 125°C, otherwise it is 140°C.

# 36.2.2 I/O V<sub>IH</sub>, V<sub>IL</sub>

Table 36.4 I/O V<sub>IH</sub>, V<sub>IL</sub>

Conditions: VCC = 1.6 to 5.5 V

| Parameter | Ports & Fund         | ctions                   | Symbol             | Min        | Max        | Unit               | Test Conditions    |            |   |  |
|-----------|----------------------|--------------------------|--------------------|------------|------------|--------------------|--------------------|------------|---|--|
| Input     | Input ports pi       | ns                       | V <sub>IH</sub>    | VCC0 × 0.8 | _          | V                  | _                  |            |   |  |
| voltage   |                      |                          | V <sub>IL</sub>    | _          | VCC0 × 0.2 |                    |                    |            |   |  |
|           | 5V-tolerant po       | orts*3                   | V <sub>IH</sub>    | VCC × 0.8  | 5.8        | 1                  |                    |            |   |  |
|           |                      |                          | V <sub>IL</sub>    | _          | VCC × 0.2  | 1                  |                    |            |   |  |
|           | RES, NMI, IR         | RQ                       | V <sub>IH</sub>    | VCC × 0.8  | <u> </u>   | 1                  |                    |            |   |  |
|           |                      |                          | V <sub>IL</sub>    | _          | VCC × 0.2  | 1                  |                    |            |   |  |
|           |                      |                          | $\Delta V_T^{*5}$  | VCC × 0.10 | <u> </u>   |                    | VCC = 2.7 to 5.5 V |            |   |  |
|           | Peripheral functions |                          |                    | VCC × 0.05 | _          |                    | VCC = 1.6 to 2.7 V |            |   |  |
|           |                      | AGTW, GPT,               | V <sub>IH</sub>    | VCC × 0.8  | _          |                    | _                  |            |   |  |
|           |                      | SPI, Others*4            | V <sub>IL</sub>    | _          | VCC × 0.2  |                    |                    |            |   |  |
|           |                      |                          |                    |            |            |                    | ΔV <sub>T</sub> *5 | VCC × 0.10 | _ |  |
|           |                      |                          |                    | VCC × 0.05 | _          |                    | VCC = 1.6 to 2.7 V |            |   |  |
|           |                      | I3C (except for SMBus)*1 | V <sub>IH</sub>    | VCC × 0.7  | 5.8        | _                  | _                  |            |   |  |
|           |                      |                          | V <sub>IL</sub>    | _          | VCC × 0.3  |                    |                    |            |   |  |
|           |                      |                          | ΔV <sub>T</sub> *5 | VCC × 0.10 | _          |                    | VCC = 2.7 to 5.5 V |            |   |  |
|           |                      |                          |                    | VCC × 0.05 | _          |                    | VCC = 1.6 to 2.7 V |            |   |  |
|           | 13C                  | V <sub>IH</sub>          | 2.2                | -          |            | VCC = 3.6 to 5.5 V |                    |            |   |  |
|           | (SMBus)*2            | V <sub>IL</sub>          | 2.0                | _          |            | VCC = 2.7 to 3.6 V |                    |            |   |  |
|           |                      | V <sub>IL</sub>          | _                  | 0.8        |            | VCC = 3.6 to 5.5 V |                    |            |   |  |
|           |                      |                          | V <sub>IL</sub>    | _          | 0.5        |                    | VCC = 2.7 to 3.6 V |            |   |  |

Note 1. SCL0\_A, SDA0\_A (total 2 pins)

Note 2. SCL0\_A, SDA0\_A (total 2 pins)

Note 3. P400, P401 (total 2 pins)

Note 4. See section 17.6. Peripheral Select Settings for Each Product.

Note 5. I/O Port with ΔVT has Schmitt Trigger capability when PMR = 1 or ISEL = 1. For peripheral selection, see section 17.6. Peripheral Select Settings for Each Product.

# 36.2.3 I/O I<sub>OH</sub>, I<sub>OL</sub>

Table 36.5 I/O I<sub>OH</sub>, I<sub>OL</sub> (1 of 2)

| Parameter                                      |                                 | Symbol          | Min | Тур | Max  | Unit | Test conditions |
|--|---------------------------------|-----------------|-----|-----|------|------|-----------------|
| Permissible output current (max value per pin) | Ports P010, P011,<br>P014, P015 | I <sub>OH</sub> | _   | _   | -4.0 | mA   |                 |
| Value per piri)                                |                                 | I <sub>OL</sub> | _   | _   | 8.0  | mA   |                 |
|  | Ports P400, P401                | I <sub>OH</sub> | _   | _   | -8.0 | mA   |                 |
|  |                                 | I <sub>OL</sub> | _   | _   | 15.0 | mA   |                 |
|  | Other outputl pins*1            | I <sub>OH</sub> | _   | _   | -4.0 | mA   |                 |
|  |                                 | I <sub>OL</sub> | _   | _   | 20.0 | mA   |                 |

Table 36.5 I/O I<sub>OH</sub>, I<sub>OL</sub> (2 of 2)

Conditions: VCC = 1.6 to 5.5 V

| Parameter                  |                         | Symbol                 | Min | Тур | Max | Unit | Test conditions    |
|----------------------------|-------------------------|------------------------|-----|-----|-----|------|--------------------|
| Permissible output current | Total of ports P400,    | ΣI <sub>OH (max)</sub> | _   | _   | -16 | mA   | VCC = 2.7 to 5.5 V |
| (max value total pins)*1   | P401                    |                        | _   | _   | -2  |      | VCC = 1.8 to 2.7 V |
|                            |                         |                        | _   | _   | -1  |      | VCC = 1.6 to 1.8 V |
|                            |                         | ΣI <sub>OL (max)</sub> | _   | _   | 30  |      | VCC = 2.7 to 5.5 V |
|                            |                         |                        | _   | _   | 1.2 |      | VCC = 1.8 to 2.7 V |
|                            |                         |                        | _   | _   | 0.6 |      | VCC = 1.6 to 1.8 V |
|                            | Total of ports          | ΣI <sub>OH (max)</sub> | _   | _   | -16 | mA   | VCC = 2.7 to 5.5 V |
|                            | P010,P011,P014,P01      |                        | _   | _   | -4  |      | VCC = 1.8 to 2.7 V |
|                            |                         | -                      | _   | _   | -2  |      | VCC = 1.6 to 1.8 V |
|                            |                         | ΣI <sub>OL (max)</sub> | _   | _   | 32  |      | VCC = 2.7 to 5.5 V |
|                            |                         |                        | _   | _   | 2.4 |      | VCC = 1.8 to 2.7 V |
|                            |                         |                        | _   | _   | 1.2 |      | VCC = 1.6 to 1.8 V |
|                            | Total of other output   | ΣI <sub>OH (max)</sub> | _   | _   | -30 | mA   | VCC = 2.7 to 5.5 V |
|                            | ports                   |                        | _   | _   | -12 |      | VCC = 1.8 to 2.7 V |
|                            |                         |                        | _   | _   | -6  |      | VCC = 1.6 to 1.8 V |
|                            |                         | ΣI <sub>OL (max)</sub> | _   | _   | 50  |      | VCC = 2.7 to 5.5 V |
|                            |                         |                        | _   | _   | 9   |      | VCC = 1.8 to 2.7 V |
|                            |                         |                        | _   | _   | 4.5 |      | VCC = 1.6 to 1.8 V |
|                            | Total of all output pin | ΣI <sub>OH (max)</sub> | _   | _   | -30 | mA   | _                  |
|                            |                         | ΣI <sub>OL (max)</sub> | _   | _   | 80  |      | _                  |

Note 1. Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$ 

Total output current of pins =  $(-30.0 \times 0.7)/(80 \times 0.01) \cong -26.2 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

Caution: To protect the reliability of the MCU, the output current values should not exceed the values in Table 36.5.

# 36.2.4 I/O V<sub>OH</sub>, V<sub>OL</sub>, and Other Characteristics

Table 36.6 I/O V<sub>OH</sub>, V<sub>OL</sub> (1)

| Parameter |  | Symbol          | Min        | Тур | Max  | Unit | Test conditions           |
|-----------|--|-----------------|------------|-----|------|------|---------------------------|
| Output    | Ports P400, P401   | V <sub>OH</sub> | VCC - 0.27 | _   | _    | V    | I <sub>OH</sub> = -3.0 mA |
| voltage   |  | V <sub>OH</sub> | VCC - 0.8  | _   | _    | 1    | I <sub>OH</sub> = -8.0 mA |
|           | Output pins except for P400 and P401*1                         | V <sub>OH</sub> | VCC - 0.8  | _   | _    | 1    | I <sub>OH</sub> = -4.0 mA |
|           | Ports P400, P401   | V <sub>OL</sub> | _          | _   | 0.27 |      | I <sub>OL</sub> = 3.0 mA  |
|           |  | V <sub>OL</sub> | _          | _   | 0.4  |      | I <sub>OL</sub> = 9.0 mA  |
|           |  | V <sub>OL</sub> | _          | _   | 0.8  |      | I <sub>OL</sub> = 15.0 mA |
|           | P010, P011, P014, P015   | V <sub>OL</sub> | _          | _   | 0.8  |      | I <sub>OL</sub> = 8.0 mA  |
|           | Output pins except for P010, P011, P014, P015, P400 and P401*1 | V <sub>OL</sub> | _          |     | 1.2  |      | I <sub>OL</sub> = 20.0 mA |

Note 1. Except for Port P200 which is input port.

<sup>&</sup>lt;Example> Where n = 80% and  $I_{OH}$  = -30.0 mA

Table 36.7 I/O V<sub>OH</sub>, V<sub>OL</sub> (2)

Conditions: VCC = 2.7 to 4.0 V

| Parameter |  | Symbol          | Min        | Тур | Max  | Unit | Test conditions           |
|-----------|--|-----------------|------------|-----|------|------|---------------------------|
| Output    | Ports P400, P401                       | V <sub>OH</sub> | VCC - 0.27 | _   | _    | V    | I <sub>OH</sub> = -3.0 mA |
| voltage   |  | V <sub>OH</sub> | VCC - 0.8  | _   | _    | 1    | I <sub>OH</sub> = -8.0 mA |
|           | Output pins except for P400 and P401*1 | V <sub>OH</sub> | VCC - 0.8  | _   | _    | 1    | I <sub>OH</sub> = -4.0 mA |
|           | Ports P400, P401                       | V <sub>OL</sub> | _          | _   | 0.27 | 1    | I <sub>OL</sub> = 3.0 mA  |
|           |  |                 |            |     | 0.4  | 1    | I <sub>OL</sub> = 9.0 mA  |
|           |  |                 |            |     | 0.8  | 1    | I <sub>OL</sub> = 15 mA   |
|           | Output pins except for P400 and P401*1 | V <sub>OL</sub> | _          | _   | 0.8  |      | I <sub>OL</sub> = 8.0 mA  |

Note 1. Except for Ports P200, P214, and P215, which are input ports.

# Table 36.8 I/O $V_{OH}$ , $V_{OL}$ (3)

Conditions: VCC = 1.6 to 2.7 V

| Parameter         | Parameter     |                 | Min       | Тур | Max | Unit | Test conditions                                 |
|-------------------|---------------|-----------------|-----------|-----|-----|------|---|
| Output<br>voltage | Output pins*1 | -               | VCC - 0.5 | _   | _   | V    | I <sub>OH</sub> = -1.0 mA<br>VCC = 1.8 to 2.7 V |
|                   |               |                 | VCC - 0.5 | _   | _   |      | I <sub>OH</sub> = -0.5 mA<br>VCC = 1.6 to 1.8 V |
|                   | Output pins*1 | V <sub>OL</sub> | _         | _   | 0.4 |      | I <sub>OL</sub> = 0.6 mA<br>VCC = 1.8 to 2.7 V  |
|                   |               |                 | _         | _   | 0.4 |      | I <sub>OL</sub> = 0.3 mA<br>VCC = 1.6 to 1.8 V  |

Note 1. Except for Ports P200 which is input port.

### Table 36.9 I/O other characteristics

| Parameter                               |   | Symbol           | Min | Тур | Max | Unit | Test conditions   |
|---|---|------------------|-----|-----|-----|------|---|
| Input leakage current                   | RES, port P200  | I <sub>in</sub>  | _   | _   | 1.0 | μA   | V <sub>in</sub> = 0 V<br>V <sub>in</sub> = VCC              |
| Three-state leakage current (off state) | 5V-tolerant ports*1                                       | I <sub>TSI</sub> | _   | _   | 10  | μА   | V <sub>in</sub> = 0 V<br>V <sub>in</sub> = 5.8 V            |
|   | Other ports<br>(except for P200 and 5V-tolerant<br>ports) |                  | _   | _   | 1.0 |      | V <sub>in</sub> = 0 V<br>V <sub>in</sub> = VCC              |
| Input pull-up resistor                  | All ports<br>(except for P200)                            | R <sub>U</sub>   | 10  | 20  | 100 | kΩ   | V <sub>in</sub> = 0 V                                       |
| Input capacitance                       | P200  | C <sub>in</sub>  | _   | _   | 30  | pF   | V <sub>in</sub> = 0 V<br>f = 1 MHz<br>T <sub>a</sub> = 25°C |
|   | Other input pins  |                  | _   | _   | 15  |      |   |

Note 1. P400 and P401 (total 2 pins)

# 36.2.5 Operating and Standby Current

# Table 36.10 Operating and standby current (1) (1 of 2)

| Paramete  | r   |  |  |               | Symbol          | Typ*10 | Max | Unit   | Test<br>Conditions |
|-----------|---|--|--|---------------|-----------------|--------|-----|--------|--------------------|
| Supply    |   |  | All peripheral clocks                  | ICLK = 48 MHz | I <sub>CC</sub> | 3.90   | mA  | mA     | *7 *11             |
| current*1 | speed<br>mode*2   | mode   | disabled, CoreMark code executing from | ICLK = 32 MHz |                 | 2.85   | _   |        | *7                 |
|           |   |  | flash*5                                | ICLK = 16 MHz |                 | 1.75   | _   |        |                    |
|           |   |  | ICLK = 8 MHz                           |               | 1.20            | _      |     |        |                    |
|           | enabled, code executing from flash  Sleep All peripheral clocks | All peripheral clocks enabled, code executing from flash*5 | ICLK = 48 MHz                          |               | _               | 10.5   |     | *9 *11 |                    |
|           |   |  | All peripheral clocks                  | ICLK = 48 MHz |                 | 1.00   | _   |        | *7                 |
|           |   |  | ICLK = 32 MHz                          |               | 0.85            | _      |     | *7     |                    |
|           |   |  |  | ICLK = 16 MHz |                 | 0.65   | _   | 1      |                    |
|           |   |  |  | ICLK = 8 MHz  |                 | 0.60   | _   |        |                    |
|           |   |  | All peripheral clocks                  | ICLK = 48 MHz |                 | 3.90   | _   |        | *9                 |
|           | enable  | enabled <sup>*5</sup>                                      | ICLK = 32 MHz                          |               | 3.50            | _      |     | *8     |                    |
|           |   |  | ICLK = 16 MHz                          |               | 2.00            | _      |     |        |                    |
|           |   |  |  | ICLK = 8 MHz  |                 | 1.20   | _   | 7      |                    |
|           |   | Increase   | during BGO operation*6                 |               |                 | 2.05   | _   |        | _                  |

**Table 36.10** Operating and standby current (1) (2 of 2)

| Parametei                           | r                           |   |  |                   | Symbol          | Typ*10 | Max | Unit | Test<br>Conditions |
|-------------------------------------|-----------------------------|---|--|-------------------|-----------------|--------|-----|------|--------------------|
| Supply                              | Middle-                     | Normal  | All peripheral clocks  | ICLK = 24 MHz     | I <sub>CC</sub> | 2.15   | _   | mA   | *7                 |
| current*1                           | speed<br>mode <sup>*2</sup> |   | disabled, CoreMark code executing from flash*5                   | ICLK = 4 MHz      |                 | 0.80   | -   |      |                    |
|                                     |                             |   | All peripheral clocks<br>enabled, code<br>executing from flash*5 | ICLK = 24 MHz     |                 | _      | 7.0 |      | *8                 |
|                                     | Sleep                       | All peripheral clocks   | ICLK = 24 MHz  | 0.70              | _               |        | *7  |      |                    |
|                                     |                             | mode  | disabled*5   | ICLK = 4 MHz      |                 | 0.55   | _   |      |                    |
|                                     |                             |   | All peripheral clocks  | ICLK = 24 MHz     |                 | 2.70   | _   |      | *8                 |
|                                     |                             |   | enabled <sup>*5</sup>  | ICLK = 4 MHz      | ]               | 0.85   | _   |      |                    |
|                                     |                             | Increase  | during BGO operation*6   |                   |                 | 1.85   | _   |      | _                  |
| Low-<br>speed<br>mode <sup>*3</sup> | speed                       | mode disabled, CoreMark code executing from flash*5  All peripheral clocks enabled, code executing from flash*5 | ICLK = 2 MHz   |                   | 0.30            | _      | mA  | *7   |                    |
|                                     |                             |   | enabled, code  | ICLK = 2 MHz      |                 | _      | 2.0 |      | *8                 |
|                                     |                             |   |  | ICLK = 2 MHz      |                 | 0.11   | _   |      | *7                 |
|                                     |                             |   | All peripheral clocks enabled*5                                  | ICLK = 2 MHz      |                 | 0.30   | _   |      | *8                 |
|                                     | Subosc-<br>speed<br>mode*4  | Normal<br>mode  | All peripheral clocks<br>enabled, code<br>executing from flash*5 | ICLK = 32.768 kHz |                 | _      | 150 | μА   | *8                 |
|                                     | 535                         | Sleep<br>mode   | All peripheral clocks disabled*5                                 | ICLK = 32.768 kHz |                 | 1.00   | _   |      | *8                 |
|                                     |                             |   | All peripheral clocks enabled*5                                  | ICLK = 32.768 kHz |                 | 3.65   | _   |      | *8                 |

Note 1. Supply current is the total current flowing into VCC. Supply current values apply when internal pull-up MOSs are in the off state and these values do not include output charge/discharge current from any of the pins.

- Note 2. The clock source is HOCO. Note 3. The clock source is MOCO.
- Note 4. The clock source is LOCO.
- Note 5. This does not include BGO operation.
- Note 6. This is the increase for programming or erasure of the flash memory for data storage during program execution.
- Note 7. PCLKB and PCLKD are set to divided by 64.
- Note 8. PCLKB and PCLKD are the same frequency as that of ICLK.
- Note 9. PCLKB are set to be divided by 2 and PCLKD is the same frequency as that of ICLK.
- Note 10. VCC = 3.3 V.
- Note 11. The prefetch buffer is operating.

Table 36.11 Operating and standby current (2)

Conditions: VCC = 1.6 to 5.5 V

| Parameter |                |            |  | Symbol                 | Typ*3           | Max  | Unit | Test conditions |                        |  |      |    |  |  |
|-----------|----------------|------------|--|------------------------|-----------------|------|------|-----------------|------------------------|--|------|----|--|--|
| Supply    | Software       | Peripheral | All SRAMs                                  | T <sub>a</sub> = 25°C  | I <sub>CC</sub> | 0.2  | 1.3  | μΑ              | _                      |  |      |    |  |  |
| current*1 | Standby mode*2 | •          | (0x2000_4000<br>to                         | T <sub>a</sub> = 55°C  |                 | 0.4  | 3.7  |                 |                        |  |      |    |  |  |
|           |                |            | 0x2000_5FFF)<br>are on                     | T <sub>a</sub> = 85°C  |                 | 1.35 | 12   |                 |                        |  |      |    |  |  |
|           |                |            |  |                        |                 |      |      |                 | T <sub>a</sub> = 105°C |  | 3.05 | 42 |  |  |
|           |                |            |  | T <sub>a</sub> = 125°C |                 | 6.00 | 85   |                 |                        |  |      |    |  |  |
|           |                |            | Only 4 KB                                  | T <sub>a</sub> = 25°C  |                 | 0.2  | 1.3  |                 |                        |  |      |    |  |  |
|           |                |            | SRAM<br>(0x2000_4000<br>to<br>0x2000_4FFF) | T <sub>a</sub> = 55°C  |                 | 0.4  | 3.7  |                 |                        |  |      |    |  |  |
|           |                |            |  | T <sub>a</sub> = 85°C  |                 | 1.30 | 12   |                 |                        |  |      |    |  |  |
|           |                | is on      | T <sub>a</sub> = 105°C                     |                        | 2.85            | 42   | 1    |                 |                        |  |      |    |  |  |
|           |                |            |  | T <sub>a</sub> = 125°C |                 | 5.85 | 85   |                 |                        |  |      |    |  |  |

Note 1. Supply current is the total current flowing into VCC. Supply current values apply when internal pull-up MOSs are in the off state and these values do not include output charge/discharge current from any of the pins.

Table 36.12 Operating and standby current (3)

Conditions: VCC = 1.6 to 5.5 V

| Parameter                                  | Symbol   | Min                | Тур | Max | Unit | Test conditions |                        |
|--|--|--------------------|-----|-----|------|-----------------|------------------------|
| Analog power supply current                | During 12-bit A/D conversion (at high-speed A/D conversion mode) | I <sub>VCCAD</sub> | _   | _   | 1.44 | mA              | _                      |
|  | During 12-bit A/D conversion (at low-power A/D conversion mode)  |                    | _   | _   | 0.78 | mA              | _                      |
|  | Waiting for 12-bit A/D conversion (all units)*1                  |                    | _   | _   | 1.0  | μΑ              | _                      |
| Reference                                  | During 12-bit A/D conversion                                     | I <sub>REFH0</sub> | _   | _   | 120  | μΑ              | _                      |
| power supply<br>current                    | Waiting for 12-bit A/D conversion                                |                    | _   | _   | 60   | μΑ              | T <sub>a</sub> = 105°C |
| Surrent                                    |  |                    | _   | _   | 120  |                 | T <sub>a</sub> = 125°C |
| Temperature Sensor (TSN) operating current |  | I <sub>TNS</sub>   | _   | 95  | _    | μΑ              | _                      |

Note 1. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (ADC120 module-stop bit) is in the module-stop state.

## 36.2.6 VCC Rise and Fall Gradient and Ripple Frequency

Table 36.13 Rise and fall gradient characteristics

Conditions: VCC = 0 to 5.5 V

| Parameter       |   | Symbol | Min  | Тур | Max | Unit | Test conditions |
|-----------------|---|--------|------|-----|-----|------|-----------------|
| Power-on VCC    | ' '   |        | 0.02 | _   | 2   | ms/V | _               |
| rising gradient | Voltage monitor 0 reset enabled at startup*1 *2 |        |      |     | _   |      |                 |
|                 | SCI boot mode <sup>*2</sup>                     |        |      |     | 2   |      |                 |

Note 1. When OFS1.LVDAS = 0.

Note 2. At boot mode, the reset from voltage monitor 0 is disabled regardless of the value of OFS1.LVDAS bit.



Note 2. The IWDT and LVD are not operating.

Note 3. VCC = 3.3 V.

#### Table 36.14 Rising and falling gradient and ripple frequency characteristics

Conditions: VCC = 1.6 to 5.5 V

The ripple voltage must meet the allowable ripple frequency  $f_{r(VCC)}$  within the range between the VCC upper limit (5.5 V) and lower limit (1.6 V)

When the VCC change exceeds VCC ± 10%, the allowable voltage change rising and falling gradient dt/dVCC must be met.

| Parameter  | Symbol              | Min | Тур | Max | Unit | Test conditions                                  |
|--|---------------------|-----|-----|-----|------|--|
| Allowable ripple frequency                           | f <sub>r(VCC)</sub> | _   | _   | 10  | kHz  | Figure 36.2<br>V <sub>r (VCC)</sub> ≤ VCC × 0.2  |
|  |                     | _   | _   | 1   | MHz  | Figure 36.2<br>V <sub>r (VCC)</sub> ≤ VCC × 0.08 |
|  |                     | _   | _   | 10  | MHz  | Figure 36.2<br>V <sub>r (VCC)</sub> ≤ VCC × 0.06 |
| Allowable voltage change rising and falling gradient | dt/dVCC             | 1.0 | _   | _   | ms/V | When VCC change exceeds VCC ± 10%                |




Figure 36.2 Ripple waveform

## 36.2.7 Thermal Characteristics

Maximum value of junction temperature (Tj) must not exceed the value of section 36.2.1. Tj/Ta Definition.

Tj is calculated by either of the following equations.

- $Tj = Ta + \theta ja \times Total$  power consumption
- $Tj = Tt + \Psi jt \times Total power consumption$

Tj : Junction temperature (°C)

Ta: Ambient temperature (°C)

Tt: Top center case temperature (°C)

θja: Thermal resistance of "Junction"-to-"Ambient" (°C/W)

Ψjt: Thermal resistance of "Junction"-to-"Top center case" (°C/W)

- Total power consumption = Voltage × (Leakage current + Dynamic current)
- Leakage current of IO =  $\Sigma$  (IOL × VOL) / Voltage +  $\Sigma$  (|IOH| × |VCC VOH|) / Voltage
- Dynamic current of IO =  $\Sigma$  IO (Cin + Cload) × IO switching frequency × Voltage

Cin: Input capacitance

Cload: Output capacitance

Regarding  $\theta$ ja and  $\Psi$ jt, see Table 36.15.

Table 36.15 Thermal resistance

| Parameter          | Package      | Symbol | Value*1 | Unit | Test conditions              |
|--------------------|--------------|--------|---------|------|------------------------------|
| Thermal Resistance | 20-pin HWQFN | θја    | 25.7    | °C/W | JESD 51-2 and 51-7           |
|                    | 24-pin HWQFN |        | 24.7    |      | compliant                    |
|                    | 16-pin WLCSP |        | T.B.D   |      | JESD 51-2 and 51-9 compliant |
|                    | 20-pin HWQFN | Ψjt    | 0.31    | °C/W | JESD 51-2 and 51-7           |
|                    | 24-pin HWQFN |        | 0.30    |      | compliant                    |
|                    | 16-pin WLCSP | 1      | T.B.D   |      | JESD 51-2 and 51-9 compliant |

Note 1. The values are reference values when the 4-layer board is used. Thermal resistance depends on the number of layers or size of the board. For details, see the JEDEC standards.

### 36.3 AC Characteristics

## 36.3.1 Frequency

Table 36.16 Operation frequency in high-speed operating mode

Conditions: VCC = 1.8 to 5.5 V

| Parameter |                                      |              | Symbol | Min      | Тур | Max*5 | Unit |
|-----------|--------------------------------------|--------------|--------|----------|-----|-------|------|
|           | System clock (ICLK)*1*2*4            | 1.8 to 5.5 V | f      | 0.032768 | _   | 48    | MHz  |
| frequency | Peripheral module clock (PCLKB) *4   |              | _      | _        | 32  |       |      |
|           | Peripheral module clock (PCLKD)*3 *4 | 1.8 to 5.5 V |        | _        | _   | 64    |      |

- Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory. When using ICLK for programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.
- Note 2. The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.
- Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.
- Note 4. See section 8, Clock Generation Circuit for the relationship of frequencies between ICLK, PCLKB, and PCLKD.
- Note 5. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see Table 36.20.

Table 36.17 Operation frequency in middle-speed mode

| Parameter |                                      | Symbol       | Min | Тур      | Max*5 | Unit |     |
|-----------|--------------------------------------|--------------|-----|----------|-------|------|-----|
| Operation | System clock (ICLK)*1*2*4            | 1.8 to 5.5 V | f   | 0.032768 | _     | 24   | MHz |
| frequency |                                      | 1.6 to 1.8 V |     | 0.032768 | _     | 4    |     |
|           | Peripheral module clock (PCLKB) *4   | 1.8 to 5.5 V |     | _        | _     | 24   |     |
|           |                                      | 1.6 to 1.8 V |     | _        | _     | 4    |     |
|           | Peripheral module clock (PCLKD)*3 *4 | 1.8 to 5.5 V |     | _        | _     | 24   |     |
|           |                                      | 1.6 to 1.8 V |     | _        | _     | 4    |     |

- Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory. When using ICLK for programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.
- Note 2. The frequency accuracy of ICLK must be ± 1.0% while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.
- Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.
- Note 4. See section 8, Clock Generation Circuit for the relationship of frequencies between ICLK, PCLKB, and PCLKD.
- Note 5. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see Table 36.20.



Table 36.18 Operation frequency in low-speed mode

Conditions: VCC = 1.6 to 5.5 V

| Parameter |                                      |              | Symbol | Min | Тур | Max*5 | Unit |
|-----------|--------------------------------------|--------------|--------|-----|-----|-------|------|
|           | Cystem clock (IGER)                  |              |        |     | _   | 2     | MHz  |
| frequency | Peripheral module clock (PCLKB) *4   | 1.6 to 5.5 V |        | _   | _   | 2     |      |
|           | Peripheral module clock (PCLKD)*3 *4 | 1.6 to 5.5 V |        | _   | _   | 2     |      |

- Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory.
- Note 2. The frequency accuracy of ICLK must be ± 1.0% while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.
- Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.
- Note 4. See section 8, Clock Generation Circuit for the relationship of frequencies between ICLK, PCLKB, and PCLKD.
- Note 5. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see Table 36.20.

Table 36.19 Operation frequency in Subosc-speed mode

Conditions: VCC = 1.6 to 5.5 V

| Parameter |   |              |         | Min    | Тур     | Max     | Unit |
|-----------|---|--------------|---------|--------|---------|---------|------|
|           | System clock (ICLK)*1*3                         | f            | 27.8528 | 32.768 | 37.6832 | kHz     |      |
| frequency | Peripheral module clock (PCLKB) *3 1.6 to 5.5 V |              |         | _      | _       | 37.6832 |      |
|           | Peripheral module clock (PCLKD)*2 *3            | 1.6 to 5.5 V |         | _      | _       | 37.6832 |      |

- Note 1. Programming and erasing the flash memory is not possible.
- Note 2. The ADC12 cannot be used.
- Note 3. See section 8, Clock Generation Circuit for the relationship of frequencies between ICLK, PCLKB, and PCLKD.

## 36.3.2 Clock Timing

Table 36.20 Clock timing

| Parameter                                      | Symbol                                   | Min     | Тур      | Max     | Unit | Test conditions                      |
|--|--|---------|----------|---------|------|--------------------------------------|
| LOCO clock oscillation frequency               | f <sub>LOCO</sub>                        | 27.8528 | 32.768   | 37.6832 | kHz  | _                                    |
| LOCO clock oscillation stabilization time      | t <sub>LOCO</sub>                        | _       | <u> </u> | 100     | μs   | Figure 36.3                          |
| IWDT-dedicated clock oscillation frequency     | f <sub>ILOCO</sub>                       | 12.75   | 15       | 17.25   | kHz  | _                                    |
| MOCO clock oscillation frequency               | f <sub>MOCO</sub>                        | 6.8     | 8        | 9.2     | MHz  | _                                    |
| MOCO clock oscillation stabilization time      | t <sub>MOCO</sub>                        | _       | <u> </u> | 1       | μs   | _                                    |
| HOCO clock oscillation frequency*3             | f <sub>HOCO24</sub>                      | 23.76   | 24       | 24.24   | MHz  | Ta = -40 to 125°C<br>1.6 ≤ VCC ≤ 5.5 |
|  | f <sub>HOCO32</sub>                      | 31.68   | 32       | 32.32   |      | Ta = -40 to 125°C<br>1.6 ≤ VCC ≤ 5.5 |
|  | f <sub>HOCO48</sub>                      | 47.52   | 48       | 48.48   |      | Ta = -40 to 125°C<br>1.6 ≤ VCC ≤ 5.5 |
|  | f <sub>HOCO64</sub>                      | 63.36   | 64       | 64.64   |      | Ta = -40 to 125°C<br>1.6 ≤ VCC ≤ 5.5 |
| HOCO clock oscillation stabilization time*1 *2 | thoco24<br>thoco32<br>thoco48<br>thoco64 | _       | 6.7      | 7.7     | μs   | Figure 36.4                          |

Note 1. This is a characteristic when the HOCOCR.HCSTP bit is set to 0 (oscillation) in the MOCO stop state. When the HOCOCR.HCSTP bit is set to 0 (oscillation) during MOCO oscillation, this specification is shortened by 1 µs.

Note 2. Check OSCSF.HOCOSF to confirm whether stabilization time has elapsed.

Note 3. Accuracy at production test.




Figure 36.3 LOCO clock oscillation start timing




Figure 36.4 HOCO clock oscillation start timing (started by setting the HOCOCR.HCSTP bit)

## 36.3.3 Reset Timing

Table 36.21 Reset timing

| Parameter  | Symbol          | Min                 | Тур | Max  | Unit | Test conditions |             |
|--|-----------------|---------------------|-----|------|------|-----------------|-------------|
| RES pulse width  | At power-on     | t <sub>RESWP</sub>  | 10  | _    | _    | ms              | Figure 36.5 |
|  | Not at power-on | t <sub>RESW</sub>   | 30  | _    | _    | μs              | Figure 36.6 |
| Wait time after RES cancellation (at   | LVD0 enabled*1  | t <sub>RESWT</sub>  | _   | 0.9  | _    | ms              | Figure 36.5 |
| power-on)  | LVD0 disabled*2 | 1                   | _   | 0.2  | _    |                 |             |
| Wait time after RES cancellation (during   | LVD0 enabled*1  | t <sub>RESWT2</sub> | _   | 0.9  | _    | ms              | Figure 36.6 |
| powered-on state)  | LVD0 disabled*2 | 1                   | _   | 0.2  | _    |                 |             |
| Wait time after internal reset   | LVD0 enabled*1  | t <sub>RESWT3</sub> | _   | 0.9  | _    | ms              | Figure 36.7 |
| cancellation (Watchdog timer reset,<br>SRAM parity error reset, bus master<br>MPU error reset, bus slave MPU error<br>reset, stack pointer error reset, software<br>reset) | LVD0 disabled*2 |                     | _   | 0.15 | _    |                 |             |

Note 1. When OFS1.LVDAS = 0. Note 2. When OFS1.LVDAS = 1.




Figure 36.5 Reset input timing at power-on




Figure 36.6 Reset input timing (1)




Figure 36.7 Reset input timing (2)

## 36.3.4 Wakeup Time

Table 36.22 Timing of recovery from low power modes (1) (1 of 2)

| Parameter  |                        | Symbol   | Min    | Тур | Max | Unit | Test conditions |             |
|--|------------------------|--|--------|-----|-----|------|-----------------|-------------|
| Recovery<br>time from<br>Software<br>Standby<br>mode*1 | High-<br>speed<br>mode | System clock source is HOCO (HOCO clock is 32 MHz)*2 | tsвүно | _   | 7.4 | 9.1  | μs              | Figure 36.8 |

Table 36.22 Timing of recovery from low power modes (1) (2 of 2)

| Parameter |  | Symbol             | Min | Тур | Max | Unit | Test conditions |
|-----------|--|--------------------|-----|-----|-----|------|-----------------|
|           | System clock source is HOCO (HOCO clock is 48 MHz)*3 | t <sub>SBYHO</sub> | _   | 7.3 | 8.9 | μs   |                 |
|           | System clock source is HOCO (HOCO clock is 64 MHz)*2 | t <sub>SBYHO</sub> | _   | 7.4 | 9.1 | μs   |                 |
|           | System clock source is MOCO (8 MHz)                  | t <sub>SBYMO</sub> | _   | 4   | 5   | μs   |                 |

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Table 36.23 Timing of recovery from low power modes (2)

| Parameter  | Parameter                |                                   |                           |                    | Min | Тур  | Max  | Unit | Test conditions |
|--|--------------------------|-----------------------------------|---------------------------|--------------------|-----|------|------|------|-----------------|
| Recovery<br>time from<br>Software<br>Standby<br>mode*1 | Middle-<br>speed<br>mode | System clock<br>source is<br>HOCO | VCC = 1.8 V to 5.5<br>V*2 | tsвүно             | _   | 7.7  | 9.4  | μs   | Figure 36.8     |
|  |                          |                                   | VCC = 1.6 V to 1.8<br>V   |                    | _   | 15.7 | 17.9 |      |                 |
|  |                          | System clock source is            | VCC = 1.8 V to 5.5<br>V   | t <sub>SBYMO</sub> | _   | 4    | 5    | μs   |                 |
|  |                          | MOCO (8<br>MHz)                   | VCC = 1.6 V to 1.8<br>V   |                    | _   | 7.2  | 9    |      |                 |

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Table 36.24 Timing of recovery from low power modes (3)

| Parameter  |                | Symbol                              | Min    | Тур | Max | Unit | Test conditions |             |
|--|----------------|-------------------------------------|--------|-----|-----|------|-----------------|-------------|
| Recovery<br>time from<br>Software<br>Standby<br>mode*1 | Low-speed mode | System clock source is MOCO (8 MHz) | tsвумо | _   | 12  | 15   | μs              | Figure 36.8 |

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Table 36.25 Timing of recovery from low power modes (4)

| Parameter                                |                   |  | Symbol             | Min | Тур  | Max | Unit | Test conditions |
|--|-------------------|--|--------------------|-----|------|-----|------|-----------------|
| Recovery time from Software Standby mode | Subosc-speed mode | System clock source is LOCO (32.768 kHz) | t <sub>SBYLO</sub> | _   | 0.85 | 1.2 | ms   | Figure 36.8     |

Note 2. The system clock is 32 MHz.

Note 3. The system clock is 48 MHz.

Note 2. The system clock is 24 MHz.




Figure 36.8 Software Standby mode cancellation timing

Table 36.26 Timing of recovery from low power modes (5)

| Parameter   |  | Symbol           | Min | Тур  | Max  | Unit | Test conditions |
|---|--|------------------|-----|------|------|------|-----------------|
| Recovery time from Software Standby mode to Snooze mode | High-speed mode<br>System clock source is<br>HOCO                                    | t <sub>SNZ</sub> | _   | 6.6  | 8.1  | μs   | Figure 36.9     |
|   | Middle-speed mode<br>System clock source is<br>HOCO (24 MHz)<br>VCC = 1.8 V to 5.5 V | t <sub>SNZ</sub> | _   | 6.7  | 8.2  | μs   |                 |
|   | Middle-speed mode<br>System clock source is<br>HOCO (24 MHz)<br>VCC = 1.6 V to 1.8 V | t <sub>SNZ</sub> | _   | 10.8 | 12.9 | μs   |                 |
|   | Low-speed mode<br>System clock source is<br>MOCO (2 MHz)                             | t <sub>SNZ</sub> | _   | 6.7  | 8.0  | μs   |                 |




Figure 36.9 Recovery timing from Software Standby mode to Snooze mode

## 36.3.5 NMI and IRQ Noise Filter

Table 36.27 NMI and IRQ noise filter

| Parameter | Symbol            | Min                        | Тур | Max | Unit | Test conditions             |                                 |
|-----------|-------------------|----------------------------|-----|-----|------|-----------------------------|---------------------------------|
| NMI pulse | t <sub>NMIW</sub> | 200                        | _   | _   | ns   | NMI digital filter disabled | t <sub>Pcyc</sub> × 2 ≤ 200 ns  |
| width     |                   | t <sub>Pcyc</sub> × 2*1    | _   | _   |      |                             | t <sub>Pcyc</sub> × 2 > 200 ns  |
|           |                   | 200                        | _   | _   |      | NMI digital filter enabled  | t <sub>NMICK</sub> × 3 ≤ 200 ns |
|           |                   | t <sub>NMICK</sub> × 3.5*2 | _   | _   |      |                             | t <sub>NMICK</sub> × 3 > 200 ns |
| IRQ pulse | t <sub>IRQW</sub> | 200                        | _   | _   | ns   | IRQ digital filter disabled | t <sub>Pcyc</sub> × 2 ≤ 200 ns  |
| width     |                   | t <sub>Pcyc</sub> × 2*1    | _   | _   |      |                             | t <sub>Pcyc</sub> × 2 > 200 ns  |
|           |                   | 200                        | _   | _   |      | IRQ digital filter enabled  | t <sub>IRQCK</sub> × 3 ≤ 200 ns |
|           |                   | t <sub>IRQCK</sub> × 3.5*3 |     | _   |      |                             | t <sub>IRQCK</sub> × 3 > 200 ns |

Note: 200 ns minimum in Software Standby mode.

Note: If the clock source is being switched it is needed to add 4 clock cycle of switched source.

Note 1. t<sub>Pcyc</sub> indicates the PCLKB cycle.

Note 2.  $t_{\text{NMICK}}$  indicates the cycle of the NMI digital filter sampling clock.

Note 3.  $t_{IRQCK}$  indicates the cycle of the IRQi digital filter sampling clock (i = 0 to 7).




Figure 36.10 NMI interrupt input timing




Figure 36.11 IRQ interrupt input timing

# 36.3.6 I/O Ports, POEG, GPT, AGTW, KINT, and ADC12 Trigger Timing

Table 36.28 I/O Ports, POEG, GPT, AGTW, KINT, and ADC12 trigger timing

| Parameter |                                    |                     | Symbol               | Min  | Max | Unit               | Test conditions |
|-----------|------------------------------------|---------------------|----------------------|------|-----|--------------------|-----------------|
| I/O Ports | Input data pulse width             | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>PRW</sub>     | 2    | _   | t <sub>Pcyc</sub>  | Figure 36.12    |
|           |                                    | 2.4 V ≤ VCC < 2.7 V | ]                    | 3    |     |                    |                 |
|           |                                    | 1.6 V ≤ VCC < 2.4 V | ]                    | 4    |     |                    |                 |
| POEG      | POEG input trigger pulse width     |                     | t <sub>POEW</sub>    | 3    | _   | t <sub>Pcyc</sub>  | Figure 36.13    |
| GPT       | Input capture pulse width          | Single edge         | t <sub>GTICW</sub>   | 1.5  | _   | t <sub>PDcyc</sub> | Figure 36.14    |
|           |                                    | Dual edge           |                      | 2.5  | _   |                    |                 |
| AGTW      | AGTIO, AGTEE input cycle           | 1.8 V ≤ VCC ≤ 5.5 V | t <sub>ACYC</sub> *1 | 250  | _   | ns                 | Figure 36.15    |
|           |                                    | 1.6 V ≤ VCC < 1.8 V |                      | 2000 | _   | ns                 |                 |
|           | AGTIO, AGTEE input high-level      | 1.8 V ≤ VCC ≤ 5.5 V | t <sub>ACKWH</sub> , | 100  | _   | ns                 |                 |
|           | width, low-level width             | 1.6 V ≤ VCC < 1.8 V | t <sub>ACKWL</sub>   | 800  | _   | ns                 |                 |
|           | AGTIO, AGTO, AGTOA,                | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>ACYC2</sub>   | 62.5 | _   | ns                 | Figure 36.15    |
|           | AGTOB output cycle                 | 2.4 V ≤ VCC < 2.7 V |                      | 125  | _   | ns                 |                 |
|           |                                    | 1.8 V ≤ VCC < 2.4 V | ]                    | 250  | _   | ns                 |                 |
|           |                                    | 1.6 V ≤ VCC < 1.8 V | 1                    | 500  | _   | ns                 |                 |
| ADC12     | 12-bit A/D converter trigger input | pulse width         | t <sub>TRGW</sub>    | 1.5  | _   | t <sub>Pcyc</sub>  | Figure 36.16    |
| KINT      | KRn (n = 00 to 03) pulse width     |                     | t <sub>KR</sub>      | 250  | -   | ns                 | Figure 36.17    |

Note 1. Constraints on AGTIO input:  $t_{Pcyc} \times 2$  ( $t_{Pcyc}$ : PCLKB cycle) <  $t_{ACYC}$ .




Figure 36.12 I/O ports input timing




Figure 36.13 POEG input trigger timing




Figure 36.14 GPT input capture timing




Figure 36.15 AGTW I/O timing




Figure 36.16 ADC12 trigger input timing




Figure 36.17 Key interrupt input timing

## 36.3.7 CAC Timing

## Table 36.29 CAC timing

Conditions: VCC = 1.6 to 5.5 V

| Parameter |                          |  |                     | Min  | Тур | Max | Unit | Test conditions |
|-----------|--------------------------|--|---------------------|--|-----|-----|------|-----------------|
| CAC       | CACREF input pulse width | $t_{Pcyc}^{*1} \le t_{CAC}^{*2}$           | t <sub>CACREF</sub> | $4.5 \times t_{CAC} + 3 \times t_{Pcyc}$       | _   | _   | ns   | _               |
|           | WINGI                    | t <sub>Pcyc</sub> *1 > t <sub>CAC</sub> *2 |                     | 5 × t <sub>CAC</sub> + 6.5 × t <sub>Pcyc</sub> | _   | _   | ns   |                 |

Note 1. t<sub>Pcyc</sub>: PCLKB cycle.

Note 2.  $t_{CAC}$ : CAC count clock source cycle.

# 36.3.8 SCI Timing

## Table 36.30 SCI timing (1)

| ame | ter                             |                 |                     | Symbol            | Min   | Max | Unit              | Test conditions |
|-----|---------------------------------|-----------------|---------------------|-------------------|-------|-----|-------------------|-----------------|
|     | Input clock cycle               | Asynchronous    | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>Scyc</sub> | 125   | _   | ns                | Figure 36.18    |
|     |                                 |                 | 2.4 V ≤ VCC < 2.7 V |                   | 250   | _   |                   |                 |
|     |                                 |                 | 1.8 V ≤ VCC < 2.4 V |                   | 500   | _   |                   |                 |
|     |                                 |                 | 1.6 V ≤ VCC < 1.8 V |                   | 1000  | _   |                   |                 |
|     |                                 | Clock           | 2.7 V ≤ VCC ≤ 5.5 V |                   | 187.5 | _   |                   |                 |
|     |                                 | synchronous     | 2.4 V ≤ VCC < 2.7 V |                   | 375   | _   |                   |                 |
|     |                                 |                 | 1.8 V ≤ VCC < 2.4 V |                   | 750   | _   |                   |                 |
|     |                                 |                 | 1.6 V ≤ VCC < 1.8 V |                   | 1500  | _   |                   |                 |
|     | Input clock pulse widt          | h               |                     | t <sub>SCKW</sub> | 0.4   | 0.6 | t <sub>Scyc</sub> |                 |
|     | Input clock rise time           |                 |                     | t <sub>SCKr</sub> | _     | 20  | ns                |                 |
|     | Input clock fall time           |                 |                     | t <sub>SCKf</sub> | _     | 20  | ns                |                 |
|     | Output clock cycle              | Asynchronous    | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>Scyc</sub> | 187.5 | _   | ns                |                 |
|     |                                 |                 | 2.4 V ≤ VCC < 2.7 V |                   | 375   | 1_  |                   |                 |
|     |                                 |                 | 1.8 V ≤ VCC < 2.4 V |                   | 750   | _   |                   |                 |
|     |                                 |                 | 1.6 V ≤ VCC < 1.8 V |                   | 1500  | _   |                   |                 |
|     |                                 | Clock           | 2.7 V ≤ VCC ≤ 5.5 V |                   | 125   | _   |                   |                 |
|     |                                 | synchronous     | 2.4 V ≤ VCC < 2.7 V |                   | 250   | _   |                   |                 |
|     |                                 |                 | 1.8 V ≤ VCC < 2.4 V |                   | 500   | _   |                   |                 |
|     |                                 |                 | 1.6 V ≤ VCC < 1.8 V |                   | 1000  | _   |                   |                 |
|     | Output clock pulse wi           | dth             |                     | t <sub>SCKW</sub> | 0.4   | 0.6 | t <sub>Scyc</sub> |                 |
|     | Output clock rise time          | •               | 1.8 V ≤ VCC ≤ 5.5 V | t <sub>SCKr</sub> | _     | 20  | ns                |                 |
|     |                                 |                 | 1.6 V ≤ VCC < 1.8 V |                   | _     | 30  |                   |                 |
|     | Output clock fall time          |                 | 1.8 V ≤ VCC ≤ 5.5 V | t <sub>SCKf</sub> | _     | 20  | ns                |                 |
|     |                                 |                 | 1.6 V ≤ VCC < 1.8 V |                   | _     | 30  |                   |                 |
|     | Transmit data delay             | Clock           | 1.8 V ≤ VCC ≤ 5.5 V | t <sub>TXD</sub>  | _     | 40  | ns                | Figure 36.19    |
|     | time (master)                   | synchronous     | 1.6 V ≤ VCC < 1.8 V |                   |       | 45  |                   |                 |
|     | Transmit data delay             | Clock           | 2.7 V ≤ VCC ≤ 5.5 V |                   |       | 55  | ns                |                 |
|     | time (slave)                    | synchronous     | 2.4 V ≤ VCC < 2.7 V |                   |       | 60  |                   |                 |
|     |                                 |                 | 1.8 V ≤ VCC < 2.4 V |                   | _     | 100 |                   |                 |
|     |                                 |                 | 1.6 V ≤ VCC < 1.8 V |                   | _     | 125 |                   |                 |
|     | Receive data setup              | Clock           | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>RXS</sub>  | 45    | _   | ns                |                 |
|     | time (master)                   | synchronous     | 2.4 V ≤ VCC < 2.7 V |                   | 55    | _   |                   |                 |
|     |                                 |                 | 1.8 V ≤ VCC < 2.4 V |                   | 90    | _   |                   |                 |
|     |                                 |                 | 1.6 V ≤ VCC < 1.8 V |                   | 110   | _   |                   |                 |
|     | Receive data setup              | Clock           | 2.7 V ≤ VCC ≤ 5.5 V |                   | 40    | _   | ns                |                 |
|     | time (slave)                    | synchronous     | 1.6 V ≤ VCC < 2.7 V |                   | 45    | _   |                   |                 |
|     | Receive data hold time (master) | Clock synchrono | pus                 | t <sub>RXH</sub>  | 5     | _   | ns                |                 |
|     | Receive data hold time (slave)  | Clock synchrono | ous                 | t <sub>RXH</sub>  | 40    | -   | ns                |                 |




Figure 36.18 SCK clock input timing




Figure 36.19 SCI input/output timing in clock synchronous mode

Table 36.31 SCI timing (2) (1 of 2)

| arame | ter              |             |   | Symbol                            | Min   | Max | Unit*1             | Test conditions    |
|-------|------------------|-------------|---|-----------------------------------|-------|-----|--------------------|--------------------|
| imple | SCK clock cycl   | e output    | 2.7 V ≤ VCC ≤ 5.5 V   | t <sub>SPcyc</sub>                | 125   | _   | ns                 | Figure 36.20       |
| PI    | (master)         |             | 2.4 V ≤ VCC < 2.7 V   |                                   | 250   | _   | -<br>-             |                    |
|       |                  |             | 1.8 V ≤ VCC < 2.4 V   |                                   | 500   | _   |                    |                    |
|       |                  |             | 1.6 V ≤ VCC < 1.8 V   |                                   | 1000  | _   |                    |                    |
|       | SCK clock cycl   | e input     | 2.7 V ≤ VCC ≤ 5.5 V   |                                   | 187.5 | _   |                    |                    |
|       | (slave)          |             | 2.4 V ≤ VCC < 2.7 V   |                                   | 375   | _   |                    |                    |
|       |                  |             | 1.8 V ≤ VCC < 2.4 V   |                                   | 750   | _   |                    |                    |
|       |                  |             | 1.6 V ≤ VCC < 1.8 V   |                                   | 1500  | _   |                    |                    |
|       | SCK clock high   | n pulse wid | th  | t <sub>SPCKWH</sub>               | 0.4   | 0.6 | t <sub>SPcyc</sub> |                    |
|       | SCK clock low    | pulse width | 1   | tspckwl                           | 0.4   | 0.6 | t <sub>SPcyc</sub> |                    |
|       | SCK clock rise   | and fall    | 1.8 V ≤ VCC ≤ 5.5 V   | t <sub>SPCKr</sub> ,              | _     | 20  | ns                 | 1                  |
|       | time             |             | 1.6 V ≤ VCC < 1.8 V   | tspckf                            |       | 30  |                    |                    |
|       | Data input       | Master      | 2.7 V ≤ VCC ≤ 5.5 V   | t <sub>SU</sub>                   | 45    | _   | ns                 | Figure 36.2        |
|       | setup time       |             | 2.4 V ≤ VCC < 2.7 V   |                                   | 55    | _   |                    | to Figure<br>36.24 |
|       |                  |             | 1.8 V ≤ VCC < 2.4 V   |                                   | 80    | _   |                    | 00.24              |
|       |                  |             | 1.6 V $\leq$ VCC $<$ 1.8 V<br>110  12.7 V $\leq$ VCC $\leq$ 5.5 V  1.6 V $\leq$ VCC $<$ 2.7 V  40 | 110                               | _     |     |                    |                    |
|       |                  | Slave       | 2.7 V ≤ VCC ≤ 5.5 V   |                                   | 40    | _   |                    |                    |
|       |                  |             | 1.6 V ≤ VCC < 2.7 V   |                                   | 45    | _   |                    |                    |
|       | Data input       | Master      |   | t <sub>H</sub>                    | 33.3  | _   | ns                 |                    |
|       | hold time        | Slave       |   |                                   | 40    | _   |                    |                    |
|       | SS input setup   | time        |   | t <sub>LEAD</sub>                 | 1     | _   | t <sub>SPcyc</sub> |                    |
|       | SS input hold to | ime         |   | t <sub>LAG</sub>                  | 1     | _   | t <sub>SPcyc</sub> |                    |
|       | Data output      | Master      | 1.8 V ≤ VCC ≤ 5.5 V   | t <sub>OD</sub>                   | _     | 40  | ns                 |                    |
|       | delay time       |             | 1.6 V ≤ VCC < 1.8 V   |                                   | _     | 50  |                    |                    |
|       |                  | Slave       | 2.4 V ≤ VCC ≤ 5.5 V   |                                   | _     | 65  |                    |                    |
|       |                  |             | 1.8 V ≤ VCC < 2.4 V   |                                   | _     | 100 |                    |                    |
|       |                  |             | 1.6 V ≤ VCC < 1.8 V   |                                   | _     | 125 |                    |                    |
|       | Data output      | Master      | 2.7 V ≤ VCC ≤ 5.5 V   | t <sub>OH</sub>                   | -10   | _   | ns                 |                    |
|       | hold time        |             | 2.4 V ≤ VCC < 2.7 V   |                                   | -20   | _   |                    |                    |
|       |                  |             | 1.8 V ≤ VCC < 2.4 V   |                                   | -30   | _   |                    |                    |
|       |                  |             | 1.6 V ≤ VCC < 1.8 V   |                                   | -40   | _   |                    |                    |
|       |                  | Slave       | 1   |                                   | -10   | _   |                    |                    |
|       | Data rise and    | Master      | 1.8 V ≤ VCC ≤ 5.5 V   | t <sub>Dr</sub> , t <sub>Df</sub> | _     | 20  | ns                 | 1                  |
|       | fall time        |             | 1.6 V ≤ VCC < 1.8 V   |                                   | _     | 30  |                    |                    |
|       |                  | Slave       | 1.8 V ≤ VCC ≤ 5.5 V   |                                   | _     | 20  |                    |                    |
|       |                  |             | 1.6 V ≤ VCC < 1.8 V   |                                   | _     | 30  |                    |                    |

Table 36.31 SCI timing (2) (2 of 2)

| Paramet | er                        |                     |                         | Symbol           | Min | Max | Unit*1            | Test conditions |
|---------|---------------------------|---------------------|-------------------------|------------------|-----|-----|-------------------|-----------------|
| Simple  | Slave access time         | 2.4 V ≤ VCC ≤ 5.5 V | .4 V ≤ VCC ≤ 5.5 V      |                  | _   | 6   | t <sub>Pcyc</sub> | Figure 36.24    |
| SPI     |                           | 1.8 V ≤ VCC < 2.4 V | 24 MHz ≤ PCLKB ≤ 32 MHz |                  | _   | 7   |                   |                 |
|         |                           |                     | PCLKB < 24 MHz          | 1                | _   | 6   |                   |                 |
|         |                           | 1.6 V ≤ VCC < 1.8 V |                         | ]                | _   | 6   |                   |                 |
|         | Slave output release time | 2.4 V ≤ VCC ≤ 5.5 V |                         | t <sub>REL</sub> | _   | 6   | t <sub>Pcyc</sub> |                 |
|         |                           | 1.8 V ≤ VCC < 2.4 V | 24 MHz ≤ PCLKB ≤ 32 MHz |                  | _   | 7   |                   |                 |
|         |                           |                     | PCLKB < 24 MHz          | 1                | _   | 6   |                   |                 |
|         |                           | 1.6 V ≤ VCC < 1.8 V | •                       | 1                | _   | 6   |                   |                 |

Note 1.  $t_{Pcyc}$ : PCLKB cycle.




Figure 36.20 SCI simple SPI mode clock timing




Figure 36.21 SCI simple SPI mode timing (master, CKPH = 1)




Figure 36.22 SCI simple SPI mode timing (master, CKPH = 0)




Figure 36.23 SCI simple SPI mode timing (slave, CKPH = 1)




Figure 36.24 SCI simple SPI mode timing (slave, CKPH = 0)

Table 36.32 SCI timing (3)

Conditions: VCC = 2.7 to 5.5 V

| Parameter        |                                    | Symbol            | Min | Max                        | Unit | Test conditions |
|------------------|------------------------------------|-------------------|-----|----------------------------|------|-----------------|
| Simple IIC       | SDA input rise time                | t <sub>Sr</sub>   | _   | 1000                       | ns   | Figure 36.25    |
| (Standard mode)  | SDA input fall time                | t <sub>Sf</sub>   | _   | 300                        | ns   |                 |
|                  | SDA input spike pulse removal time | t <sub>SP</sub>   | 0   | 4 × t <sub>IICcyc</sub> *1 | ns   |                 |
|                  | Data input setup time              | t <sub>SDAS</sub> | 250 | _                          | ns   |                 |
|                  | Data input hold time               | t <sub>SDAH</sub> | 0   | _                          | ns   |                 |
|                  | SCL, SDA capacitive load           | C <sub>b</sub> *2 | _   | 400                        | pF   |                 |
| Simple IIC (Fast | SDA input rise time                | t <sub>Sr</sub>   | _   | 300                        | ns   | Figure 36.25    |
| mode)            | SDA input fall time                | t <sub>Sf</sub>   | _   | 300                        | ns   |                 |
|                  | SDA input spike pulse removal time | t <sub>SP</sub>   | 0   | 4 × t <sub>IICcyc</sub> *1 | ns   |                 |
|                  | Data input setup time              | t <sub>SDAS</sub> | 100 | _                          | ns   |                 |
|                  | Data input hold time               | t <sub>SDAH</sub> | 0   | _                          | ns   |                 |
|                  | SCL, SDA capacitive load           | C <sub>b</sub> *2 | _   | 400                        | pF   |                 |

Note 1.  $\,\,t_{\rm IICcyc}\!\!:$  Clock cycle selected by the SMR.CKS[1:0] bits.

Note 2. C<sub>b</sub> indicates the total capacity of the bus line.




Figure 36.25 SCI simple IIC mode timing

# 36.3.9 SPI Timing

## Table 36.33 SPI timing (1 of 3)

| ara | meter                              |  |                     | Symbol               | Min  | Max | Unit*1 | Test conditions    |
|-----|------------------------------------|--|---------------------|----------------------|--|-----|--------|--------------------|
| PΙ  | RSPCK                              | SPCK ock cycle    Master   2.7 V ≤ VCC ≤ 5.5 V | t <sub>SPcyc</sub>  | 62.5                 | _  | ns  | Figure |                    |
|     | clock cycle                        |  | 2.4 V ≤ VCC < 2.7 V |                      | 125  | _   |        | 36.26<br>C = 30 pF |
|     |                                    |  | 1.8 V ≤ VCC < 2.4 V |                      | 250  | _   |        |                    |
|     |                                    |  | 1.6 V ≤ VCC < 1.8 V |                      | 500  | _   |        |                    |
|     |                                    | Slave  | 2.7 V ≤ VCC ≤ 5.5 V |                      | 187.5  | _   |        |                    |
|     |                                    |  | 2.4 V ≤ VCC < 2.7 V |                      | 375  | _   |        |                    |
|     |                                    |  | 1.8 V ≤ VCC < 2.4 V |                      | 750  | _   |        |                    |
|     |                                    |  | 1.6 V ≤ VCC < 1.8 V |                      | 1500   |     |        |                    |
|     | RSPCK<br>clock high<br>pulse width | Master   |                     | tspckwh              | (t <sub>SPcyc</sub> -<br>t <sub>SPCKr</sub> -<br>t <sub>SPCKf</sub> ) / 2 -<br>3 | _   | ns     |                    |
|     |                                    | Slave  |                     |                      | 3 × t <sub>Pcyc</sub>  | _   |        |                    |
|     | RSPCK<br>clock low<br>pulse width  | Master   |                     | t <sub>SPCKWL</sub>  | (t <sub>SPcyc</sub> -<br>t <sub>SPCKr</sub> -<br>t <sub>SPCKf</sub> ) / 2 -<br>3 | _   | ns     |                    |
|     |                                    | Slave  |                     |                      | 3 × t <sub>Pcyc</sub>  | _   |        |                    |
|     | RSPCK                              | Output   | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>SPCKr</sub> , | _  | 10  | ns     |                    |
|     | clock rise<br>and fall time        |  | 2.4 V ≤ VCC < 2.7 V | t <sub>SPCKf</sub>   | _  | 15  |        |                    |
|     |                                    |  | 1.8 V ≤ VCC ≤ 2.4 V |                      | _  | 20  |        |                    |
|     |                                    |  | 1.6 V ≤ VCC < 1.8 V |                      | _  | 30  |        |                    |
|     |                                    | Input  |                     |                      | _  | 0.1 | μs/V   |                    |

Table 36.33 SPI timing (2 of 3)

| Para | meter                   |                  |                     |                            | Symbol            | Min  | Max  | Unit*1 | Test conditions             |  |
|------|-------------------------|------------------|---------------------|----------------------------|-------------------|--|--|--------|-----------------------------|--|
| SPI  | Data input              | Master           | 2.7 V ≤ VCC ≤ 5.5 V |                            | t <sub>SU</sub>   | 10   | _  | ns     | Figure                      |  |
|      | setup time              |                  | 2.4 V ≤ VCC < 2.7 V | 16 MHz < PCLKB ≤ 32<br>MHz |                   | 30   | _  |        | 36.27 to<br>Figure<br>36.32 |  |
|      |                         |                  |                     | PCLKB ≤ 16 MHz             |                   | 10   | _  |        | C = 30 pF                   |  |
|      |                         |                  | 1.8 V ≤ VCC < 2.4 V | 16 MHz < PCLKB ≤ 32<br>MHz |                   | 55   | _  |        |                             |  |
|      |                         |                  |                     | 8 MHz < PCLKB ≤ 16<br>MHz  |                   | 30   | _  |        |                             |  |
|      |                         |                  |                     | PCLKB ≤ 8 MHz              |                   | 10   | _  |        |                             |  |
|      |                         |                  | 1.6 V ≤ VCC < 1.8 V |                            |                   | 10   | _  | 1      |                             |  |
|      |                         | Slave            | 2.4 V ≤ VCC ≤ 5.5 V |                            |                   | 10   | _  | 1      |                             |  |
|      |                         |                  | 1.8 V ≤ VCC < 2.4 V |                            |                   | 15   | _  | 1      |                             |  |
|      |                         |                  | 1.6 V ≤ VCC < 1.8 V |                            |                   | 20   | _  | 1      |                             |  |
|      | Data input<br>hold time | Master<br>(RSPCK | is PCLKB/2)         |                            | t <sub>HF</sub>   | 0  | _  | ns     |                             |  |
|      |                         | Master<br>(RSPCK | is not PCLKB/2)     |                            | t <sub>H</sub>    | t <sub>Pcyc</sub>                          | _  |        |                             |  |
|      |                         | Slave            |                     |                            | t <sub>H</sub>    | 20   | _  |        |                             |  |
| SPI  | SSL setup time          | Master           | 1.8 V ≤ VCC ≤ 5.5 V |                            | t <sub>LEAD</sub> | -30 + N ×<br>t <sub>SPcyc</sub> *2         | _  | ns     |                             |  |
|      |                         |                  | 1.6 V ≤ VCC < 1.8 V |                            |                   | -50 + N ×<br>t <sub>SPcyc</sub> *2         | _  |        |                             |  |
|      |                         | Slave            | l                   |                            |                   | 6 × t <sub>Pcyc</sub>                      | _  | ns     | -                           |  |
|      | SSL hold time           | Master           |                     |                            | t <sub>LAG</sub>  | -30 + N ×<br>t <sub>SPcyc</sub> *3         | _  | ns     |                             |  |
|      |                         | Slave            |                     |                            |                   | 6 × t <sub>Pcyc</sub>                      | _  | ns     | -                           |  |
|      | Data output             | Master           | 2.7 V ≤ VCC ≤ 5.5 V |                            | t <sub>OD</sub>   |  | 14   | ns     | _                           |  |
|      | delay time              |                  | 2.4 V ≤ VCC < 2.7 V |                            |                   | _  | 20   | -      |                             |  |
|      |                         |                  | 1.8 V ≤ VCC < 2.4 V |                            |                   | _  | 25   | -      |                             |  |
|      |                         |                  | 1.6 V ≤ VCC < 1.8 V |                            |                   | _  | 30   | 1      |                             |  |
|      |                         | Slave            | 2.7 V ≤ VCC ≤ 5.5 V |                            | _                 | _  | 50   | 1      |                             |  |
|      |                         |                  | 2.4 V ≤ VCC < 2.7 V |                            | _                 | _  | 60   | 1      |                             |  |
|      |                         |                  | 1.8 V ≤ VCC < 2.4 V |                            |                   | _  | 85   | 1      |                             |  |
|      |                         |                  | 1.6 V ≤ VCC < 1.8 V |                            |                   | _  | 110  |        | -                           |  |
|      | Data output             | Master           | 1                   |                            | t <sub>OH</sub>   | 0  | _  | ns     | 1                           |  |
|      | hold time               | Slave            |                     |                            | 1                 | 0  | _  |        |                             |  |
|      | Successive transmission | Master           |                     |                            | t <sub>TD</sub>   | t <sub>SPcyc</sub> + 2 × t <sub>Pcyc</sub> | 8 × t <sub>SPcyc</sub> + 2 × t <sub>Pcyc</sub> | ns     |                             |  |
|      | delay time              | Slave            |                     |                            | 1                 | 6 × t <sub>Pcyc</sub>                      | <u>-</u>                                       | †      |                             |  |

Table 36.33 SPI timing (3 of 3)

| Para | ameter                  |        |                     | Symbol              | Min | Max                            | Unit*1 | Test<br>conditions     |
|------|-------------------------|--------|---------------------|---------------------|-----|--------------------------------|--------|------------------------|
| SPI  | MOSI and                | Output | 2.7 V ≤ VCC ≤ 5.5 V | $t_{Dr}, t_{Df}$    | _   | 10                             | ns     | Figure                 |
|      | MISO rise and fall time |        | 2.4 V ≤ VCC < 2.7 V |                     | _   | 15                             |        | 36.27 to<br>Figure     |
|      |                         |        | 1.8 V ≤ VCC < 2.4 V |                     | _   | 20                             |        | 36.32<br>C = 30 pF     |
|      |                         |        | 1.6 V ≤ VCC < 1.8 V |                     | _   | 30                             |        | С – 50 рі              |
|      |                         | Input  |                     |                     | _   | 1                              | μs     |                        |
|      | SSL rise and            | Output | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>SSLr</sub> , | _   | 10                             | ns     |                        |
|      | fall time               |        | 2.4 V ≤ VCC < 2.7 V | tssLf               | _   | 15                             |        |                        |
|      |                         |        | 1.8 V ≤ VCC < 2.4 V |                     | _   | 20                             |        |                        |
|      |                         |        | 1.6 V ≤ VCC < 1.8 V |                     | _   | 30                             |        |                        |
|      |                         | Input  |                     |                     | _   | 1                              | μs     |                        |
|      | Slave access            | time   | 2.4 V ≤ VCC ≤ 5.5 V | t <sub>SA</sub>     | _   | 2 × t <sub>Pcyc</sub> + 100    | ns     | Figure<br>36.31 and    |
|      |                         |        | 1.8 V ≤ VCC < 2.4 V |                     | _   | 2 × t <sub>Pcyc</sub> + 140    |        | Figure 36.32 C = 30 pF |
|      |                         |        | 1.6 V ≤ VCC < 1.8 V |                     | _   | 2 × t <sub>Pcyc</sub> +<br>180 |        |                        |
|      | Slave output r          | elease | 2.4 V ≤ VCC ≤ 5.5 V | t <sub>REL</sub>    | _   | 2 × t <sub>Pcyc</sub> + 100    | ns     |                        |
|      |                         |        | 1.8 V ≤ VCC < 2.4 V |                     | _   | 2 × t <sub>Pcyc</sub> + 140    |        |                        |
|      |                         |        | 1.6 V ≤ VCC < 1.8 V |                     | _   | 2 × t <sub>Pcyc</sub> +<br>180 |        |                        |

- Note 1.  $t_{Pcyc}$ : PCLKB cycle.
- Note 2. N is set as an integer from 1 to 8 by the SPCKD register.
- Note 3. N is set as an integer from 1 to 8 by the SSLND register.




Figure 36.26 SPI clock timing




Figure 36.27 SPI timing (master, CPHA = 0) (bit rate: PCLKB division ratio is set to any value other than 1/2)




Figure 36.28 SPI timing (master, CPHA = 0) (bit rate: PCLKB division ratio is set to 1/2)




Figure 36.29 SPI timing (master, CPHA = 1) (bit rate: PCLKB division ratio is set to any value other than 1/2)




Figure 36.30 SPI timing (master, CPHA = 1) (bit rate: PCLKB division ratio is set to 1/2)




Figure 36.31 SPI timing (slave, CPHA = 0)




Figure 36.32 SPI timing (slave, CPHA = 1)

#### **I3C Timing** 36.3.10

#### **Table 36.34 IIC timing**

Conditions: VCC = 2.7 to 5.5 V

| Parameter                  |   | Symbol            | Min*1   | Max                          | Unit | Test conditions |
|----------------------------|---|-------------------|---|------------------------------|------|-----------------|
| IIC (standard mode, SMBus) | SCL cycle time                          | t <sub>SCL</sub>  | 6 (40) × t <sub>IICcyc</sub> + 4 × t <sub>Pcyc</sub> + 1300   |                              | ns   | Figure 36.33    |
|                            | SCL high pulse width                    | t <sub>SCLH</sub> | 3 (20) × t <sub>IICcyc</sub> + 2 × t <sub>Pcyc</sub> + 300    | _                            | ns   |                 |
|                            | SCL low pulse width                     | t <sub>SCLL</sub> | 3 (20) × t <sub>IICcyc</sub> + 2 × t <sub>Pcyc</sub> + 800    | _                            | ns   |                 |
|                            | SCL, SDA rise time                      | t <sub>Sr</sub>   | _   | 1000                         | ns   |                 |
|                            | SCL, SDA fall time                      | t <sub>Sf</sub>   | _   | 300                          | ns   |                 |
|                            | SCL, SDA spike pulse removal time       | t <sub>SP</sub>   | 0   | 1 (16) × t <sub>IICcyc</sub> | ns   |                 |
|                            | SDA bus free time                       | t <sub>BUF</sub>  | 3 (20) × t <sub>IICcyc</sub> + 300                            | _                            | ns   |                 |
|                            | Hold time for START condition           | t <sub>STAH</sub> | t <sub>IICcyc</sub> + 300                                     | _                            | ns   |                 |
|                            | Setup time for repeated START condition | t <sub>STAS</sub> | 1000  | _                            | ns   |                 |
|                            | Setup time for STOP condition           | t <sub>STOS</sub> | 1000  | _                            | ns   |                 |
|                            | Data setup time                         | t <sub>SDAS</sub> | t <sub>IICcyc</sub> + 50                                      | _                            | ns   |                 |
|                            | Data hold time                          | t <sub>SDAH</sub> | 0   | _                            | ns   |                 |
|                            | SCL, SDA capacitive load                | C <sub>b</sub>    | _   | 400                          | pF   |                 |
| IIC (Fast mode)            | SCL cycle time                          | t <sub>SCL</sub>  | 6 (40) × t <sub>IICcyc</sub> + 4 × t <sub>Pcyc</sub> + 600    | _                            | ns   | Figure 36.33    |
|                            | SCL high pulse width                    | tsclh             | 3 (20) × t <sub>IICcyc</sub> + 2 ×<br>t <sub>Pcyc</sub> + 300 | _                            | ns   |                 |
|                            | SCL low pulse width                     | t <sub>SCLL</sub> | 3 (20) × t <sub>IICcyc</sub> + 2 ×<br>t <sub>Pcyc</sub> + 300 | _                            | ns   |                 |
|                            | SCL, SDA rise time                      | t <sub>Sr</sub>   | _   | 300                          | ns   |                 |
|                            | SCL, SDA fall time                      | t <sub>Sf</sub>   | _   | 300                          | ns   |                 |
|                            | SCL, SDA spike pulse removal time       | t <sub>SP</sub>   | 0   | 1 (16) × t <sub>IICcyc</sub> | ns   |                 |
|                            | SDA bus free time                       | t <sub>BUF</sub>  | 3 (20) × t <sub>IICcyc</sub> + 300                            | _                            | ns   |                 |
|                            | Hold time for START condition           | t <sub>STAH</sub> | t <sub>IICcyc</sub> + 300                                     | _                            | ns   |                 |
|                            | Setup time for repeated START condition | t <sub>STAS</sub> | 300   | _                            | ns   |                 |
|                            | Setup time for STOP condition           | t <sub>STOS</sub> | 300   | _                            | ns   |                 |
|                            | Data setup time                         | t <sub>SDAS</sub> | t <sub>IICcyc</sub> + 50                                      | _                            | ns   |                 |
|                            | Data hold time                          | t <sub>SDAH</sub> | 0   | _                            | — ns |                 |
|                            | SCL, SDA capacitive load                | C <sub>b</sub>    |   | 400                          | pF   |                 |

Note: t<sub>IICcyc</sub>: IIC internal reference clock (IICφ) cycle, t<sub>Pcyc</sub>: PCLKD cycle
Note 1. Values in parentheses apply when INCTL.DNFS[3:0] is set to 1111b while the digital filter is enabled with DNFE.DNFE set to 1.

**Table 36.35** IIC timing (Fast-mode+)

Conditions: VCC = 2.7 to 5.5 V

| Parameter           |   | Symbol            | Min*1  | Max                          | Unit | Test conditions |  |
|---------------------|---|-------------------|--|------------------------------|------|-----------------|--|
| IIC<br>(Fast-mode+) | SCL cycle time                          |                   | 6 (40) × t <sub>IICcyc</sub> + 4 × t <sub>Pcyc</sub> + 240 | _                            | ns   | Figure 36.33    |  |
|                     | SCL high pulse width                    | t <sub>SCLH</sub> | 3 (20) × t <sub>IICcyc</sub> + 2 × t <sub>Pcyc</sub> + 120 | _                            | ns   |                 |  |
|                     | SCL low pulse width                     | t <sub>SCLL</sub> | 3 (20) × t <sub>IICcyc</sub> + 2 × t <sub>Pcyc</sub> + 120 | _                            | ns   |                 |  |
|                     | SCL, SDA rise time                      | t <sub>Sr</sub>   | _  | 120                          | ns   |                 |  |
|                     | SCL, SDA fall time                      | t <sub>Sf</sub>   | _  | 120                          | ns   |                 |  |
|                     | SCL, SDA spike pulse removal time       | t <sub>SP</sub>   | _  | 1 (16) × t <sub>IICcyc</sub> | ns   |                 |  |
|                     | SDA bus free time                       | t <sub>BUF</sub>  | 3 (20) × t <sub>IICcyc</sub> + 120                         | _                            | ns   |                 |  |
|                     | Hold time for START condition           | t <sub>STAH</sub> | t <sub>IICcyc</sub> + 135                                  | _                            | ns   |                 |  |
|                     | Setup time for repeated START condition | t <sub>STAS</sub> | 260  | _                            | ns   |                 |  |
|                     | Setup time for STOP condition           | t <sub>STOS</sub> | 260  | _                            | ns   |                 |  |
|                     | Data setup time                         | t <sub>SDAS</sub> | 50   | _                            | ns   | 1               |  |
|                     | Data hold time                          | t <sub>SDAH</sub> | 0  | _                            | ns   | 1               |  |
|                     | SCL, SDA capacitive load                | C <sub>b</sub>    | _  | 550                          | pF   | 1               |  |

Note: t<sub>IICcyc</sub>: IIC internal reference clock (IICφ) cycle, t<sub>Pcyc</sub>: PCLKD cycle.

Note 1. Values in parentheses apply when INCTL.DNFS[3:0] is set to 1111b while the digital filter is enabled with INCTL.DNFE set to 1.

IIC timing (HS mode) **Table 36.36** 

| Parameter       |   | Sy                    |  |                                | Cb = 400 pF  | Uni                         | Test conditions |              |  |
|-----------------|---|-----------------------|--|--------------------------------|--|-----------------------------|-----------------|--------------|--|
|                 |   | mb<br>ol              | Min*1  | Max                            | Min*1  | Max                         | T t             |              |  |
| IIC(HS<br>mode) | SCL cycle time  | t <sub>SCL</sub>      | $330 (+ 10 \times t_{IICcyc})$ when PCLKD = 64 MHz $390 (+ 10 \times t_{IICcyc})$ when PCLKD = 48 MHz      | _                              | 500 (+ 10 × t <sub>IICcyc</sub> )<br>when PCLKD = 64<br>MHz<br>*2<br>560 (+ 10 × t <sub>IICcyc</sub> )<br>when PCLKD = 48<br>MHz | _                           | ns              | Figure 36.33 |  |
|                 | SCL high pulse width  | t <sub>SCL</sub><br>н | 125 (+ 5 × $t_{IICcyc}$ )<br>when PCLKD = 64<br>MHz<br>155 (+ 5 × $t_{IICcyc}$ )<br>when PCLKD = 48<br>MHz | _                              | 140 (+ 5 × t <sub>IICcyc</sub> )<br>when PCLKD = 64<br>MHz<br>170 (+ 5 × t <sub>IICcyc</sub> )<br>when PCLKD = 48<br>MHz         | _                           | ns              |              |  |
|                 | SCL low pulse width   | t <sub>SCL</sub>      | $205 (+ 5 \times t_{IICcyc})$ when PCLKD = 64 MHz $230 (+ 5 \times t_{IICcyc})$ when PCLKD = 48 MHz        | _                              | 320 (+ 5 × t <sub>IICcyc</sub> )<br>when PCLKD = 64<br>MHz<br>350 (+ 5 × t <sub>IICcyc</sub> )<br>when PCLKD = 48<br>MHz         | _                           | ns              |              |  |
|                 | SCL rise time   | t <sub>Sr</sub>       | _  | 40                             | _  | 80                          | ns              |              |  |
|                 | SCL rise time after a repeated START condition and after an acknowledge bit | t <sub>Sr</sub>       | _  | 80                             | _  | 160                         | ns              |              |  |
|                 | SCL fall time   | tSf                   | _  | 40                             | _  | 80                          | ns              |              |  |
|                 | SDA fall time   | t <sub>Sf</sub>       | _  | 80                             | _  | 160                         | ns              |              |  |
|                 | SDA fall time   | t <sub>Sf</sub>       | _  | 80                             | _  | 160                         | ns              |              |  |
|                 | SCL, SDA spike pulse removal time   | t <sub>SP</sub>       | 0  | 1 (4) ×<br>t <sub>IICcyc</sub> | 0  | 1 (4) × t <sub>IICcyc</sub> | ns              |              |  |
|                 | Hold time for START condition   | t <sub>STA</sub><br>H | t <sub>IICcyc</sub> + 135  | _                              | t <sub>IICcyc</sub> + 135  | _                           | ns              |              |  |
|                 | Setup time for repeated START condition                                     | t <sub>STA</sub>      | 160  | _                              | 160  | _                           | ns              |              |  |
|                 | Setup time for STOP condition   | t <sub>STO</sub>      | 160  | _                              | 160  | _                           | ns              |              |  |
|                 | Data setup time   | t <sub>SDA</sub>      | 10   | _                              | 10   | _                           | ns              |              |  |
|                 | Data hold time  | t <sub>SDA</sub>      | 0  | 80                             | 0  | 150                         | ns              | 1            |  |
|                 | SCL, SDA capacitive load  | C <sub>b</sub>        | _  | 100                            | _  | 400                         | pF              | 1            |  |

Note:  $t_{IICcyc}$ : IIC internal reference clock (IIC $\phi$ ) cycle,  $t_{Pcyc}$ : PCLKD cycle. Note 1. Values in parentheses apply when INCTL.DNFS[3:0] is set to 1111b while the digital filter is enabled with INCTL.DNFE set to 1.

Note 2. The maximum SCL clock frequency is 1.7MHz.




Figure 36.33 I<sup>2</sup>C bus interface input/output timing

Table 36.37 I3C timing (Open Drain Timing Parameters)

Conditions: VCC = 2.97 to 3.63 V

| Parameter   | Symbol                 | Timing Diagram | Min                      | Max               | Units   | Notes |
|---|------------------------|----------------|--------------------------|-------------------|---------|-------|
| SCL Clock Low Period  | t <sub>LOW_OD</sub>    | Figure 36.36   | 200                      | _                 | ns      | 1, 2  |
|   | t <sub>DIG_OD_L</sub>  | Figure 36.36   | tLOW_ODmin + tfDA_ODmin  | _                 | ns      | _     |
| SDA Signal Fall Time  | t <sub>fDA_OD</sub>    | Figure 36.36   | t <sub>CF</sub>          | 33                | ns      | _     |
| SDA Data Setup Time Open Drain Mode                               | t <sub>SU_OD</sub>     | Figure 36.35   | 4                        | _                 | ns      | 1     |
|   |                        | Figure 36.36   |                          |                   |         |       |
| Clock After START (S) Condition                                   | t <sub>CAS</sub>       | Figure 36.36   | 38.4                     | For ENTAS0: 1 µ   | seconds | 5, 6  |
|   |                        |                |                          | For ENTAS1: 100 μ |         |       |
|   |                        |                |                          | For ENTAS2: 2 m   |         |       |
|   |                        |                |                          | For ENTAS3: 50 m  |         |       |
| Clock Before STOP (P) Condition                                   | t <sub>CBP</sub>       | Figure 36.37   | t <sub>CASmin</sub>      | _                 | seconds | _     |
| Current Master to Secondary Master<br>Overlap time during handoff | t <sub>MMOverlap</sub> | Figure 36.42   | t <sub>DIG_OD_Lmin</sub> | _                 | ns      | _     |
| Bus Available Condition   | t <sub>AVAL</sub>      | _              | 1                        | _                 | μs      | 7     |
| Bus Idle Condition  | t <sub>IDLE</sub>      | _              | 1                        | _                 | ms      | _     |
| Time Internal Where New Master Not<br>Driving SDA Low             | t <sub>MMLock</sub>    | Figure 36.42   | t <sub>AVALmin</sub>     | -                 | μs      | _     |

Note: 1. This is approximately equal to  $t_{LOWmin} + t_{DS\_ODmin} + t_{rDA\_ODtyp} + t_{SU\_ODmin}$ 

- 2. The Master may use a shorter Low period if it knows that this is safe, i.e., that SDA is already above VIH.
- 3. On a Legacy Bus where I<sup>2</sup>C Devices need to see Start.
- 4. Slaves that do not support the optional ENTASx CCCs shall use the t<sub>CAS</sub> Max value shown for ENTAS3
- 5. On a Mixed Bus with Fm Legacy  $I^2C$  Devices,  $t_{AVAL}$  is 300 ns shorter than the Fm Bus Free Condition time  $(t_{BUF})$



Table 36.38 I3C timing (Push-Pull Timing Parameters for SDR)

| Parameter                              |           | Symbol             | Timing Diagram | Min  | Мах  | Un<br>its | No<br>te<br>s |
|--|-----------|--------------------|----------------|--|--|-----------|---------------|
| SCL Clock Frequency                    |           | f <sub>SCL</sub>   | _              | 0.01   | 4.6 (when PCLKD = 64 M)<br>3.4 (when PCLKD = 48 M) | M<br>Hz   | 1             |
| SCL Clock Low Period                   |           | t <sub>LOW</sub>   | Figure 36.34   | 80 (when PCLKD = 64 M)<br>104 (when PCLKD = 48 M)  |  | ns        | _             |
|  |           | t <sub>DIG_L</sub> | Figure 36.34   | 88 (when PCLKD = 64 M)<br>112 (when PCLKD = 48 M)  |  | ns        | 2,4           |
| SCL Clock High Period                  |           | tHIGH              | Figure 36.34   | 112 (when PCLKD = 64 M)<br>148 (when PCLKD = 48 M) | _  | ns        | _             |
|  |           | t <sub>DIG_H</sub> | Figure 36.34   | 120 (when PCLKD = 64 M)<br>156 (when PCLKD = 48 M) | _  | ns        | 2             |
| Clock in to Data Out for Slave         |           | tsco               | Figure 36.39   | _  | 42   | ns        | _             |
| SCL Clock Rise Time                    |           | t <sub>CR</sub>    | Figure 36.34   | _  | 150 * 1 /f <sub>SCL</sub> (capped at 60)           | ns        | _             |
| SCL Clock Fall Time                    |           | t <sub>CF</sub>    | Figure 36.34   | _  | 150 * 1 /f <sub>SCL</sub> (capped at 60)           | ns        | _             |
| SDA Signal Data Hold in Push-Pull Mode |           | t <sub>HD_PP</sub> | Figure 36.38   | t <sub>CR</sub> + 3 and t <sub>CF</sub> + 3        | _  | -         | 4             |
|  | Sla<br>ve | t <sub>HD_PP</sub> | Figure 36.40   | 0  | _  | -         | _             |
| SDA Signal Data Setup in Po            | ush-      | t <sub>SU_PP</sub> | Figure 36.38   | 4  | N/A  | ns        | _             |
| Pull Mode                              |           |                    | Figure 36.39   |  |  |           |               |
| Clock After Repeated START (Sr)        |           | t <sub>CASr</sub>  | Figure 36.41   | t <sub>CASmin</sub> N/A                            |  | ns        | _             |
| Clock Before Repeated START (Sr)       |           | t <sub>CBSr</sub>  | Figure 36.41   | t <sub>CASmin</sub>                                | N/A  | ns        | _             |
| Capacitive Load per Bus Lin (SDA/SCL)  | е         | C <sub>b</sub>     | _              | _  | 50   | pF        | _             |

Note: 1. F

<sup>1.</sup> FSCL = 1 /  $(t_{DIG\_L} + t_{DIG\_H})$ 

<sup>2.</sup> t<sub>DIG\_L</sub> and t<sub>DIG\_H</sub> are the clock Low and High periods as seen at the receiver end of the I3C Bus using VIL and VIH (see Figure 36.34)

<sup>3.</sup> As both edges are used, the hold time must be satisfied for the respective edges, for example,  $t_{CF}$  + 3 for falling edge clocks, and  $t_{CR}$  + 3 for rising edge clocks.




Figure 36.34  $t_{DIG\_H}$  and  $t_{DIG\_L}$ 




Figure 36.35 I3C Data Transfer - ACK by Slave




Figure 36.36 I3C START condition Timing




Figure 36.37 I3C STOP condition Timing




Figure 36.38 I3C Master Out Timing




Figure 36.39 I3C Slave Out Timing




Figure 36.40 Master SDR Timing




Figure 36.41 T-Bit When Master Ends Read with Repeated START and STOP




Figure 36.42 I3C Timing

# 36.3.11 CLKOUT Timing

Table 36.39 CLKOUT timing

| Parameter |                              | Symbol              | Min               | Max  | Unit | Test conditions |              |  |
|-----------|------------------------------|---------------------|-------------------|------|------|-----------------|--------------|--|
| CLKOUT    | CLKOUT pin output cycle      | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>Ccyc</sub> | 62.5 | _    | ns              | Figure 36.43 |  |
|           |                              | 1.8 V ≤ VCC < 2.7 V |                   | 125  | _    |                 |              |  |
|           |                              | 1.6 V ≤ VCC < 1.8 V |                   | 250  | _    |                 |              |  |
|           | CLKOUT pin high pulse        | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>CH</sub>   | 15   | _    | ns              |              |  |
|           | width*1                      | 1.8 V ≤ VCC < 2.7 V |                   | 30   | _    |                 |              |  |
|           |                              | 1.6 V ≤ VCC < 1.8 V |                   | 150  | _    |                 |              |  |
|           | CLKOUT pin low pulse width*1 | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>CL</sub>   | 15   | _    | ns              |              |  |
|           |                              | 1.8 V ≤ VCC < 2.7 V |                   | 30   | _    |                 |              |  |
|           |                              | 1.6 V ≤ VCC < 1.8 V |                   | 150  | _    |                 |              |  |
|           | CLKOUT pin output rise time  | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>Cr</sub>   | _    | 12   | ns              |              |  |
|           |                              | 1.8 V ≤ VCC < 2.7 V |                   | _    | 25   |                 |              |  |
|           |                              | 1.6 V ≤ VCC < 1.8 V |                   | _    | 50   |                 |              |  |
|           | CLKOUT pin output fall time  | 2.7 V ≤ VCC ≤ 5.5 V | t <sub>Cf</sub>   | _    | 12   | ns              |              |  |
|           |                              | 1.8 V ≤ VCC < 2.7 V |                   | _    | 25   |                 |              |  |
|           |                              | 1.6 V ≤ VCC < 1.8 V |                   | _    | 50   |                 |              |  |

Note 1. When MOCO is selected as the clock output source (the CKOCR.CKOSEL[2:0] bits are 001b), set the clock output division ratio to be divided by 2 (the CKOCR.CKODIV[2:0] bits are 001b).




Figure 36.43 CLKOUT output timing

## 36.4 ADC12 Characteristics




Figure 36.44 VCC0 to VREFH0 voltage range

Table 36.40 A/D conversion characteristics (1) in high-speed A/D conversion mode (1 of 2)

Conditions: VCC = VREFH0 = 4.5 to  $5.5 \text{ V}^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter                     | Min | Тур | Мах | Unit              | Test conditions  |                          |
|-------------------------------|-----|-----|-----|-------------------|------------------|--------------------------|
| PCLKD (ADCLK) frequency       | 1   | _   | 64  | MHz               | ADACSR.ADSAC = 0 |                          |
|                               |     |     |     | 48                | MHz              | ADACSR.ADSAC = 1         |
| Analog input capacitance*2 Cs |     | _   | _   | 9*3               | pF               | High-precision channel   |
|                               |     | _   | _   | 10 <sup>*3</sup>  | pF               | Normal-precision channel |
| Analog input resistance       | Rs  | _   | _   | 1.3 <sup>*3</sup> | kΩ               | High-precision channel   |
|                               |     | _   | _   | 5.0 <sup>*3</sup> | kΩ               | Normal-precision channel |
| Analog input voltage range    | Ain | 0   | _   | VREFH0            | V                | _                        |
| Resolution                    |     | _   | _   | 12                | Bit              | _                        |

Table 36.40 A/D conversion characteristics (1) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = VREFH0 = 4.5 to  $5.5 \text{ V}^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter   |                                     | Min               | Тур  | Max  | Unit | Test conditions  |
|---|-------------------------------------|-------------------|------|------|------|--|
| Conversion time*1<br>(Operation at PCLKD = 64<br>MHz) | Permissible signal source impedance | 0.70<br>(0.211)*4 | _    | _    | μs   | High-precision channel<br>ADCSR.ADHSC = 0<br>ADSSTRn.SST[7:0] = 0x0D<br>ADACSR.ADSAC = 0   |
|   | Max. = 0.3<br>kΩ                    | 1.34<br>(0.852)*4 | _    | _    | μs   | Normal-precision channel<br>ADCSR.ADHSC = 0<br>ADSSTRn.SST[7:0] = 0x36<br>ADACSR.ADSAC = 0 |
| Conversion time*1<br>(Operation at PCLKD = 48<br>MHz) | Permissible signal source impedance | 0.67<br>(0.219)*4 | _    | _    | μs   | High-precision channel<br>ADCSR.ADHSC = 0<br>ADSSTRn.SST[7:0] = 0x0A<br>ADACSR.ADSAC = 1   |
|   | Max. = 0.3<br>kΩ                    | 1.29<br>(0.844)*4 | _    | _    | μs   | Normal-precision channel<br>ADCSR.ADHSC = 0<br>ADSSTRn.SST[7:0] = 0x28<br>ADACSR.ADSAC = 1 |
| Offset error  | •                                   | _                 | ±1.0 | ±5   | LSB  | High-precision channel   |
|   |                                     |                   |      | ±6   | LSB  | Other than specified   |
| Full-scale error                                      |                                     | _                 | ±1.0 | ±5   | LSB  | High-precision channel   |
|   |                                     |                   |      | ±6   | LSB  | Other than specified   |
| Quantization error                                    |                                     | _                 | ±0.5 | _    | LSB  | _  |
| Absolute accuracy                                     |                                     |                   | ±2.5 | ±5.5 | LSB  | High-precision channel   |
|   |                                     |                   |      | ±8.5 | LSB  | Other than specified   |
| DNL differential nonlinearity                         | error                               | _                 | ±1.0 | _    | LSB  | _  |
| INL integral nonlinearity erro                        | or                                  | _                 | ±1.5 | ±3.0 | LSB  | _  |

- Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.
- Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.
- Note 2. Except for I/O input capacitance (Cin), see section 36.2.4. I/O V<sub>OH</sub>, V<sub>OL</sub>, and Other Characteristics.
- Note 3. Reference data.
- Note 4. () lists sampling time.
- Note 5. When VREFH0 < VCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 36.41 A/D conversion characteristics (2) in high-speed A/D conversion mode (1 of 2)

Conditions: VCC = VREFH0 = 2.7 to  $5.5 V^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter                  |                               | Min | Тур | Max               | Unit | Test conditions          |
|----------------------------|-------------------------------|-----|-----|-------------------|------|--------------------------|
| PCLKD (ADCLK) frequency    | PCLKD (ADCLK) frequency       |     | _   | 48                | MHz  | _                        |
| Analog input capacitance*2 | Analog input capacitance*2 Cs |     | _   | 9*3               | pF   | High-precision channel   |
|                            |                               | _   | _   | 10 <sup>*3</sup>  | pF   | Normal-precision channel |
| Analog input resistance    | Rs                            | _   | _   | 1.9 <sup>*3</sup> | kΩ   | High-precision channel   |
|                            |                               | _   | _   | 6.0*3             | kΩ   | Normal-precision channel |
| Analog input voltage range | Ain                           | 0   | _   | VREFH0            | V    | _                        |
| Resolution                 |                               | _   | _   | 12                | Bit  | _                        |

Table 36.41 A/D conversion characteristics (2) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = VREFH0 = 2.7 to  $5.5 \text{ V}^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter   | Parameter                           |                   | Тур  | Max  | Unit | Test conditions  |
|---|-------------------------------------|-------------------|------|------|------|--|
| Conversion time*1<br>(Operation at PCLKD = 48<br>MHz) | Permissible signal source impedance | 0.67<br>(0.219)*4 | _    | _    | μs   | High-precision channel<br>ADCSR.ADHSC = 0<br>ADSSTRn.SST[7:0] = 0x0A<br>ADACSR.ADSAC = 1   |
|   | Max. = 0.3<br>kΩ                    | 1.29<br>(0.844)*4 | _    | _    | μs   | Normal-precision channel<br>ADCSR.ADHSC = 0<br>ADSSTRn.SST[7:0] = 0x28<br>ADACSR.ADSAC = 1 |
| Offset error  |                                     | _                 | ±1.0 | ±6.5 | LSB  | High-precision channel   |
|   |                                     |                   |      | ±8   | LSB  | Other than specified   |
| Full-scale error                                      |                                     | _                 | ±1.0 | ±6.5 | LSB  | High-precision channel   |
|   |                                     |                   |      | ±8   | LSB  | Other than specified   |
| Quantization error                                    |                                     | _                 | ±0.5 | _    | LSB  | _  |
| Absolute accuracy                                     |                                     | _                 | ±2.5 | ±7   | LSB  | High-precision channel   |
|   |                                     |                   |      | ±10  | LSB  | Other than specified   |
| DNL differential nonlinearity                         | error                               | _                 | ±1.0 | _    | LSB  | _  |
| INL integral nonlinearity erro                        | r                                   | _                 | ±1.5 | ±3.0 | LSB  | _  |

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see section 36.2.4. I/O V<sub>OH</sub>, V<sub>OL</sub>, and Other Characteristics.

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < VCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 36.42 A/D conversion characteristics (3) in high-speed A/D conversion mode (1 of 2)

Conditions: VCC = VREFH0 = 2.4 to  $5.5 \text{ V}^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter   | Parameter                     |                   |   | Max               | Unit | Test conditions  |
|---|-------------------------------|-------------------|---|-------------------|------|--|
| PCLKD (ADCLK) frequency                               |                               | 1                 | _ | 32                | MHz  | _  |
| Analog input capacitance*2                            | Cs                            | _                 | _ | 9*3               | pF   | High-precision channel   |
|   |                               | _                 | _ | 10 <sup>*3</sup>  | pF   | Normal-precision channel   |
| Analog input resistance                               | Rs                            | _                 | _ | 2.2 <sup>*3</sup> | kΩ   | High-precision channel   |
|   |                               | _                 | _ | 7.0 <sup>*3</sup> | kΩ   | Normal-precision channel   |
| Analog input voltage range                            | Ain                           | 0                 | _ | VREFH0            | V    | _  |
| Resolution  |                               | _                 | _ | 12                | Bit  | _  |
| Conversion time*1<br>(Operation at PCLKD = 32<br>MHz) | peration at PCLKD = 32 signal |                   | _ | _                 | μs   | High-precision channel<br>ADCSR.ADHSC = 0<br>ADSSTRn.SST[7:0] = 0x0A<br>ADACSR.ADSAC = 1   |
|   | Max. = 1.3<br>kΩ              | 1.94<br>(1.266)*4 | _ | _                 | μs   | Normal-precision channel<br>ADCSR.ADHSC = 0<br>ADSSTRn.SST[7:0] = 0x28<br>ADACSR.ADSAC = 1 |

Table 36.42 A/D conversion characteristics (3) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = VREFH0 = 2.4 to 5.5  $V^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter                           | Min |       | Max  | Unit | Test conditions        |
|-------------------------------------|-----|-------|------|------|------------------------|
| Offset error                        | _   | ±1.0  | ±6.5 | LSB  | High-precision channel |
|                                     |     |       | ±8   | LSB  | Other than specified   |
| Full-scale error                    | _   | ±1.0  | ±6.5 | LSB  | High-precision channel |
|                                     |     |       | ±8   | LSB  | Other than specified   |
| Quantization error                  | _   | ±0.5  |      | LSB  | _                      |
| Absolute accuracy                   | _   | ±2.50 | ±7   | LSB  | High-precision channel |
|                                     |     |       | ±10  | LSB  | Other than specified   |
| DNL differential nonlinearity error | _   | ±1.0  |      | LSB  | _                      |
| INL integral nonlinearity error     | _   | ±1.5  | ±3.0 | LSB  | _                      |

- Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.
- Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.
- Note 2. Except for I/O input capacitance (Cin), see section 36.2.4. I/O V<sub>OH</sub>, V<sub>OL</sub>, and Other Characteristics.
- Note 3. Reference data.
- Note 4. () lists sampling time.
- Note 5. When VREFH0 < VCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 36.43 A/D conversion characteristics (4) in low-power A/D conversion mode (1 of 2)

Conditions: VCC = VREFH0 = 2.7 to 5.5  $V^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter  |                  | Min               | Тур   | Max               | Unit | Test conditions  |
|--|------------------|-------------------|-------|-------------------|------|--|
| PCLKD (ADCLK) frequency  |                  | 1                 | _     | 24                | MHz  | _  |
| Analog input capacitance*2   | Cs               | _                 | _     | 9*3               | pF   | High-precision channel   |
|  |                  | _                 | _     | 10 <sup>*3</sup>  | pF   | Normal-precision channel   |
| Analog input resistance  | Rs               | _                 | _     | 1.9 <sup>*3</sup> | kΩ   | High-precision channel   |
|  |                  | _                 | _     | 6*3               | kΩ   | Normal-precision channel   |
| Analog input voltage range   | Ain              | 0                 | _     | VREFH0            | V    | _  |
| Resolution   |                  | _                 | _     | 12                | Bit  | _  |
| Conversion time <sup>*1</sup> (Operation at PCLKD = 24 MHz)  Permissible signal source impedance impedance |                  | 1.58<br>(0.438)*4 | _     | _                 | μs   | High-precision channel<br>ADCSR.ADHSC = 1<br>ADSSTRn.SST[7:0] = 0x0A<br>ADACSR.ADSAC = 1   |
|  | Max. = 1.1<br>kΩ | 2.0 (0.854)*4     | _     | _                 | μs   | Normal-precision channel<br>ADCSR.ADHSC = 1<br>ADSSTRn.SST[7:0] = 0x14<br>ADACSR.ADSAC = 1 |
| Offset error   |                  | _                 | ±1.25 | ±7                | LSB  | High-precision channel   |
|  |                  |                   |       | ±8.5              | LSB  | Other than specified   |
| Full-scale error   |                  | _                 | ±1.25 | ±7                | LSB  | High-precision channel   |
|  |                  |                   | , [   | ±8.5              | LSB  | Other than specified   |
| Quantization error   |                  |                   | ±0.5  | _                 | LSB  | _  |

Table 36.43 A/D conversion characteristics (4) in low-power A/D conversion mode (2 of 2)

Conditions: VCC = VREFH0 = 2.7 to  $5.5 \text{ V}^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter                           | Min | Тур   | Max  | Unit | Test conditions        |
|-------------------------------------|-----|-------|------|------|------------------------|
| Absolute accuracy                   | _   | ±3.25 | ±8   | LSB  | High-precision channel |
|                                     |     |       | ±11  | LSB  | Other than specified   |
| DNL differential nonlinearity error | _   | ±1.5  | _    | LSB  | _                      |
| INL integral nonlinearity error     | _   | ±1.75 | ±4.0 | LSB  | _                      |

- Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.
- Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.
- Note 2. Except for I/O input capacitance (Cin), see section 36.2.4. I/O V<sub>OH</sub>, V<sub>OL</sub>, and Other Characteristics.
- Note 3. Reference data.
- Note 4. () lists sampling time.
- Note 5. When VREFH0 < VCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 36.44 A/D conversion characteristics (5) in low-power A/D conversion mode

Conditions: VCC = VREFH0 = 2.4 to 5.5  $V^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter   |                                     | Min               | Тур   | Max               | Unit | Test conditions  |
|---|-------------------------------------|-------------------|-------|-------------------|------|--|
| PCLKD (ADCLK) frequency                               |                                     | 1                 | _     | 16                | MHz  | _  |
| Analog input capacitance*2                            | Cs                                  | _                 | _     | 9*3               | pF   | High-precision channel   |
|   |                                     | _                 | _     | 10 <sup>*3</sup>  | pF   | Normal-precision channel   |
| Analog input resistance                               | Rs                                  | _                 | _     | 2.2 <sup>*3</sup> | kΩ   | High-precision channel   |
|   |                                     | _                 | _     | 7*3               | kΩ   | Normal-precision channel   |
| Analog input voltage range                            | Ain                                 | 0                 | _     | VREFH0            | V    | _  |
| Resolution  |                                     | _                 | _     | 12                | Bit  | _  |
| Conversion time*1<br>(Operation at PCLKD = 16<br>MHz) | Permissible signal source impedance | 2.38<br>(0.656)*4 | _     | _                 | μѕ   | High-precision channel<br>ADCSR.ADHSC = 1<br>ADSSTRn.SST[7:0] = 0x0A<br>ADACSR.ADSAC = 1   |
|   | Max. = 2.2 $kΩ$ 3.0 (1              | 3.0 (1.281)*4     | _     | _                 | μѕ   | Normal-precision channel<br>ADCSR.ADHSC = 1<br>ADSSTRn.SST[7:0] = 0x14<br>ADACSR.ADSAC = 1 |
| Offset error  |                                     | _                 | ±1.25 | ±7                | LSB  | High-precision channel   |
|   |                                     |                   |       | ±8.5              | LSB  | Other than specified   |
| Full-scale error                                      |                                     | _                 | ±1.25 | ±7                | LSB  | High-precision channel   |
|   |                                     |                   |       | ±8.5              | LSB  | Other than specified   |
| Quantization error                                    |                                     | _                 | ±0.5  | _                 | LSB  | _  |
| Absolute accuracy                                     |                                     | _                 | ±3.25 | ±8                | LSB  | High-precision channel   |
|   |                                     |                   |       | ±11               | LSB  | Other than specified   |
| DNL differential nonlinearity                         | error                               | _                 | ±1.5  | _                 | LSB  | _  |
| INL integral nonlinearity erro                        | r                                   | _                 | ±1.75 | ±4.0              | LSB  | _  |

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.



- Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.
- Note 2. Except for I/O input capacitance (Cin), see section 36.2.4. I/O V<sub>OH</sub>, V<sub>OL</sub>, and Other Characteristics.
- Note 3. Reference data.
- Note 4. () lists sampling time.
- Note 5. When VREFH0 < VCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

#### Table 36.45 A/D conversion characteristics (6) in low-power A/D conversion mode

Conditions: VCC = VREFH0 = 1.8 to 5.5  $V^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter  |                                     | Min               | Тур   | Max              | Unit | Test conditions  |
|--|-------------------------------------|-------------------|-------|------------------|------|--|
| PCLKD (ADCLK) frequency                              |                                     | 1                 | _     | 8                | MHz  | _  |
| Analog input capacitance*2                           | Cs                                  | _                 | _     | 9*3              | pF   | High-precision channel   |
|  |                                     | _                 | _     | 10 <sup>*3</sup> | pF   | Normal-precision channel   |
| Analog input resistance                              | Rs                                  | _                 | _     | 6 <sup>*3</sup>  | kΩ   | High-precision channel   |
|  |                                     | _                 | _     | 14 <sup>*3</sup> | kΩ   | Normal-precision channel   |
| Analog input voltage range                           | Ain                                 | 0                 | _     | VREFH0           | V    | _  |
| Resolution   |                                     | _                 | _     | 12               | Bit  | _  |
| Conversion time*1<br>(Operation at PCLKD = 8<br>MHz) | Permissible signal source impedance | 4.75<br>(1.313)*4 | _     | _                | μѕ   | High-precision channel<br>ADCSR.ADHSC = 1<br>ADSSTRn.SST[7:0] = 0x0A<br>ADACSR.ADSAC = 1   |
|  | Max. = 5 kΩ                         | 6.0 (2.563)*4     | _     | _                | μs   | Normal-precision channel<br>ADCSR.ADHSC = 1<br>ADSSTRn.SST[7:0] = 0x14<br>ADACSR.ADSAC = 1 |
| Offset error   | •                                   | _                 | ±1.25 | ±8.5             | LSB  | High-precision channel   |
|  |                                     |                   |       | ±11              | LSB  | Other than specified   |
| Full-scale error                                     |                                     | _                 | ±1.5  | ±8.5             | LSB  | High-precision channel   |
|  |                                     |                   |       | ±11              | LSB  | Other than specified   |
| Quantization error                                   |                                     | _                 | ±0.5  | _                | LSB  | _  |
| Absolute accuracy                                    |                                     | _                 | ±3.75 | ±10.5            | LSB  | High-precision channel   |
|  |                                     |                   |       | ±14.5            | LSB  | Other than specified   |
| DNL differential nonlinearity                        | error                               | _                 | ±2.0  | _                | LSB  | _  |
| INL integral nonlinearity erro                       | or                                  | _                 | ±2.25 | ±4.5             | LSB  | _  |

- Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.
- Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions
- Note 2. Except for I/O input capacitance (Cin), see section 36.2.4. I/O V<sub>OH</sub>, V<sub>OL</sub>, and Other Characteristics.
- Note 3. Reference data.
- Note 4. () lists sampling time.
- Note 5. When VREFH0 < VCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.



Table 36.46 A/D conversion characteristics (7) in low-power A/D conversion mode

Conditions: VCC = VREFH0 = 1.6 to 5.5  $V^{*5}$ , VSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

| Parameter  |  | Min               | Тур   | Max              | Unit | Test conditions  |
|--|--|-------------------|-------|------------------|------|--|
| PCLKD (ADCLK) frequency                              |  | 1                 | _     | 4                | MHz  | _  |
| Analog input capacitance*2                           | Cs   | _                 | _     | 9*3              | pF   | High-precision channel   |
|  |  | _                 | _     | 10 <sup>*3</sup> | pF   | Normal-precision channel   |
| Analog input resistance                              | Rs   | _                 | _     | 12 <sup>*3</sup> | kΩ   | High-precision channel   |
|  |  | _                 | _     | 28 <sup>*3</sup> | kΩ   | Normal-precision channel   |
| Analog input voltage range                           | Ain  | 0                 | _     | VREFH0           | V    | _  |
| Resolution   | 1  | _                 | _     | 12               | Bit  | _  |
| Conversion time*1<br>(Operation at PCLKD = 4<br>MHz) | Permissible<br>signal<br>source<br>impedance | 9.5 (2.625)*4     | _     | _                | μs   | High-precision channel<br>ADCSR.ADHSC = 1<br>ADSSTRn.SST[7:0] = 0x0A<br>ADACSR.ADSAC = 1   |
|  | Max. = 9.9<br>kΩ                             | 12.0<br>(5.125)*4 | _     | _                | μs   | Normal-precision channel<br>ADCSR.ADHSC = 1<br>ADSSTRn.SST[7:0] = 0x14<br>ADACSR.ADSAC = 1 |
| Offset error   | 1  | _                 | ±1.25 | ±8.5             | LSB  | High-precision channel   |
|  |  |                   |       | ±11              | LSB  | Other than specified   |
| Full-scale error                                     |  | _                 | ±1.5  | ±8.5             | LSB  | High-precision channel   |
|  |  |                   |       | ±11              | LSB  | Other than specified   |
| Quantization error                                   |  | _                 | ±0.5  | _                | LSB  | _  |
| Absolute accuracy                                    |  | _                 | ±3.75 | ±10.5            | LSB  | High-precision channel   |
|  |  |                   |       | ±14.5            | LSB  | Other than specified   |
| DNL differential nonlinearity                        | error  | _                 | ±2.0  | _                | LSB  | _  |
| INL integral nonlinearity erro                       | or   | _                 | ±2.25 | ±4.5             | LSB  | _  |

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

- Note 2. Except for I/O input capacitance (Cin), see section 36.2.4. I/O V<sub>OH</sub>, V<sub>OL</sub>, and Other Characteristics.
- Note 3. Reference data.
- Note 4. () lists sampling time.
- Note 5. When VREFH0 < VCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between VCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Figure 36.45 shows the equivalent circuit for analog input.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.




Figure 36.45 Equivalent circuit for analog input

Table 36.47 12-bit A/D converter channel classification

| Classification                           | Channel                       | Conditions          | Remarks   |
|--|-------------------------------|---------------------|---|
| High-precision channel                   | AN005, AN006, AN009,<br>AN010 | VCC0 = 1.6 to 5.5 V | Pins AN005, AN006, AN009,<br>AN010 cannot be used as            |
| Normal-precision channel                 | AN019 to AN022                |                     | general I/O, TS transmission, when the A/D converter is in use. |
| Internal reference voltage input channel | Internal reference voltage    | VCC0 = 1.8 to 5.5 V | _   |
| Temperature sensor input channel         | Temperature sensor output     | VCC0 = 1.8 to 5.5 V | _   |

Table 36.48 A/D internal reference voltage characteristics

Conditions: VCC = VREFH0 = 1.8 to 5.5 V\*1

| Conditions: VGC - VNETTIO - 1.0 to 5.5 V   |      |      |      |      |                 |  |  |  |
|--|------|------|------|------|-----------------|--|--|--|
| Parameter                                  | Min  | Тур  | Max  | Unit | Test conditions |  |  |  |
| Internal reference voltage input channel*2 | 1.42 | 1.48 | 1.54 | V    | _               |  |  |  |
| PCLKD (ADCLK) frequency*3                  | 1    | _    | 2    | MHz  | _               |  |  |  |
| Sampling time*4                            | 5.0  |      | _    | μs   | _               |  |  |  |

- Note 1. The internal reference voltage cannot be selected for input channels when VCC0 < 1.8 V.
- Note 2. The 12-bit A/D internal reference voltage indicates the voltage when the internal reference voltage is input to the 12-bit A/D converter.
- Note 3. When the internal reference voltage is selected as the high-potential reference voltage.
- Note 4. When the internal reference voltage is converted.




Figure 36.46 Illustration of 12-bit A/D converter characteristic terms

#### **Absolute accuracy**

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as the analog input voltage. For example, if 12-bit resolution is used and the reference voltage VREFH0 = 3.072 V, then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltages. If analog input voltage is 6 mV, an absolute accuracy of  $\pm 5$  LSB means that the actual A/D conversion result is in the range of 0x003 to 0x00D, though an output code of 0x008 can be expected from the theoretical A/D conversion characteristics.

#### Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

#### Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

## Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.



### **Full-scale error**

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.

## 36.5 TSN Characteristics

Table 36.49 TSN characteristics

Conditions: VCC = 1.8 to 5.5 V

| Parameter                     | Symbol             | Min | Тур   | Max | Unit  | Test conditions |
|-------------------------------|--------------------|-----|-------|-----|-------|-----------------|
| Relative accuracy             | _                  | _   | ± 1.5 | _   | °C    | 2.4 V or above  |
|                               |                    | _   | ± 2.0 | _   | °C    | Below 2.4 V     |
| Temperature slope             | _                  | _   | -3.3  | _   | mV/°C | _               |
| Output voltage (at 25°C)      | _                  | _   | 1.05  | _   | V     | VCC = 3.3 V     |
| Temperature sensor start time | t <sub>START</sub> | _   | _     | 5   | μs    | _               |
| Sampling time                 | _                  | 5   | _     | _   | μs    |                 |

### 36.6 POR and LVD Characteristics

Table 36.50 Power-on reset circuit and voltage detection circuit characteristics (1) (1 of 2)

| Parameter         |                   |                        | Symbol              | Min  | Тур  | Max  | Unit | Test Conditions |
|-------------------|-------------------|------------------------|---------------------|------|------|------|------|-----------------|
| Voltage detection | Power-on reset    | When power supply rise | V <sub>POR</sub>    | 1.47 | 1.51 | 1.55 | ٧    | Figure 36.47    |
| level*1           | (POR)             | When power supply fall | V <sub>PDR</sub>    | 1.46 | 1.50 | 1.54 |      | Figure 36.48    |
|                   | Voltage detection | When power supply rise | V <sub>det0_0</sub> | 3.74 | 3.91 | 4.06 | V    | Figure 36.49    |
|                   | circuit (LVD0)*2  | When power supply fall |                     | 3.68 | 3.85 | 4.00 |      | At falling edge |
|                   |                   | When power supply rise | V <sub>det0_1</sub> | 2.73 | 2.9  | 3.01 | 1    |                 |
|                   |                   | When power supply fall |                     | 2.68 | 2.85 | 2.96 |      |                 |
|                   |                   | When power supply rise | V <sub>det0_2</sub> | 2.44 | 2.59 | 2.70 | 1    |                 |
|                   |                   | When power supply fall |                     | 2.38 | 2.53 | 2.64 |      |                 |
|                   |                   | When power supply rise | V <sub>det0_3</sub> | 1.83 | 1.95 | 2.07 |      |                 |
|                   |                   | When power supply fall |                     | 1.78 | 1.90 | 2.02 |      |                 |
|                   |                   | When power supply rise | V <sub>det0_4</sub> | 1.66 | 1.75 | 1.88 |      |                 |
|                   |                   | When power supply fall |                     | 1.60 | 1.69 | 1.82 |      |                 |

**Table 36.50** Power-on reset circuit and voltage detection circuit characteristics (1) (2 of 2)

| Parameter          |                   |                        | Symbol              | Min  | Тур  | Max  | Unit | Test Conditions        |  |  |
|--------------------|-------------------|------------------------|---------------------|------|------|------|------|------------------------|--|--|
| Voltage detection  | Voltage detection | When power supply rise | V <sub>det1_0</sub> | 4.23 | 4.39 | 4.55 | V    | Figure 36.50           |  |  |
| evel <sup>*1</sup> | circuit (LVD1)*3  | When power supply fall |                     | 4.13 | 4.29 | 4.45 |      | At falling edge<br>VCC |  |  |
|                    |                   | When power supply rise | V <sub>det1_1</sub> | 4.07 | 4.25 | 4.39 |      |                        |  |  |
|                    |                   | When power supply fall |                     | 3.98 | 4.16 | 4.30 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_2</sub> | 3.97 | 4.14 | 4.29 | 1    |                        |  |  |
|                    |                   | When power supply fall |                     | 3.86 | 4.03 | 4.18 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_3</sub> | 3.74 | 3.92 | 4.06 | 1    |                        |  |  |
|                    |                   | When power supply fall |                     | 3.68 | 3.86 | 4.00 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_4</sub> | 3.05 | 3.17 | 3.29 |      |                        |  |  |
|                    |                   | When power supply fall |                     | 2.98 | 3.10 | 3.22 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_5</sub> | 2.95 | 3.06 | 3.17 | 1    |                        |  |  |
|                    |                   | When power supply fall |                     | 2.89 | 3.00 | 3.11 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_6</sub> | 2.86 | 2.97 | 3.08 |      |                        |  |  |
|                    |                   | When power supply fall |                     | 2.79 | 2.90 | 3.01 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_7</sub> | 2.74 | 2.85 | 2.96 |      |                        |  |  |
|                    |                   | When power supply fall |                     | 2.68 | 2.79 | 2.90 |      |                        |  |  |
| /oltage detection  | Voltage detection | When power supply rise | V <sub>det1_8</sub> | 2.63 | 2.75 | 2.85 | V    | Figure 36.50           |  |  |
| evel <sup>*1</sup> | circuit (LVD1)*3  | When power supply fall |                     | 2.58 | 2.68 | 2.78 |      | At falling edge<br>VCC |  |  |
|                    |                   | When power supply rise | V <sub>det1_9</sub> | 2.54 | 2.64 | 2.75 | -    |                        |  |  |
|                    |                   | When power supply fall |                     | 2.48 | 2.58 | 2.68 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_A</sub> | 2.43 | 2.53 | 2.63 |      |                        |  |  |
|                    |                   | When power supply fall |                     | 2.38 | 2.48 | 2.58 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_B</sub> | 2.16 | 2.26 | 2.36 |      |                        |  |  |
|                    |                   | When power supply fall |                     | 2.10 | 2.20 | 2.30 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_C</sub> | 1.88 | 2    | 2.09 |      |                        |  |  |
|                    |                   | When power supply fall |                     | 1.84 | 1.96 | 2.05 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_D</sub> | 1.78 | 1.9  | 1.99 |      |                        |  |  |
|                    |                   | When power supply fall |                     | 1.74 | 1.86 | 1.95 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_E</sub> | 1.67 | 1.79 | 1.88 | 1    |                        |  |  |
|                    |                   | When power supply fall |                     | 1.63 | 1.75 | 1.84 | 1    |                        |  |  |
|                    |                   | When power supply rise | V <sub>det1_F</sub> | 1.65 | 1.7  | 1.78 | 1    |                        |  |  |
|                    |                   | When power supply fall |                     | 1.60 | 1.65 | 1.73 | 1    |                        |  |  |
| /oltage detection  | Voltage detection | When power supply rise | V <sub>det2_0</sub> | 4.20 | 4.40 | 4.57 | V    | Figure 36.51           |  |  |
| evel <sup>*1</sup> | circuit (LVD2)*4  | When power supply fall |                     | 4.11 | 4.31 | 4.48 |      | At falling edge VCC    |  |  |
|                    |                   | When power supply rise | V <sub>det2_1</sub> | 4.05 | 4.25 | 4.42 |      |                        |  |  |
|                    |                   | When power supply fall |                     | 3.97 | 4.17 | 4.34 |      |                        |  |  |
|                    |                   | When power supply rise | V <sub>det2_2</sub> | 3.91 | 4.11 | 4.28 |      |                        |  |  |
|                    | W                 | When power supply fall | V <sub>det2_3</sub> | 3.83 | 4.03 | 4.20 |      |                        |  |  |
|                    |                   | When power supply rise |                     | 3.71 | 3.91 | 4.08 |      |                        |  |  |
|                    |                   | When power supply fall |                     | 3.64 | 3.84 | 4.01 | 1    |                        |  |  |

Note 1. These characteristics apply when noise is not superimposed on the power supply. When a setting causes this voltage detection level to overlap with that of the voltage detection circuit, it cannot be specified whether LVD1 or LVD2 is used for voltage detection.

Note 2. # in the symbol V<sub>det0\_#</sub> denotes the value of the OFS1.VDSEL0[2:0] bits.



Note 3. # in the symbol  $V_{det1\_\#}$  denotes the value of the LVDLVLR.LVD1LVL[4:0] bits.

Note 4. # in the symbol  $V_{det2\#}$  denotes the value of the LVDLVLR.LVD2LVL[2:0] bits.

Table 36.51 Power-on reset circuit and voltage detection circuit characteristics (2)

| Parameter                             |                                       | Symbol                | Min | Тур | Max  | Unit  | Test Conditions                                     |
|---------------------------------------|---------------------------------------|-----------------------|-----|-----|------|---|---|
| Wait time after power-on              | LVD0: enable                          | t <sub>POR</sub>      | _   | 4.3 | _    | ms  | _   |
| reset cancellation                    | LVD0: disable                         | t <sub>POR</sub>      | _   | 3.7 | _    | ms  | _   |
| Wait time after voltage               | LVD0: enable*1                        | t <sub>LVD0,1,2</sub> | _   | 1.4 | _    | ms  | _   |
| monitor 0, 1, 2 reset cancellation    | LVD0: disable*2                       | t <sub>LVD1,2</sub>   | _   | 0.7 | _    | ms  | _   |
| Power-on reset response of            | ower-on reset response delay time*3   |                       | _   | _   | 500  | μs  | Figure 36.47, Figure 36.48                          |
| LVD0 response delay time              | *3                                    | t <sub>det</sub>      | _   | _   | 500  | μs  | Figure 36.49  |
| LVD1 response delay time              | *3                                    | t <sub>det</sub>      | _   | _   | 350  | μs  | Figure 36.50  |
| LVD2 response delay time              | /D2 response delay time <sup>*3</sup> |                       | _   | _   | 600  | μs  | Figure 36.51  |
| Minimum VCC down time                 |                                       | t <sub>VOFF</sub>     | 500 | _   | _    | μs  | Figure 36.47, VCC = 1.0 V or above                  |
| Power-on reset enable tim             | е                                     | t <sub>W (POR)</sub>  | 1   | _   | _    | ms  | Figure 36.48, VCC = below 1.0 V                     |
| LVD1 operation stabilization enabled) | on time (after LVD1 is                | T <sub>d (E-A)</sub>  | _   | _   | 300  | μs  | Figure 36.50  |
| LVD2 operation stabilization enabled) | on time (after LVD2 is                | T <sub>d (E-A)</sub>  | _   | _   | 1200 | μs  | Figure 36.51  |
| Hysteresis width (POR)                |                                       | V <sub>PORH</sub>     | -   | 10  | _    | mV  | _   |
| Hysteresis width (LVD0, LV            | /D1 and LVD2)                         | V <sub>LVH</sub>      | _   | 60  | _    | mV  | LVD0 selected                                       |
|                                       |                                       |                       | _   | 110 | _    |   | V <sub>det1_0</sub> to V <sub>det1_2</sub> selected |
|                                       |                                       |                       | _   | 70  | _    |   | V <sub>det1_3</sub> to V <sub>det1_9</sub> selected |
|                                       |                                       |                       | _   | 60  | _    |   | V <sub>det1_A</sub> to V <sub>det1_B</sub> selected |
|                                       |                                       | _                     | 50  | _   |      | V <sub>det1_C</sub> to V <sub>det1_F</sub> selected |   |
|                                       |                                       |                       |     | 90  | _    |   | LVD2 selected                                       |

Note 1. When OFS1.LVDAS = 0.

Note 2. When OFS1.LVDAS = 1.

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels  $V_{POR}$ ,  $V_{det0}$ ,  $V_{det1}$ , and  $V_{det2}$  for the POR/LVD.




Figure 36.47 Voltage detection reset timing




Figure 36.48 Power-on reset timing




Figure 36.49 Voltage detection circuit timing (V<sub>det0</sub>)




Figure 36.50 Voltage detection circuit timing (V<sub>det1</sub>)




Figure 36.51 Voltage detection circuit timing (V<sub>det2</sub>)

## 36.7 Flash Memory Characteristics

## 36.7.1 Code Flash Memory Characteristics

Table 36.52 Code flash characteristics (1)

| Parameter      |                                   | Symbol           | Min     | Тур | Max | Unit  | Conditions              |
|----------------|-----------------------------------|------------------|---------|-----|-----|-------|-------------------------|
| Reprogramming  | g/erasure cycle <sup>*1</sup>     | N <sub>PEC</sub> | 1000    | _   | _   | Times | _                       |
| Data hold time | After 1000 times N <sub>PEC</sub> | t <sub>DRP</sub> | 20*2 *3 | _   | _   | Year  | T <sub>a</sub> = +105°C |
|                |                                   |                  | 10      | _   | _   |       | T <sub>a</sub> = +125°C |

Note 1. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 1,000), erasing can be performed n times for each block. For instance, when 4-byte programming is performed 512 times for different addresses in 2-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasure is not enabled (overwriting is prohibited).

Note 2. Characteristic when using the flash memory programmer and the self-programming library provided by Renesas Electronics.

Note 3. This result is obtained from reliability testing.

Table 36.53 Code flash characteristics (2) (1 of 2)

High-speed operating mode

| Conditions: VCC = 1.8 to 5.5 V |        |                  | ı   | CLK = 1 MH | z   | IC  | CLK = 48 MH | lz  |      |
|--------------------------------|--------|------------------|-----|------------|-----|-----|-------------|-----|------|
| Parameter                      |        | Symbol           | Min | Тур        | Max | Min | Тур         | Max | Unit |
| Programming time               | 4-byte | t <sub>P4</sub>  | _   | 86         | 732 | _   | 34          | 321 | μs   |
| Erasure time                   | 2-KB   | t <sub>E2K</sub> | _   | 12.5       | 355 | _   | 5.6         | 215 | ms   |



Table 36.53 Code flash characteristics (2) (2 of 2)

High-speed operating mode Conditions: VCC = 1.8 to 5.5 V

|   |               |                     |     | ICLK = 1 N | lHz  |     | ICLK = 48 | MHz  |      |
|---|---------------|---------------------|-----|------------|------|-----|-----------|------|------|
| Parameter   |               | Symbol              | Min | Тур        | Max  | Min | Тур       | Max  | Unit |
| Blank check time  | 4-byte        | t <sub>BC4</sub>    | _   | _          | 46.5 | _   | _         | 8.3  | μs   |
|   | 2-KB          | t <sub>BC2K</sub>   | _   | _          | 3681 | _   | _         | 240  | μs   |
| Erase suspended time  | '             | t <sub>SED</sub>    | _   | _          | 22.3 | _   | _         | 10.5 | μs   |
| Access window informations Start-up area selection setting time |               | t <sub>AWSSAS</sub> | _   | 21.2       | 570  | _   | 11.4      | 423  | ms   |
| OCD/serial programme time*1                                     | er ID setting | tosis               | _   | 84.7       | 2280 | _   | 45.3      | 1690 | ms   |
| Flash memory mode tr  | ansition wait | t <sub>DIS</sub>    | 2   | _          | _    | 2   | _         | _    | μs   |
| Flash memory mode tr  | ansition wait | t <sub>MS</sub>     | 15  | _          | _    | 15  | _         | _    | μs   |

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

#### Table 36.54 Code flash characteristics (3)

Middle-speed operating mode Conditions: VCC = 1.8 to 5.5 V

|  |              |                     |     | ICLK = 1 MH | z    | IC  | LK = 24 MH | z*2  |      |
|--|--------------|---------------------|-----|-------------|------|-----|------------|------|------|
| Parameter  |              | Symbol              | Min | Тур         | Max  | Min | Тур        | Max  | Unit |
| Programming time   | 4-byte       | t <sub>P4</sub>     | _   | 86          | 732  | _   | 39         | 356  | μs   |
| Erasure time   | 2-KB         | t <sub>E2K</sub>    | _   | 12.5        | 355  | _   | 6.2        | 227  | ms   |
| Blank check time   | 4-byte       | t <sub>BC4</sub>    | _   | _           | 46.5 | _   | _          | 11.3 | μs   |
|  | 2-KB         | t <sub>BC2K</sub>   | _   | _           | 3681 | _   | _          | 534  | μs   |
| Erase suspended time   |              | t <sub>SED</sub>    | _   | _           | 22.3 | _   | _          | 11.7 | μs   |
| Access window informa<br>Start-up area selection<br>setting time |              | t <sub>AWSSAS</sub> | _   | 21.2        | 570  | _   | 12.2       | 435  | ms   |
| OCD/serial programme time*1                                      | r ID setting | tosis               | _   | 84.7        | 2280 | _   | 48.7       | 1740 | ms   |
| Flash memory mode transition wait time 1                         |              | t <sub>DIS</sub>    | 2   | _           | _    | 2   | _          | _    | μs   |
| Flash memory mode transition wait time 2                         |              | t <sub>MS</sub>     | 15  | _           | _    | 15  | _          | _    | μs   |

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands. Note 2. When  $1.8 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ 

Table 36.55 Code flash characteristics (4)

Low-speed operating mode Conditions: VCC = 1.6 to 5.5 V

|  |                 |                     |     | ICLK = 1 N | ИНZ  |     | ICLK = 2 | MHz  |      |
|--|-----------------|---------------------|-----|------------|------|-----|----------|------|------|
| Parameter  |                 | Symbol              | Min | Тур        | Max  | Min | Тур      | Max  | Unit |
| Programming time   | 4-byte          | t <sub>P4</sub>     | _   | 86         | 732  | _   | 57       | 502  | μs   |
| Erasure time   | 2-KB            | t <sub>E2K</sub>    | _   | 12.5       | 355  | _   | 8.8      | 280  | ms   |
| Blank check time   | 4-byte          | t <sub>BC4</sub>    | _   | _          | 46.5 | _   | _        | 23.3 | μs   |
|  | 2-KB            | t <sub>BC2K</sub>   | _   | _          | 3681 | _   | _        | 1841 | μs   |
| Erase suspended time   |                 | t <sub>SED</sub>    | _   | _          | 22.3 | _   | _        | 16.2 | μs   |
| Access window inform<br>Start-up area selectio<br>setting time |                 | t <sub>AWSSAS</sub> | _   | 21.2       | 570  | _   | 15.9     | 491  | ms   |
| OCD/serial programm<br>time <sup>*1</sup>                      | ner ID setting  | tosis               | _   | 84.7       | 2280 | _   | 63.5     | 1964 | ms   |
| Flash memory mode time 1                                       | transition wait | t <sub>DIS</sub>    | 2   |            |      | 2   | _        | _    | μs   |
| Flash memory mode transition wait time 2                       |                 | t <sub>MS</sub>     | 15  | _          | _    | 15  | _        | _    | μs   |

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz or 2 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

## 36.7.2 Data Flash Memory Characteristics

Table 36.56 Data flash characteristics (1)

| Parameter                                 | Parameter                                |                   |         | Тур     | Max | Unit  | Conditions  |
|---|--|-------------------|---------|---------|-----|-------|-------------|
| Reprogramming/erasure cycle <sup>*1</sup> |  | N <sub>DPEC</sub> | 100000  | 1000000 | _   | Times | _           |
| Data hold time                            | After 10000 times of N <sub>DPEC</sub>   | t <sub>DDRP</sub> | 20*2 *3 | _       | _   | Year  | Ta = +105°C |
|   |  |                   | 10      | _       | _   |       | Ta = +125°C |
|   | After 100000 times of N <sub>DPEC</sub>  |                   | 5*2 *3  | _       | _   |       | Ta = +105°C |
|   | After 1000000 times of N <sub>DPEC</sub> |                   | _       | 1*2 *3  | _   |       | Ta = +25°C  |

Note 1. The reprogram/erase cycle is the number of erasure for each block. When the reprogram/erase cycle is n times (n = 100,000), erasing can be performed n times for each block. For instance, when 1-byte programming is performed 1,024 times for different addresses in 1-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasure is not enabled. (overwriting is prohibited.)

Note 2. Characteristics when using the flash memory programmer and the self-programming library provided by Renesas Electronics.

Note 3. This result is obtained from reliability testing.

#### Table 36.57 Data flash characteristics (2) (1 of 2)

High-speed operating mode Conditions: VCC = 1.8 to 5.5 V

|                       |            |                    | ICLK = 1 MHz |     |      |     | ICLK = 48 MHz |      |      |  |
|-----------------------|------------|--------------------|--------------|-----|------|-----|---------------|------|------|--|
| Parameter             |            | Symbol             | Min          | Тур | Max  | Min | Тур           | Max  | Unit |  |
| Programming time      | 1-byte     | t <sub>DP1</sub>   | _            | 45  | 404  |     | 34            | 321  | μs   |  |
| Erasure time          | 1-KB       | t <sub>DE1K</sub>  | _            | 8.8 | 280  | _   | 6.1           | 224  | ms   |  |
| Blank check time      | 1-byte     | t <sub>DBC1</sub>  | _            | _   | 15.2 | _   | _             | 8.3  | μs   |  |
|                       | 1-KB       | t <sub>DBC1K</sub> | _            | _   | 1832 | _   | _             | 466  | μs   |  |
| Suspended time during | ng erasing | t <sub>DSED</sub>  | _            | _   | 13.2 | _   | _             | 10.5 | μs   |  |

### Table 36.57 Data flash characteristics (2) (2 of 2)

High-speed operating mode Conditions: VCC = 1.8 to 5.5 V

|                               |                    | ICLK = 1 MHz |     |     | IC  |     |     |      |
|-------------------------------|--------------------|--------------|-----|-----|-----|-----|-----|------|
| Parameter                     | Symbol             | Min          | Тур | Max | Min | Тур | Max | Unit |
| Data flash STOP recovery time | t <sub>DSTOP</sub> | 250          | _   | _   | 250 | _   | _   | ns   |

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

#### Table 36.58 Data flash characteristics (3)

Middle-speed operating mode Conditions: VCC = 1.8 to 5.5 V

|                               |        | ICLK = 1 MHz       |     |     | IC   |     |     |      |      |
|-------------------------------|--------|--------------------|-----|-----|------|-----|-----|------|------|
| Parameter                     |        | Symbol             | Min | Тур | Max  | Min | Тур | Max  | Unit |
| Programming time              | 1-byte | t <sub>DP1</sub>   | _   | 45  | 404  | _   | 39  | 356  | μs   |
| Erasure time                  | 1-KB   | t <sub>DE1K</sub>  | _   | 8.8 | 280  | _   | 7.3 | 248  | ms   |
| Blank check time              | 1-byte | t <sub>DBC1</sub>  | _   | _   | 15.2 | _   | _   | 11.3 | μs   |
|                               | 1-KB   | t <sub>DBC1K</sub> | _   | _   | 1.84 | _   | _   | 1.06 | ms   |
| Suspended time during erasing |        | t <sub>DSED</sub>  | _   | _   | 13.2 | _   | _   | 11.7 | μs   |
| Data flash STOP recovery time |        | t <sub>DSTOP</sub> | 250 | _   | _    | 250 | _   | _    | ns   |

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. When  $1.8 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$ 

### Table 36.59 Data flash characteristics (4)

Low-speed operating mode Conditions: VCC = 1.6 to 5.5 V

|                               |        | ICLK = 1 MHz       |     |      | ı    |     |      |      |      |
|-------------------------------|--------|--------------------|-----|------|------|-----|------|------|------|
| Parameter                     |        | Symbol             | Min | Тур  | Max  | Min | Тур  | Max  | Unit |
| Programming time              | 1-byte | t <sub>DP1</sub>   | _   | 86   | 732  | _   | 57   | 502  | μs   |
| Erasure time                  | 1-KB   | t <sub>DE1K</sub>  | _   | 19.7 | 504  | _   | 12.4 | 354  | ms   |
| Blank check time              | 1-byte | t <sub>DBC1</sub>  | _   | _    | 46.5 | _   | _    | 23.3 | μs   |
|                               | 1-KB   | t <sub>DBC1K</sub> | _   | _    | 7.3  | _   | _    | 3.66 | ms   |
| Suspended time during erasing |        | t <sub>DSED</sub>  | _   | _    | 22.3 | _   | _    | 16.2 | μs   |
| Data flash STOP recovery time |        | t <sub>DSTOP</sub> | 250 | _    | _    | 250 | _    | _    | ns   |

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 2 MHz, the frequency can be set to 1 MHz or 2 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.



## 36.8 Serial Wire Debug (SWD)

## Table 36.60 SWD characteristics (1)

Conditions: VCC = 2.4 to 5.5 V

| Parameter                    | Symbol            | Min | Тур | Max | Unit | Test conditions |
|------------------------------|-------------------|-----|-----|-----|------|-----------------|
| SWCLK clock cycle time       | tswcKcyc          | 80  | _   | _   | ns   | Figure 36.52    |
| SWCLK clock high pulse width | tswckh            | 35  | _   | _   | ns   |                 |
| SWCLK clock low pulse width  | tswckl            | 35  | _   | _   | ns   |                 |
| SWCLK clock rise time        | tswcKr            | _   | _   | 5   | ns   |                 |
| SWCLK clock fall time        | tswckf            | _   | _   | 5   | ns   |                 |
| SWDIO setup time             | t <sub>SWDS</sub> | 16  | _   | _   | ns   | Figure 36.53    |
| SWDIO hold time              | t <sub>SWDH</sub> | 16  | _   | _   | ns   |                 |
| SWDIO data delay time        | t <sub>SWDD</sub> | 2   | _   | 70  | ns   |                 |

### Table 36.61 SWD characteristics (2)

Conditions: VCC = 1.6 to 2.4 V

| Parameter                    | Symbol               | Min | Тур | Max | Unit | Test conditions |
|------------------------------|----------------------|-----|-----|-----|------|-----------------|
| SWCLK clock cycle time       | t <sub>SWCKcyc</sub> | 250 | _   | _   | ns   | Figure 36.52    |
| SWCLK clock high pulse width | tswckh               | 120 | _   | _   | ns   |                 |
| SWCLK clock low pulse width  | t <sub>SWCKL</sub>   | 120 | _   | _   | ns   |                 |
| SWCLK clock rise time        | t <sub>SWCKr</sub>   | _   | _   | 5   | ns   |                 |
| SWCLK clock fall time        | tswckf               | _   | _   | 5   | ns   |                 |
| SWDIO setup time             | t <sub>SWDS</sub>    | 50  | _   | _   | ns   | Figure 36.53    |
| SWDIO hold time              | t <sub>SWDH</sub>    | 50  | _   | _   | ns   |                 |
| SWDIO data delay time        | t <sub>SWDD</sub>    | 2   | _   | 170 | ns   |                 |




Figure 36.52 SWD SWCLK timing




Figure 36.53 SWD input/output timing

## Appendix 1. Port States in each Processing Mode

Table 1.1 Port states in each processing mode (1 of 2)

| Port name   | Reset   | Software Standby Mode   |
|---|---------|---|
| P010/AN005  | Hi-Z    | Keep-O  |
| P011/AN006  | Hi-Z    | Keep-O  |
| P014/AN009  | Hi-Z    | Keep-O  |
| P015/AN010/IRQ7_A   | Hi-Z    | Keep-O*1  |
| P100/AN022/AGTIO0_A/GTETRGA_A/<br>GTIOC8B_A/RXD9_E/MISO9_E/SCL9_E/<br>SCK9_E/MISOA_A/KRM00/IRQ2_A               | Hi-Z    | [AGTIO0_A output selected] AGTIO0_A output*2 [Other than the above] Keep-O*1                                |
| P101/AN021/AGTEE0/GTETRGB_A/<br>GTIOC8A_A/TXD9_E/MOSI9_E/SDA9_E/<br>CTS9_RTS9_G/SS9_G/MOSIA_A/KRM01/<br>IRQ1_A  | Hi-Z    | Keep-O*1  |
| P102/AN020/ADTRG0_A/AGTO0/<br>GTOWLO_A/GTIOC5B_A/SCK9_C/<br>TXD9_G/MOSI9_G/SDA9_G/RSPCKA_A/<br>KRM02/IRQ4_C     | Hi-Z    | [AGTO0 selected] AGTO0 output*2 [Other than the above] Keep-O*1   |
| P103/AN019/AGTOB0_B/GTOWUP_A/<br>GTIOC5A_A/CTS9_RTS9_E/SS9_E/<br>RXD9_I/MISO9_I/SCL9_I/SSLA0_A/KRM03/<br>IRQ6_C | Hi-Z    | Keep-O*1  |
| P108/SWDIO/AGTOA1_B/GTOULO_C/<br>GTIOC7B_C/TXD9_H/MOSI9_H/SDA9_H/<br>CTS9_RTS9_B/SS9_B/MOSIA_C/IRA5_C           | Pull-up | Keep-O  |
| P109/AGTO1_A/GTOVUP_C/GTIOC4A_A/<br>SCK9_F/TXD9_B/MOSI9_B/SDA9_B/<br>MISOA_C/KRM01_B/IRQ7_C/CLKOUT_B            | Hi-Z    | [CLKOUT selected] CLKOUT output [Other than the above] Keep-O   |
| P110/AGTOA0_A/GTOVLO_A/GTIOC4B_A/<br>CTS9_RTS9_H/SS9_H/RXD9_B/MISO9_B/<br>SCL9_B/SSLA0_C/KRM00_B/IRQ3_A         | Hi-Z    | Keep-O*1  |
| P111/AGTOA0/GTIOC6A_A/RXD9_G/<br>MISO9_G/SCL9_G/SCK9_B/KRM03_B/<br>IRQ4_A                                       | Hi-Z    | [AGTOA0 selected] AGTOA0 output*2 [Other than the above] Keep-O*1   |
| P112/AGTOB_0/GTIOC6B_A/TXD9_J/<br>MOSI9_J/SDA9_J/CTS9_RTS9_I/SS9_I/<br>KRM02_B/IRQ1_C                           | Hi-Z    | [AGTOB0 selected] AGTOB0 output*2 [Other than the above] Keep-O   |
| P200/NMI  | Hi-Z    | Hi-Z  |
| P201/MD   | Pull-up | Keep-O  |
| P205/AGTO1/TXD9_I/MOSI9_I/SDA9_I/<br>CTS9_RTS9_A/SS9_A/KRM01_A/IRQ1/<br>CLKOUT_A                                | Hi-Z    | [AGTO1 selected] AGTO1 output <sup>*2</sup> [CLKOUT selected] CLKOUT output [Other than the above] Keep-O*1 |
| P300/SWCLK/AGTOB1_A/GTOUUP_C/<br>GTIOC7A_C/RXD9_H/MISO9_H/SCL9_H/<br>SCK9_G/RSPCKA_C/IRQ0_C                     | Pull-up | Keep-O  |
| P400/CACREF_C/AGTIO1_C/GTIOC9A_A/<br>SCK9_D/TXD9_F/MOSI9_F/SDA9_F/<br>SCL0_A/KRM02_A/IRQ0_A                     | Hi-Z    | [AGTIO1_C output selected] AGTIO1_C output*2 [Other than the above] Keep-O*1                                |

Table 1.1 Port states in each processing mode (2 of 2)

| Port name   | Reset | Software Standby Mode   |
|---|-------|---|
| P401/AGTEE1_A/GTETRGA_B/<br>GTIOC9B_A/CTS9_RTS9_F/SS9_F/<br>RXD9_F/MISO9_F/SCL9_F/SDA0_A/IRQ5/<br>KRM03_A | Hi-Z  | Keep-O*1  |
| P914/AGTOA1_A/GTETRGB_F/RXD9_J/<br>MISO9_J/SCL9_J/SCK9_H/KRM00_A/<br>IRQ2_C                               | Hi-Z  | [AGTOA1 selected] AGTOA1 output <sup>*2</sup> [Other than the above] Keep-O <sup>*1</sup> |

Note: Hi-Z: High-impedance

Keep-O: Output pins retain their previous values. Input pins become high-impedance.

Note 1. Input is enabled if the pin is specified as the software standby canceling source while it is used as an external interrupt pin.

Note 2. AGTIO output is enabled while LOCO is selected as a count source.

## Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in packages on the Renesas Electronics Corporation website.






Figure 2.1 HWQFN 24-pin




Figure 2.2 HWQFN 20-pin




Figure 2.3 WLCSP 16-pin

## Appendix 3. I/O Registers

This appendix describes I/O register addresses, access cycles, and reset values by function.

## 3.1 Peripheral Base Addresses

This section provides the base addresses for peripherals described in this manual.

Table 3.1 shows the name, description, and the base address of each peripheral.

Table 3.1 Peripheral base address (1 of 2)

| Name    | Description                                     | Base address |
|---------|---|--------------|
| MPU     | Memory Protection Unit                          | 0x4000_0000  |
| SRAM    | SRAM Control                                    | 0x4000_2000  |
| BUS     | BUS Control                                     | 0x4000_3000  |
| DTC     | Data Transfer Controller                        | 0x4000_5400  |
| ICU     | Interrupt Controller                            | 0x4000_6000  |
| CPU_DBG | Debug Function                                  | 0x4001_B000  |
| SYSC    | System Control                                  | 0x4001_E000  |
| PORT0   | Port 0 Control Registers                        | 0x4004_0000  |
| PORT1   | Port 1 Control Registers                        | 0x4004_0020  |
| PORT2   | Port 2 Control Registers                        | 0x4004_0040  |
| PORT3   | Port 3 Control Registers                        | 0x4004_0060  |
| PORT4   | Port 4 Control Registers                        | 0x4004_0080  |
| PORT9   | Port 9 Control Registers                        | 0x4004_0120  |
| PFS     | Pmn Pin Function Control Register               | 0x4004_0800  |
| ELC     | Event Link Controller                           | 0x4004_1000  |
| POEG    | Port Output Enable Module for GPT               | 0x4004_2000  |
| WDT     | Watchdog Timer                                  | 0x4004_4200  |
| IWDT    | Independent Watchdog Timer                      | 0x4004_4400  |
| CAC     | Clock Frequency Accuracy Measurement Circuit    | 0x4004_4600  |
| MSTP    | Module Stop Control B, C, D                     | 0x4004_7000  |
| I3C     | I3C Bus Interface                               | 0x4008_3000  |
| DOC     | Data Operation Circuit                          | 0x4005_4100  |
| ADC12   | 12-bit A/D Converter                            | 0x4005_C000  |
| SCI9    | Serial Communication Interface 9                | 0x4007_0120  |
| SPI0    | Serial Peripheral Interface 0                   | 0x4007_2000  |
| CRC     | CRC Calculator                                  | 0x4007_4000  |
| GPT164  | General PWM Timer 4 (16-bit)                    | 0x4007_8400  |
| GPT165  | General PWM Timer 5 (16-bit)                    | 0x4007_8500  |
| GPT166  | General PWM Timer 6 (16-bit)                    | 0x4007_8600  |
| GPT167  | General PWM Timer 7 (16-bit)                    | 0x4007_8700  |
| GPT168  | General PWM Timer 8 (16-bit)                    | 0x4007_8800  |
| GPT169  | General PWM Timer 9 (16-bit)                    | 0x4007_8900  |
| GPT_OPS | Output Phase Switching Controller               | 0x4007_8FF0  |
| KINT    | Key Interrupt Function                          | 0x4008_0000  |
| AGTW0   | Low Power Asynchronous General Purpose Timer W0 | 0x4008_4000  |
|         | <u> </u>  |              |

Table 3.1 Peripheral base address (2 of 2)

| Name  | Description                                     | Base address |
|-------|---|--------------|
| AGTW1 | Low Power Asynchronous General Purpose Timer W1 | 0x4008_4100  |
| FLCN  | Flash I/O Registers                             | 0x407E_C000  |

Note: Name = Peripheral name

Description = Peripheral functionality

Base address = Lowest reserved address or address used by the peripheral

## 3.2 Access Cycles

This section provides access cycle information for the I/O registers described in this manual.

The following information applies to Table 3.2:

- Registers are grouped by associated module.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- In the internal I/O area, reserved addresses that are not allocated to registers must not be accessed, otherwise operations cannot be guaranteed.
- The number of I/O access cycles depends on bus cycles of the internal peripheral bus, divided clock synchronization
  cycles, and wait cycles of each module. Divided clock synchronization cycles differ depending on the frequency ratio
  between ICLK and PCLK.
- When the frequency of ICLK is equal to that of PCLK, the number of divided clock synchronization cycles is always constant.
- When the frequency of ICLK is greater than that of PCLK, at least 1 PCLK cycle is added to the number of divided clock synchronization cycles.

Note: This applies to the number of cycles when access from the CPU does not conflict with the instruction fetching to the external memory or bus access from other bus master such as DTC.

Table 3.2 shows the register access cycles for non-GPT modules.

Table 3.2 Access cycles for non-GPT modules (1 of 2)

|   |             |             | Number   | of acces | ss cycles |        |   |   |  |
|---|-------------|-------------|----------|----------|-----------|--------|---|---|--|
|   | Address     |             | ICLK = I | PCLK     | ICLK >    | PCLK*1 | Cycle   |   |  |
| Peripherals                                       | From        | То          | Read     | Write    | Read      | Write  | unit  | Related function  |  |
| MPU, SRAM,<br>BUS, DTC, ICU,<br>CPU_DBG           | 0x4000_2000 | 0x4001_BFFF | 3        |          |           |        | ICLK  | Memory Protection Unit, SRAM,<br>Buses, Data Transfer Controller,<br>Interrupt Controller, CPU, Flash<br>Memory |  |
| SYSC  | 0x4001_E000 | 0x4001_E6FF | 4        |          |           |        | ICLK  | Low Power Modes, Resets,<br>Low Voltage Detection, Clock<br>Generation Circuit, Register<br>Write Protection    |  |
| PORTn, PFS, ELC,<br>POEG, WDT, IWDT,<br>CAC, MSTP | 0x4004_0000 | 0x4004_7FFF | 3 2 to 3 |          | o 3       | PCLKB  | I/O Ports, Event Link Controller, Port Output Enable for GPT, Watchdog Timer, Independent Watchdog Timer, Clock Frequency Accuracy Measurement Circuit, Module Stop Control |   |  |
| DOC, ADC12  | 0x4005_4100 | 0x4005_EFFF | 3 2 to 3 |          | 2 to 3    |        | PCLKB   | Data Operation Circuit, 12-bit<br>A/D Converter   |  |
| SCIn (n = 9)                                      | 0x4007_0000 | 0x4007_0EFF | 5        |          | 2 t       | o 3    | PCLKB   | Serial Communications Interface   |  |
| SPIn (n = 0)*2                                    | 0x4007_2000 | 0x4007_2FFF | 5        |          | 2 t       | o 3    | PCLKB   | Serial Peripheral Interface   |  |
| CRC   | 0x4007_4000 | 0x4007_4FFF | ;        | 3        | 2 t       | о 3    | PCLKB   | CRC Calculator  |  |

Table 3.2 Access cycles for non-GPT modules (2 of 2)

|                                 |             |             | Number of access cycles |       |                |        |       |  |  |
|---------------------------------|-------------|-------------|-------------------------|-------|----------------|--------|-------|--|--|
|                                 | Address     |             | ICLK = PCLK             |       | ICLK > PCLK*1  |        | Cycle |  |  |
| Peripherals                     | From        | То          | Read                    | Write | Read           | Write  | unit  | Related function   |  |
| GPT16n (n = 4 to 9),<br>GPT_OPS | 0x4007_8000 | 0x4007_BFFF | See Tal                 |       | See Table 3.3. |        | PCLKB | General PWM Timer  |  |
| KINT                            | 0x4008_0000 | 0x4008_2FFF |                         | 3     |                | o 3    | PCLKB | Key interrupt Function,<br>Capacitive Sensing Unit 2                           |  |
| AGTWn                           | 0x4008_4000 | 0x4008_4FFF |                         | 3 2   |                | 2 to 3 |       | Low Power Asynchronous<br>General Purpose Timer                                |  |
| FLCN                            | 0x407E_C000 | 0x407E_FFFF | 7                       |       | 7              |        | ICLK  | Data Flash, Temperature Sensor,<br>Capacitive Sensing Unit 2, Flash<br>Control |  |
| I3C                             | 0x4008_3000 | 0x4008_33D0 |                         | 3     | 2 to 3         |        | PCLKB | I3C Bus Interface  |  |

Note 1. If the number of PCLK cycles is non-integer (for example 1.5), the minimum value is without the decimal point, and the maximum value is rounded up to the decimal point. For example, 1.5 to 2.5 is 1 to 3.

Table 3.3 shows register access cycles for GPT modules.

Table 3.3 Access cycles for GPT modules

| Frequency ratio between ICLK | Number of access cycles |        |            |  |  |
|------------------------------|-------------------------|--------|------------|--|--|
| and PCLK                     | Read                    | Write  | Cycle unit |  |  |
| ICLK > PCLKD = PCLKB         | 5 to 6                  | 3 to 4 | PCLKB      |  |  |
| ICLK > PCLKD > PCLKB         | 3 to 4                  | 2 to 3 | PCLKB      |  |  |
| PCLKD = ICLK = PCLKB         | 6                       | 4      | PCLKB      |  |  |
| PCLKD = ICLK > PCLKB         | 2 to 3                  | 1 to 2 | PCLKB      |  |  |
| PCLKD > ICLK = PCLKB         | 4                       | 3      | PCLKB      |  |  |
| PCLKD > ICLK > PCLKB         | 2 to 3                  | 1 to 2 | PCLKB      |  |  |

## 3.3 Register Descriptions

This section provides information associated with registers described in this manual.

Table 3.4 shows a list of registers including address offsets, address sizes, access rights, and reset values.

Table 3.4 Register description (1 of 11)

| Peripheral name | Dim | Dim<br>inc. | Dim<br>index | Register name | Description  | Address offset | Size | R/W | Reset value | Reset mask |
|-----------------|-----|-------------|--------------|---------------|--|----------------|------|-----|-------------|------------|
| MPU             | -   | -           | -            | MMPUCTLA      | Bus Master MPU Control Register                          | 0x000          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU             | -   | -           | -            | MMPUPTA       | Group A Protection of Register                           | 0x102          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU             | 4   | 0x010       | 0-3          | MMPUACA%s     | Group A Region %s access control register                | 0x200          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU             | 4   | 0x010       | 0-3          | MMPUSA%s      | Group A Region %s Start Address<br>Register              | 0x204          | 32   | R/W | 0x00000000  | 0x00000003 |
| MPU             | 4   | 0x010       | 0-3          | MMPUEA%s      | Group A Region %s End Address Register                   | 0x208          | 32   | R/W | 0x00000003  | 0x00000003 |
| MPU             | -   | -           | -            | SMPUCTL       | Slave MPU Control Register                               | 0xC00          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU             | -   | -           | -            | SMPUMBIU      | Access Control Register for Memory Bus 1                 | 0xC10          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU             | -   | -           | -            | SMPUFBIU      | Access Control Register for Internal<br>Peripheral Bus 9 | 0xC14          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU             | -   | -           | -            | SMPUSRAM0     | Access Control Register for Memory Bus 4                 | 0xC18          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU             | -   | -           | -            | SMPUP0BIU     | Access Control Register for Internal<br>Peripheral Bus 1 | 0xC20          | 16   | R/W | 0x0000      | 0xFFFF     |

Note 2. When accessing the 32-bit register (SPDR), access is 2 cycles more than the value in Table 3.2. When accessing an 8-bit or 16-bit register (SPDR\_HA), the access cycles are as shown in Table 3.2.

Table 3.4 Register description (2 of 11)

| Peripheral<br>name | Dim | Dim<br>inc. | Dim<br>index | Register name | Description   | Address offset | Size | R/W | Reset value | Reset mask |
|--------------------|-----|-------------|--------------|---------------|---|----------------|------|-----|-------------|------------|
| MPU                | -   | -           | -            | SMPUP2BIU     | Access Control Register for Internal<br>Peripheral Bus 3      | 0xC24          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU                | -   | -           | -            | SMPUP6BIU     | Access Control Register for Internal<br>Peripheral Bus 7      | 0xC28          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU                | -   | -           | -            | MSPMPUOAD     | Stack Pointer Monitor Operation After Detection Register      | 0xD00          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU                | -   | -           | -            | MSPMPUCTL     | Stack Pointer Monitor Access Control<br>Register              | 0xD04          | 16   | R/W | 0x0000      | 0xFEFF     |
| MPU                | -   | -           | -            | MSPMPUPT      | Stack Pointer Monitor Protection Register                     | 0xD06          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU                | -   | -           | -            | MSPMPUSA      | Main Stack Pointer (MSP) Monitor Start<br>Address Register    | 0xD08          | 32   | R/W | 0x00000000  | 0x00000000 |
| MPU                | -   | -           | -            | MSPMPUEA      | Main Stack Pointer (MSP) Monitor End<br>Address Register      | 0xD0C          | 32   | R/W | 0x00000000  | 0x00000000 |
| MPU                | -   | -           | -            | PSPMPUOAD     | Stack Pointer Monitor Operation After Detection Register      | 0xD10          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU                | -   | -           | -            | PSPMPUCTL     | Stack Pointer Monitor Access Control<br>Register              | 0xD14          | 16   | R/W | 0x0000      | 0xFEFF     |
| MPU                | -   | -           | -            | PSPMPUPT      | Stack Pointer Monitor Protection Register                     | 0xD16          | 16   | R/W | 0x0000      | 0xFFFF     |
| MPU                | -   | -           | -            | PSPMPUSA      | Process Stack Pointer (PSP) Monitor Start<br>Address Register | 0xD18          | 32   | R/W | 0x00000000  | 0x00000000 |
| MPU                | -   | -           | -            | PSPMPUEA      | Process Stack Pointer (PSP) Monitor End<br>Address Register   | 0xD1C          | 32   | R/W | 0x00000000  | 0x00000000 |
| SRAM               | -   | -           | -            | PARIOAD       | SRAM Parity Error Operation After<br>Detection Register       | 0x00           | 8    | R/W | 0x00        | 0xFF       |
| SRAM               | -   | -           | -            | SRAMPRCR      | SRAM Protection Register                                      | 0x04           | 8    | R/W | 0x00        | 0xFF       |
| BUS                | -   | -           | -            | BUSMCNTSYS    | Master Bus Control Register SYS                               | 0x1008         | 16   | R/W | 0x0000      | 0xFFFF     |
| BUS                | -   | -           | -            | BUSMCNTDMA    | Master Bus Control Register DMA                               | 0x100C         | 16   | R/W | 0x0000      | 0xFFFF     |
| BUS                | -   | -           | -            | BUS3ERRADD    | Bus Error Address Register 3                                  | 0x1820         | 32   | R   | 0x00000000  | 0x00000000 |
| BUS                | -   | -           | -            | BUS3ERRSTAT   | BUS Error Status Register 3                                   | 0x1824         | 8    | R   | 0x00        | 0xFE       |
| BUS                | -   | -           | -            | BUS4ERRADD    | Bus Error Address Register 4                                  | 0x1830         | 32   | R   | 0x00000000  | 0x00000000 |
| BUS                | -   | -           | -            | BUS4ERRSTAT   | BUS Error Status Register 4                                   | 0x1834         | 8    | R   | 0x00        | 0xFE       |
| DTC                | -   | -           | -            | DTCCR         | DTC Control Register  | 0x00           | 8    | R/W | 0x08        | 0xFF       |
| DTC                | -   | -           | -            | DTCVBR        | DTC Vector Base Register                                      | 0x04           | 32   | R/W | 0x00000000  | 0xFFFFFF   |
| DTC                | -   | -           | -            | DTCST         | DTC Module Start Register                                     | 0x0C           | 8    | R/W | 0x00        | 0xFF       |
| DTC                | -   | -           | -            | DTCSTS        | DTC Status Register   | 0x0E           | 16   | R   | 0x0000      | 0xFFFF     |
| ICU                | 8   | 0x1         | 0-7          | IRQCR%s       | IRQ Control Register  | 0x000          | 8    | R/W | 0x00        | 0xFF       |
| ICU                | -   | -           | -            | NMICR         | NMI Pin Interrupt Control Register                            | 0x100          | 8    | R/W | 0x00        | 0xFF       |
| ICU                | -   | -           | -            | NMIER         | Non-Maskable Interrupt Enable Register                        | 0x120          | 16   | R/W | 0x0000      | 0xFFFF     |
| ICU                | -   | -           | -            | NMICLR        | Non-Maskable Interrupt Status Clear<br>Register               | 0x130          | 16   | R/W | 0x0000      | 0xFFFF     |
| ICU                | -   | -           | -            | NMISR         | Non-Maskable Interrupt Status Register                        | 0x140          | 16   | R   | 0x0000      | 0xFFFF     |
| ICU                | -   | -           | -            | WUPEN         | Wake Up Interrupt Enable Register                             | 0x1A0          | 32   | R/W | 0x00000000  | 0xFFFFFF   |
| ICU                | -   | -           | -            | IELEN         | ICU event Enable Register                                     | 0x1C0          | 8    | R/W | 0x00        | 0xFF       |
| ICU                | -   | -           | -            | SELSR0        | SYS Event Link Setting Register                               | 0x200          | 16   | R/W | 0x0000      | 0xFFFF     |
| ICU                | 32  | 0x4         | 0-31         | IELSR%s       | ICU Event Link Setting Register %s                            | 0x300          | 32   | R/W | 0x00000000  | 0xFFFFFF   |
| CPU_DBG            | -   | -           | -            | DBGSTR        | Debug Status Register   | 0x00           | 32   | R   | 0x00000000  | 0xFFFFFF   |
| CPU_DBG            | -   | -           | -            | DBGSTOPCR     | Debug Stop Control Register                                   | 0x10           | 32   | R/W | 0x00000003  | 0xFFFFFF   |
| SYSC               | -   | -           | -            | SBYCR         | Standby Control Register                                      | 0x00C          | 16   | R/W | 0x0000      | 0xFFFF     |
| SYSC               | -   | -           | -            | MSTPCRA       | Module Stop Control Register A                                | 0x01C          | 32   | R/W | 0xFFBFFFFF  | 0xFFFFFF   |
| SYSC               | -   | -           | -            | SCKDIVCR      | System Clock Division Control Register                        | 0x020          | 32   | R/W | 0x04000404  | 0xFFFFFF   |
| SYSC               |     | _           | 1_           | SCKSCR        | System Clock Source Control Register                          | 0x026          | 8    | R/W | 0x01        | 0xFF       |

Table 3.4 Register description (3 of 11)

| Peripheral<br>name | Dim | Dim<br>inc. | Dim<br>index | Register name | Description  | Address offset | Size | R/W | Reset value | Reset mask |
|--------------------|-----|-------------|--------------|---------------|--|----------------|------|-----|-------------|------------|
| SYSC               | -   | -           | -            | MEMWAIT       | Memory Wait Cycle Control Register for Code Flash      | 0x031          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | HOCOCR        | High-Speed On-Chip Oscillator Control Register         | 0x036          | 8    | R/W | 0x00        | 0xFE       |
| SYSC               | -   | -           | -            | MOCOCR        | Middle-Speed On-Chip Oscillator Control Register       | 0x038          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | OSCSF         | Oscillation Stabilization Flag Register                | 0x03C          | 8    | R   | 0x00        | 0xFE       |
| SYSC               | -   | -           | -            | CKOCR         | Clock Out Control Register                             | 0x03E          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | LPOPT         | Lower Power Operation Control Register                 | 0x04C          | 8    | R/W | 0x40        | 0xFF       |
| SYSC               | -   | -           | -            | MOCOUTCR      | MOCO User Trimming Control Register                    | 0x061          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | HOCOUTCR      | HOCO User Trimming Control Register                    | 0x062          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | SNZCR         | Snooze Control Register                                | 0x092          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | SNZEDCR0      | Snooze End Control Register 0                          | 0x094          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | SNZREQCR0     | Snooze Request Control Register 0                      | 0x098          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| SYSC               | -   | -           | -            | PSMCR         | Power Save Memory Control Register                     | 0x09F          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | OPCCR         | Operating Power Control Register                       | 0x0A0          | 8    | R/W | 0x01        | 0xFF       |
| SYSC               | -   | -           | -            | HOCOWTCR      | High-Speed On-Chip Oscillator Wait<br>Control Register | 0x0A5          | 8    | R/W | 0x05        | 0xFF       |
| SYSC               | -   | -           | -            | SOPCCR        | Sub Operating Power Control Register                   | 0x0AA          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | RSTSR1        | Reset Status Register 1                                | 0x0C0          | 16   | R/W | 0x0000      | 0xE2F8     |
| SYSC               | -   | -           | -            | LVD1CR1       | Voltage Monitor 1 Circuit Control Register             | 0x0E0          | 8    | R/W | 0x01        | 0xFF       |
| SYSC               | -   | -           | -            | LVD1SR        | Voltage Monitor 1 Circuit Status Register              | 0x0E1          | 8    | R/W | 0x02        | 0xFF       |
| SYSC               | -   | -           | -            | LVD2CR1       | Voltage Monitor 2 Circuit Control Register 1           | 0x0E2          | 8    | R/W | 0x01        | 0xFF       |
| SYSC               | -   | -           | -            | LVD2SR        | Voltage Monitor 2 Circuit Status Register              | 0x0E3          | 8    | R/W | 0x02        | 0xFF       |
| SYSC               | -   | -           | -            | PRCR          | Protect Register                                       | 0x3FE          | 16   | R/W | 0x0000      | 0xFFFF     |
| SYSC               | -   | -           | -            | SYOCDCR       | System Control OCD Control Register                    | 0x040E         | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | RSTSR0        | Reset Status Register 0                                | 0x410          | 8    | R/W | 0x00        | 0xF0       |
| SYSC               | -   | -           | -            | RSTSR2        | Reset Status Register 2                                | 0x411          | 8    | R/W | 0x00        | 0xFE       |
| SYSC               | -   | -           | -            | LVCMPCR       | Voltage Monitor Circuit Control Register               | 0x417          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | LVDLVLR       | Voltage Detection Level Select Register                | 0x418          | 8    | R/W | 0x07        | 0xFF       |
| SYSC               | -   | -           | -            | LVD1CR0       | Voltage Monitor 1 Circuit Control Register 0           | 0x41A          | 8    | R/W | 0x80        | 0xF7       |
| SYSC               | -   | -           | -            | LVD2CR0       | Voltage Monitor 2 Circuit Control Register 0           | 0x41B          | 8    | R/W | 0x80        | 0xF7       |
| SYSC               | -   | -           | -            | LOCOCR        | Low-Speed On-Chip Oscillator Control<br>Register       | 0x490          | 8    | R/W | 0x00        | 0xFF       |
| SYSC               | -   | -           | -            | LOCOUTCR      | LOCO User Trimming Control Register                    | 0x492          | 8    | R/W | 0x00        | 0xFF       |
| PORT0,3-4<br>,9    | -   | -           | -            | PCNTR1        | Port Control Register 1                                | 0x000          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| PORT0,3-4<br>,9    | -   | -           | -            | PODR          | Port Control Register 1                                | 0x000          | 16   | R/W | 0x0000      | 0xFFFF     |
| PORT0,3-4<br>,9    | -   | -           | -            | PDR           | Port Control Register 1                                | 0x002          | 16   | R/W | 0x0000      | 0xFFFF     |
| PORT0,3-4<br>,9    | -   | -           | -            | PCNTR2        | Port Control Register 2                                | 0x004          | 32   | R   | 0x00000000  | 0xFFFF0000 |
| PORT0,3-4<br>,9    | -   | -           | -            | PIDR          | Port Control Register 2                                | 0x006          | 16   | R   | 0x0000      | 0x0000     |
| PORT0,3-4<br>,9    | -   | -           | -            | PCNTR3        | Port Control Register 3                                | 0x008          | 32   | W   | 0x00000000  | 0xFFFFFFF  |
| PORT0,3-4<br>,9    | -   | -           | -            | PORR          | Port Control Register 3                                | 0x008          | 16   | W   | 0x0000      | 0xFFFF     |

Table 3.4 Register description (4 of 11)

| Peripheral name | Dim | Dim<br>inc. | Dim<br>index      | Register name | Description                            | Address<br>offset | Size | R/W | Reset value | Reset mask |
|-----------------|-----|-------------|-------------------|---------------|--|-------------------|------|-----|-------------|------------|
| PORT0,3-4       | -   | -           | -                 | POSR          | Port Control Register 3                | 0x00A             | 16   | W   | 0x0000      | 0xFFFF     |
| ,9              |     |             |                   |               |  |                   |      |     |             |            |
| PORT1-2         | -   | -           | -                 | PCNTR1        | Port Control Register 1                | 0x000             | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| PORT1-2         | -   | -           | -                 | PODR          | Port Control Register 1                | 0x000             | 16   | R/W | 0x0000      | 0xFFFF     |
| PORT1-2         | -   | -           | -                 | PDR           | Port Control Register 1                | 0x002             | 16   | R/W | 0x0000      | 0xFFFF     |
| PORT1-2         | -   | -           | -                 | PCNTR2        | Port Control Register 2                | 0x004             | 32   | R   | 0x00000000  | 0xFFFF0000 |
| PORT1-2         | -   | -           | -                 | EIDR          | Port Control Register 2                | 0x004             | 16   | R   | 0x0000      | 0xFFFF     |
| PORT1-2         | -   | -           | -                 | PIDR          | Port Control Register 2                | 0x006             | 16   | R   | 0x0000      | 0x0000     |
| PORT1-2         | -   | -           | -                 | PCNTR3        | Port Control Register 3                | 0x008             | 32   | W   | 0x00000000  | 0xFFFFFFF  |
| PORT1-2         | -   | -           | -                 | PORR          | Port Control Register 3                | 0x008             | 16   | W   | 0x0000      | 0xFFFF     |
| PORT1-2         | -   | -           | -                 | POSR          | Port Control Register 3                | 0x00A             | 16   | w   | 0x0000      | 0xFFFF     |
| PORT1-2         | -   | -           | -                 | PCNTR4        | Port Control Register 4                | 0x00C             | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| PORT1-2         | -   | -           | -                 | EORR          | Port Control Register 4                | 0x00C             | 16   | R/W | 0x0000      | 0xFFFF     |
| PORT1-2         | -   | -           | -                 | EOSR          | Port Control Register 4                | 0x00E             | 16   | R/W | 0x0000      | 0xFFFF     |
| PFS             | 4   | 0x4         | 10, 11,<br>14, 15 | P0%sPFS       | Port 0%s Pin Function Select Register  | 0x028             | 32   | R/W | 0x00000000  | 0xFFFFFFD  |
| PFS             | 4   | 0x4         | 10, 11,<br>14, 15 | P0%sPFS_HA    | Port 0%s Pin Function Select Register  | 0x02A             | 16   | R/W | 0x0000      | 0xFFFD     |
| PFS             | 4   | 0x4         | 10, 11,<br>14, 15 | P0%sPFS_BY    | Port 0%s Pin Function Select Register  | 0x02B             | 8    | R/W | 0x00        | 0xFD       |
| PFS             | 4   | 0x4         | 0-3               | P10%sPFS      | Port 10%s Pin Function Select Register | 0x040             | 32   | R/W | 0x00000000  | 0xFFFFFFD  |
| PFS             | 4   | 0x4         | 0-3               | P10%sPFS_HA   | Port 10%s Pin Function Select Register | 0x042             | 16   | R/W | 0x0000      | 0xFFFD     |
| PFS             | 4   | 0x4         | 0-3               | P10%sPFS BY   | Port 10%s Pin Function Select Register | 0x043             | 8    | R/W | 0x00        | 0xFD       |
| PFS             | -   | -           | -                 | P108PFS       | Port 108 Pin Function Select Register  | 0x060             | 32   | R/W | 0x00010010  | 0xFFFFFFD  |
| PFS             | -   | -           | -                 | P108PFS_HA    | Port 108 Pin Function Select Register  | 0x062             | 16   | R/W | 0x0010      | 0xFFFD     |
| PFS             | -   | -           | -                 | P108PFS_BY    | Port 108 Pin Function Select Register  | 0x063             | 8    | R/W | 0x10        | 0xFD       |
| PFS             | -   | -           | -                 | P109PFS       | Port 109 Pin Function Select Register  | 0x064             | 32   | R/W | 0x00000000  | 0xFFFFFFD  |
| PFS             | -   | _           | -                 | P109PFS_HA    | Port 109 Pin Function Select Register  | 0x066             | 16   | R/W | 0x0000      | 0xFFFD     |
| PFS             | _   | _           | -                 | P109PFS BY    | Port 109 Pin Function Select Register  | 0x067             | 8    | R/W | 0x00        | 0xFD       |
| PFS             | 3   | 0x4         | 10-12             | P1%sPFS       | Port 1%s Pin Function Select Register  | 0x068             | 32   | R/W | 0x00000000  | 0xFFFFFFD  |
| PFS             | 3   | 0x4         | 10-12             | P1%sPFS HA    | Port 1%s Pin Function Select Register  | 0x06A             | 16   | R/W | 0x0000      | 0xFFFD     |
| PFS             | 3   | 0x4         | 10-12             | P1%sPFS_BY    | Port 1%s Pin Function Select Register  | 0x06B             | 8    | R/W | 0x000       | 0xFD       |
| PFS             | 3   | 0.4         | 10-12             | P200PFS       |  | 0x080             | 32   | R/W | 0x00000000  | 0xFFFFFFD  |
|                 | -   | -           | -                 |               | Port 200 Pin Function Select Register  |                   |      |     |             |            |
| PFS             | -   | -           | -                 | P200PFS_HA    | Port 200 Pin Function Select Register  | 0x082             | 16   | R/W | 0x0000      | 0xFFFD     |
| PFS             | -   | -           | -                 | P200PFS_BY    | Port 200 Pin Function Select Register  | 0x083             | 8    | R/W | 0x00        | 0xFD       |
| PFS             | -   | -           | -                 | P201PFS       | Port 201 Pin Function Select Register  | 0x084             | 32   | R/W | 0x00000010  | 0xFFFFFFD  |
| PFS             | -   | -           | -                 | P201PFS_HA    | Port 201 Pin Function Select Register  | 0x086             | 16   | R/W | 0x0010      | 0xFFFD     |
| PFS             | -   | -           | -                 | P201PFS_BY    | Port 201 Pin Function Select Register  | 0x087             | 8    | R/W | 0x10        | 0xFD       |
| PFS             | 1   | 0x4         | 5                 | P20%sPFS      | Port 20%s Pin Function Select Register | 0x094             | 32   | R/W | 0x00000000  | 0xFFFFFFD  |
| PFS             | 1   | 0x4         | 5                 | P20%sPFS_HA   | Port 20%s Pin Function Select Register | 0x096             | 16   | R/W | 0x0000      | 0xFFFD     |
| PFS             | 1   | 0x4         | 5                 | P20%sPFS_BY   | Port 20%s Pin Function Select Register | 0x097             | 8    | R/W | 0x00        | 0xFD       |
| PFS             | -   | -           | -                 | P300PFS       | Port 300 Pin Function Select Register  | 0x0C0             | 32   | R/W | 0x00010000  | 0xFFFFFFD  |
| PFS             | -   | -           | -                 | P300PFS_HA    | Port 300 Pin Function Select Register  | 0x0C2             | 16   | R/W | 0x0000      | 0xFFFD     |
| PFS             | -   | -           | -                 | P300PFS_BY    | Port 300 Pin Function Select Register  | 0x0C3             | 8    | R/W | 0x00        | 0xFD       |
| PFS             | 2   | 0x4         | 0-1               | P40%sPFS      | Port 40%s Pin Function Select Register | 0x100             | 32   | R/W | 0x00000000  | 0xFFFFFFD  |
| PFS             | 2   | 0x4         | 0-1               | P40%sPFS_HA   | Port 40%s Pin Function Select Register | 0x102             | 16   | R/W | 0x0000      | 0xFFFD     |
| PFS             | 2   | 0x4         | 0-1               | P40%sPFS_BY   | Port 40%s Pin Function Select Register | 0x103             | 8    | R/W | 0x00        | 0xFD       |

Table 3.4 Register description (5 of 11)

| Peripheral name | Dim | Dim<br>inc. | Dim<br>index | Register name | Description                                      | Address offset | Size | R/W | Reset value | Reset mask |
|-----------------|-----|-------------|--------------|---------------|--|----------------|------|-----|-------------|------------|
| PFS             | -   | -           | -            | P914PFS       | Port 914 Pin Function Select Register            | 0xA78          | 32   | R/W | 0x00000000  | 0xFFFFFFD  |
| PFS             | -   | -           | -            | P914PFS_HA    | Port 914 Pin Function Select Register            | 0xA7A          | 16   | R/W | 0x0000      | 0xFFFD     |
| PFS             | -   | -           | -            | P914PFS_BY    | Port 914 Pin Function Select Register            | 0xA7B          | 8    | R/W | 0x00        | 0xFD       |
| PFS             | -   | -           | -            | PWPR          | Write-Protect Register                           | 0x503          | 8    | R/W | 0x80        | 0xFF       |
| PFS             | -   | -           | -            | PRWCNTR       | Port Read Wait Control Register                  | 0x50F          | 8    | R/W | 0x01        | 0xFF       |
| ELC             | -   | -           | -            | ELCR          | Event Link Controller Register                   | 0x00           | 8    | R/W | 0x00        | 0xFF       |
| ELC             | 2   | 0x02        | 0-1          | ELSEGR%s      | Event Link Software Event Generation Register %s | 0x02           | 8    | R/W | 0x80        | 0xFF       |
| ELC             | 4   | 0x04        | 0-3          | ELSR%s        | Event Link Setting Register %s                   | 0x10           | 16   | R/W | 0x0000      | 0xFFFF     |
| ELC             | 2   | 0x04        | 8-9          | ELSR%s        | Event Link Setting Register %s                   | 0x30           | 16   | R/W | 0x0000      | 0xFFFF     |
| ELC             | 2   | 0x04        | 14-15        | ELSR%s        | Event Link Setting Register %s                   | 0x48           | 16   | R/W | 0x0000      | 0xFFFF     |
| ELC             | -   | -           | -            | ELSR18        | Event Link Setting Register 18                   | 0x58           | 16   | R/W | 0x0000      | 0xFFFF     |
| POEG            | -   | -           | -            | POEGGA        | POEG Group A Setting Register                    | 0x000          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| POEG            | -   | -           | -            | POEGGB        | POEG Group B Setting Register                    | 0x100          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| WDT             | -   | -           | -            | WDTRR         | WDT Refresh Register                             | 0x00           | 8    | R/W | 0xFF        | 0xFF       |
| WDT             | -   | -           | -            | WDTCR         | WDT Control Register                             | 0x02           | 16   | R/W | 0x0000      | 0xFFFF     |
| WDT             | -   | -           | -            | WDTSR         | WDT Status Register                              | 0x04           | 16   | R/W | 0x0000      | 0xFFFF     |
| WDT             | -   | -           | -            | WDTRCR        | WDT Reset Control Register                       | 0x06           | 8    | R/W | 0x80        | 0xFF       |
| WDT             | -   | -           | -            | WDTCSTPR      | WDT Count Stop Control Register                  | 0x08           | 8    | R/W | 0x80        | 0xFF       |
| IWDT            | -   | -           | -            | IWDTRR        | IWDT Refresh Register                            | 0x00           | 8    | R/W | 0xFF        | 0xFF       |
| IWDT            | -   | -           | -            | IWDTSR        | IWDT Status Register                             | 0x04           | 16   | R/W | 0x0000      | 0xFFFF     |
| CAC             | -   | -           | -            | CACR0         | CAC Control Register 0                           | 0x00           | 8    | R/W | 0x00        | 0xFF       |
| CAC             | -   | -           | -            | CACR1         | CAC Control Register 1                           | 0x01           | 8    | R/W | 0x00        | 0xFF       |
| CAC             | -   | -           | -            | CACR2         | CAC Control Register 2                           | 0x02           | 8    | R/W | 0x00        | 0xFF       |
| CAC             | -   | -           | -            | CAICR         | CAC Interrupt Control Register                   | 0x03           | 8    | R/W | 0x00        | 0xFF       |
| CAC             | -   | -           | -            | CASTR         | CAC Status Register                              | 0x04           | 8    | R   | 0x00        | 0xFF       |
| CAC             | -   | -           | -            | CAULVR        | CAC Upper-Limit Value Setting Register           | 0x06           | 16   | R/W | 0x0000      | 0xFFFF     |
| CAC             | -   | -           | -            | CALLVR        | CAC Lower-Limit Value Setting Register           | 0x08           | 16   | R/W | 0x0000      | 0xFFFF     |
| CAC             | -   | -           | -            | CACNTBR       | CAC Counter Buffer Register                      | 0x0A           | 16   | R   | 0x0000      | 0xFFFF     |
| MSTP            | -   | -           | -            | MSTPCRB       | Module Stop Control Register B                   | 0x000          | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| MSTP            | -   | -           | -            | MSTPCRC       | Module Stop Control Register C                   | 0x004          | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| MSTP            | -   | -           | -            | MSTPCRD       | Module Stop Control Register D                   | 0x008          | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| I3C             | -   | -           | -            | PRTS          | Protocol Selection Register                      | 0x000          | 32   | R/W | 0x00000001  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | BCTL          | Bus Control Register                             | 0x014          | 32   | R/W | 0xA0000181  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | MSDVAD        | Master Device Address Register                   | 0x018          | 32   | R/W | 0x807F0000  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | RSTCTL        | Reset Control Register                           | 0x020          | 32   | R/W | 0x0001007F  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | PRSST         | Present State Register                           | 0x024          | 32   | R/W | 0x00000004  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | INST          | Internal Status Register                         | 0x030          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | INSTE         | Internal Status Enable Register                  | 0x034          | 32   | R/W | 0x00000400  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | INIE          | Internal Interrupt Enable Register               | 0x038          | 32   | R/W | 0x00000400  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | INSTFC        | Internal Status Force Register                   | 0x03C          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | DVCT          | Device Characteristic Table Register             | 0x044          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | IBINCTL       | IBI Notify Control Register                      | 0x058          | 32   | R/W | 0x0000000B  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | BFCTL         | Bus Function Control Register                    | 0x060          | 32   | R/W | 0x00000107  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | SVCTL         | Slave Control Register                           | 0x064          | 32   | R/W | 0x00018061  | 0xFFFFFFF  |
| I3C             | -   | -           | -            | REFCKCTL      | Reference Clock Control Register                 | 0x070          | 32   | R/W | 0x00000007  | 0xFFFFFFF  |

Table 3.4 Register description (6 of 11)

| Peripheral<br>name | Dim | Dim<br>inc. | Dim<br>index | Register name | Description  | Address offset | Size | R/W | Reset value | Reset mask |
|--------------------|-----|-------------|--------------|---------------|--|----------------|------|-----|-------------|------------|
| I3C                | -   | -           | -            | STDBR         | Standard Bit Rate Register                               | 0x074          | 32   | R/W | 0xBF3FFFF   | 0xFFFFFFF  |
| I3C                | -   | -           | -            | EXTBR         | Extended Bit Rate Register                               | 0x078          | 32   | R/W | 0x3F3FFFFF  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | BFRECDT       | Bus Free Condition Detection Time<br>Register            | 0x07C          | 32   | R/W | 0x000001FF  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | BAVLCDT       | Bus Available Condition Detection Time Register          | 0x080          | 32   | R/W | 0x000001FF  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | BIDLCDT       | Bus Idle Condition Detection Time Register               | 0x084          | 32   | R/W | 0x0003FFFF  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | OUTCTL        | Output Control Register                                  | 0x088          | 32   | R/W | 0x00008713  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | INCTL         | Input Control Register                                   | 0x08C          | 32   | R/W | 0x000000DF  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | TMOCTL        | Timeout Control Register                                 | 0x090          | 32   | R/W | 0x000000F3  | 0xFFFFFFF  |
| 13C                | -   | -           | -            | ACKCTL        | Acknowledge Control Register                             | 0x0A0          | 32   | R/W | 0x00000002  | 0xFFFFFFF  |
| 13C                | -   | -           | -            | SCSTRCTL      | SCL Stretch Control Register                             | 0x0A4          | 32   | R/W | 0x00000003  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | SCSTLCTL      | SCL Stalling Control Register                            | 0x0B0          | 32   | R/W | 0xF000FFFF  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | SVTDLG0       | Slave Transfer Data Length Register 0                    | 0x0C0          | 32   | R/W | 0xFFFF0000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | CNDCTL        | Condition Control Register                               | 0x140          | 32   | R/W | 0x00000007  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NCMDQP        | Normal Command Queue Port Register                       | 0x150          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NRSPQP        | Normal Response Queue Port Register                      | 0x154          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NTDTBP0       | Normal Transfer Data Buffer Port Register 0              | 0x158          | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NIBIQP        | Normal IBI Queue Port Register                           | 0x17C          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NRSQP         | Normal Receive Status Queue Port<br>Register             | 0x180          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NQTHCTL       | Normal Queue Threshold Control Register                  | 0x190          | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NTBTHCTL0     | Normal Transfer Data Buffer Threshold Control Register 0 | 0x194          | 32   | R/W | 0x07070707  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NRQTHCTL      | Normal Receive Status Queue Threshold Control Register   | 0x1C0          | 32   | R/W | 0x000000FF  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | BST           | Bus Status Register                                      | 0x1D0          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | BSTE          | Bus Status Enable Register                               | 0x1D4          | 32   | R/W | 0x00110117  | 0xFFFFFFF  |
| 13C                | -   | -           | -            | BIE           | Bus Interrupt Enable Register                            | 0x1D8          | 32   | R/W | 0x00110117  | 0xFFFFFFF  |
| 13C                | -   | -           | -            | BSTFC         | Bus Status Force Register                                | 0x1DC          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NTST          | Normal Transfer Status Register                          | 0x1E0          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NTSTE         | Normal Transfer Status Enable Register                   | 0x1E4          | 32   | R/W | 0x0010023F  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NTIE          | Normal Transfer Interrupt Enable Register                | 0x1E8          | 32   | R/W | 0x0010023F  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | NTSTFC        | Normal Transfer Status Force Register                    | 0x1EC          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | BCST          | Bus Condition Status Register                            | 0x210          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | SVST          | Slave Status Register                                    | 0x214          | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | DATBAS0       | Device Address Table Basic Register 0                    | 0x224          | 32   | R/W | 0xE0FFF07F  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | DATBAS1       | Device Address Table Basic Register 1                    | 0x22C          | 32   | R/W | 0xE0FFF07F  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | DATBAS2       | Device Address Table Basic Register 2                    | 0x234          | 32   | R/W | 0xE0FFF07F  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | DATBAS3       | Device Address Table Basic Register 3                    | 0x23C          | 32   | R/W | 0xE0FFF07F  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | EXDATBAS      | Extended Device Address Table Basic<br>Register          | 0x2A0          | 32   | R/W | 0xE0FF007F  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | SDATBAS0      | Slave Device Address Table Basic<br>Register 0           | 0x2B0          | 32   | R/W | 0x007F07FF  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | MSDCT0        | Master Device Characteristic Table<br>Register 0         | 0x2D0          | 32   | R/W | 0x0000FF00  | 0xFFFFFFF  |
| I3C                | -   | -           | -            | MSDCT1        | Master Device Characteristic Table<br>Register 1         | 0x2D4          | 32   | R/W | 0x0000FF00  | 0xFFFFFFF  |

Table 3.4 Register description (7 of 11)

| Peripheral |     | Dim  | Dim   | Register |   | Address |      |     |             |            |
|------------|-----|------|-------|----------|---|---------|------|-----|-------------|------------|
| name       | Dim | inc. | index | name     | Description   | offset  | Size | R/W | Reset value | Reset mask |
| I3C        | -   | -    | -     | MSDCT2   | Master Device Characteristic Table<br>Register 2                  | 0x2D8   | 32   | R/W | 0x0000FF00  | 0xFFFFFFF  |
| 13C        | -   | -    | -     | MSDCT3   | Master Device Characteristic Table<br>Register 3                  | 0x2DC   | 32   | R/W | 0x0000FF00  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | SVDCT    | Slave Device Characteristic Table Register                        | 0x320   | 32   | R/W | 0x0000FFFF  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | SDCTPIDL | Slave Device Characteristic Table<br>Provisional ID Low Register  | 0x324   | 32   | R/W | 0x0000FFFF  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | SDCTPIDH | Slave Device Characteristic Table<br>Provisional ID High Register | 0x328   | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| I3C        | -   | -    | -     | SVDVAD0  | Slave Device Address Register 0                                   | 0x330   | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | CSECMD   | CCC Slave Events Command Register                                 | 0x350   | 32   | R/W | 0x0000000B  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | CEACTST  | CCC Enter Activity State Register                                 | 0x354   | 32   | R/W | 0x000000F   | 0xFFFFFFF  |
| I3C        | -   | -    | -     | CMWLG    | CCC Max Write Length Register                                     | 0x358   | 32   | R/W | 0x0000FFFF  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | CMRLG    | CCC Max Read Length Register                                      | 0x35C   | 32   | R/W | 0x00FFFFF   | 0xFFFFFFF  |
| I3C        | -   | -    | -     | CETSTMD  | CCC Enter Test Mode Register                                      | 0x360   | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | CGDVST   | CCC Get Device Status Register                                    | 0x364   | 32   | R/W | 0x0000FFCF  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | CMDSPW   | CCC Max Data Speed W(Write) Registe                               | 0x368   | 32   | R/W | 0x00000007  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | CMDSPR   | CCC Max Data Speed R(Read) Registe                                | 0x36C   | 32   | R/W | 0x0000003F  | 0xFFFFFFF  |
| 13C        | -   | -    | -     | CMDSPT   | CCC Max Data Speed T(Turnaround)<br>Register                      | 0x370   | 32   | R/W | 0x80FFFFF   | 0xFFFFFFF  |
| I3C        | -   | -    | -     | CETSM    | CCC Exchange Timing Support<br>Information M(Mode) Register       | 0x374   | 32   | R/W | 0x00FFFF00  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | BITCNT   | Bit Count Register  | 0x380   | 32   | R/W | 0x0000001F  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | NQSTLV   | Normal Queue Status Level Register                                | 0x394   | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | NDBSTLV0 | Normal Data Buffer Status Level Register 0                        | 0x398   | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | NRSQSTLV | Normal Receive Status Queue Status<br>Level Register              | 0x3C0   | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | PRSTDBG  | Present State Debug Register                                      | 0x3CC   | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| I3C        | -   | -    | -     | MSERRCNT | Master Error Counters Register                                    | 0x3D0   | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| DOC        | -   | -    | -     | DOCR     | DOC Control Register  | 0x00    | 8    | R/W | 0x00        | 0xFF       |
| DOC        | -   | -    | -     | DODIR    | DOC Data Input Register   | 0x02    | 16   | R/W | 0x0000      | 0xFFFF     |
| DOC        | -   | -    | -     | DODSR    | DOC Data Setting Register   | 0x04    | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADCSR    | A/D Control Register  | 0x000   | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADANSA0  | A/D Channel Select Register A0                                    | 0x004   | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADANSA1  | A/D Channel Select Register A1                                    | 0x006   | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADADS0   | A/D-Converted Value Addition/Average<br>Channel Select Register 0 | 0x008   | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADADS1   | A/D-Converted Value Addition/Average<br>Channel Select Register 1 | 0x00A   | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADADC    | A/D-Converted Value Addition/Average<br>Count Select Register     | 0x00C   | 8    | R/W | 0x00        | 0xFF       |
| ADC12      | -   | -    | -     | ADCER    | A/D Control Extended Register                                     | 0x00E   | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADSTRGR  | A/D Conversion Start Trigger Select<br>Register                   | 0x010   | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADEXICR  | A/D Conversion Extended Input Control Registers                   | 0x012   | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADANSB0  | A/D Channel Select Register B0                                    | 0x014   | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADANSB1  | A/D Channel Select Register B1                                    | 0x016   | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADDBLDR  | A/D Data Duplexing Register                                       | 0x018   | 16   | R   | 0x0000      | 0xFFFF     |
| ADC12      | -   | -    | -     | ADTSDR   | A/D Temperature Sensor Data Register                              | 0x01A   | 16   | R   | 0x0000      | 0xFFFF     |

Table 3.4 Register description (8 of 11)

| Peripheral<br>name | Dim | Dim<br>inc. | Dim<br>index | Register name | Description  | Address offset | Size | R/W | Reset value | Reset mask |
|--------------------|-----|-------------|--------------|---------------|--|----------------|------|-----|-------------|------------|
| ADC12              | -   | -           | -            | ADOCDR        | A/D Internal Reference Voltage Data<br>Register                                    | 0x01C          | 16   | R   | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADRD          | A/D Self-Diagnosis Data Register   | 0x01E          | 16   | R   | 0x0000      | 0xFFFF     |
| ADC12              | 4   | 0x2         | 5, 6, 9, 10  | ADDR%s        | A/D Data Registers %s  | 0x020          | 16   | R   | 0x0000      | 0xFFFF     |
| ADC12              | 4   | 0x2         | 19-22        | ADDR%s        | A/D Data Registers %s  | 0x042          | 16   | R   | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADDISCR       | A/D Disconnection Detection Control<br>Register                                    | 0x07A          | 8    | R/W | 0x00        | 0xFF       |
| ADC12              | -   | -           | -            | ADACSR        | A/D Conversion Operation Mode Select<br>Register                                   | 0x07E          | 8    | R/W | 0x00        | 0xFF       |
| ADC12              | -   | -           | -            | ADGSPCR       | A/D Group Scan Priority Control Register   | 0x080          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADDBLDRA      | A/D Data Duplexing Register A  | 0x084          | 16   | R   | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADDBLDRB      | A/D Data Duplexing Register B  | 0x086          | 16   | R   | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADHVREFCNT    | A/D High-Potential/Low-Potential<br>Reference Voltage Control Register             | 0x08A          | 8    | R/W | 0x00        | 0xFF       |
| ADC12              | -   | -           | -            | ADWINMON      | A/D Compare Function Window A/B Status<br>Monitor Register                         | 0x08C          | 8    | R   | 0x00        | 0xFF       |
| ADC12              | -   | -           | -            | ADCMPCR       | A/D Compare Function Control Register  | 0x090          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADCMPANSER    | A/D Compare Function Window A<br>Extended Input Select Register                    | 0x092          | 8    | R/W | 0x00        | 0xFF       |
| ADC12              | -   | -           | -            | ADCMPLER      | A/D Compare Function Window A Extended Input Comparison Condition Setting Register | 0x093          | 8    | R/W | 0x00        | 0xFF       |
| ADC12              | -   | -           | -            | ADCMPANSR0    | A/D Compare Function Window A Channel Select Register 0                            | 0x094          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADCMPANSR1    | A/D Compare Function Window A Channel Select Register 1                            | 0x096          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADCMPLR0      | A/D Compare Function Window A<br>Comparison Condition Setting Register 0           | 0x098          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADCMPLR1      | A/D Compare Function Window A<br>Comparison Condition Setting Register 1           | 0x09A          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | 2   | 0x2         | 0-1          | ADCMPDR%s     | A/D Compare Function Window A Lower-<br>Side/Upper-Side Level Setting Register     | 0x09C          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADCMPSR0      | A/D Compare Function Window A Channel Status Register 0                            | 0x0A0          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADCMPSR1      | A/D Compare Function Window A Channel Status Register1                             | 0x0A2          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADCMPSER      | A/D Compare Function Window A<br>Extended Input Channel Status Register            | 0x0A4          | 8    | R/W | 0x00        | 0xFF       |
| ADC12              | -   | -           | -            | ADCMPBNSR     | A/D Compare Function Window B Channel Select Register                              | 0x0A6          | 8    | R/W | 0x00        | 0xFF       |
| ADC12              | -   | -           | -            | ADWINLLB      | A/D Compare Function Window B Lower-<br>Side/Upper-Side Level Setting Register     | 0x0A8          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADWINULB      | A/D Compare Function Window B Lower-<br>Side/Upper-Side Level Setting Register     | 0x0AA          | 16   | R/W | 0x0000      | 0xFFFF     |
| ADC12              | -   | -           | -            | ADCMPBSR      | A/D Compare Function Window B Status Register                                      | 0x0AC          | 8    | R/W | 0x00        | 0xFF       |
| ADC12              | -   | -           | -            | ADSSTRL       | A/D Sampling State Register  | 0x0DD          | 8    | R/W | 0x0D        | 0xFF       |
| ADC12              | -   | -           | -            | ADSSTRT       | A/D Sampling State Register  | 0x0DE          | 8    | R/W | 0x0D        | 0xFF       |
| ADC12              | -   | -           | -            | ADSSTRO       | A/D Sampling State Register  | 0x0DF          | 8    | R/W | 0x0D        | 0xFF       |
| ADC12              | 4   | 0x1         | 5, 6, 9, 10  | ADSSTR%s      | A/D Sampling State Register  | 0x0E0          | 8    | R/W | 0x0D        | 0xFF       |
| SCI9               | -   | -           | -            | SMR           | Serial Mode Register for Non-Smart Card<br>Interface Mode (SCMR.SMIF = 0)          | 0x00           | 8    | R/W | 0x00        | 0xFF       |
| SCI9               | -   | -           | -            | SMR_SMCI      | Serial Mode Register for Smart Card<br>Interface Mode (SCMR.SMIF = 1)              | 0x00           | 8    | R/W | 0x00        | 0xFF       |
| SCI9               | -   | -           | -            | BRR           | Bit Rate Register  | 0x01           | 8    | R/W | 0xFF        | 0xFF       |

Table 3.4 Register description (9 of 11)

| Peripheral name | Dim | Dim<br>inc. | Dim<br>index | Register name | Description  | Address offset | Size | R/W | Reset value | Reset mask |
|-----------------|-----|-------------|--------------|---------------|--|----------------|------|-----|-------------|------------|
| SCI9            | -   | -           | -            | SCR           | Serial Control Register for Non-Smart Card<br>Interface Mode (SCMR.SMIF = 0)                               | 0x02           | 8    | R/W | 0x00        | 0xFF       |
| SCI9            | -   | -           | -            | SCR_SMCI      | Serial Control Register for Smart Card<br>Interface Mode (SCMR.SMIF = 1)                                   | 0x02           | 8    | R/W | 0x00        | 0xFF       |
| SCI9            | -   | -           | -            | TDR           | Transmit Data Register   | 0x03           | 8    | R/W | 0xFF        | 0xFF       |
| SCI9            | -   | -           | -            | SSR           | Serial Status Register for Non-Smart<br>Card Interface and Non-FIFO Mode<br>(SCMR.SMIF = 0 and FCR.FM = 0) | 0x04           | 8    | R/W | 0x84        | 0xFF       |
| SCI9            | -   | -           | -            | SSR_SMCI      | Serial Status Register for Smart Card<br>Interface Mode (SCMR.SMIF = 1)                                    | 0x04           | 8    | R/W | 0x84        | 0xFF       |
| SCI9            | -   | -           | -            | RDR           | Receive Data Register  | 0x05           | 8    | R/W | 0x00        | 0xFF       |
| SCI9            | -   | -           | -            | SCMR          | Smart Card Mode Register   | 0x06           | 8    | R/W | 0xF2        | 0xFF       |
| SCI9            | -   | -           | -            | SEMR          | Serial Extended Mode Register  | 0x07           | 8    | R/W | 0x00        | 0xFF       |
| SCI9            | -   | -           | -            | SNFR          | Noise Filter Setting Register  | 0x08           | 8    | R/W | 0x00        | 0xFF       |
| SCI9            | -   | -           | -            | SIMR1         | IIC Mode Register 1  | 0x09           | 8    | R/W | 0x00        | 0xFF       |
| SCI9            | -   | -           | -            | SIMR2         | IIC Mode Register 2  | 0x0A           | 8    | R/W | 0x00        | 0xFF       |
| SCI9            | -   | -           | -            | SIMR3         | IIC Mode Register 3  | 0x0B           | 8    | R/W | 0x00        | 0xFF       |
| SCI9            | -   | -           | -            | SISR          | IIC Status Register  | 0x0C           | 8    | R   | 0x00        | 0xCB       |
| SCI9            | -   | -           | -            | SPMR          | SPI Mode Register  | 0x0D           | 8    | R/W | 0x00        | 0xFF       |
| SCI9            | -   | -           | -            | TDRHL         | Transmit Data Register   | 0x0E           | 16   | R/W | 0xFFFF      | 0xFFFF     |
| SCI9            | -   | -           | -            | RDRHL         | Receive Data Register  | 0x10           | 16   | R   | 0x0000      | 0xFFFF     |
| SCI9            | -   | -           | -            | MDDR          | Modulation Duty Register   | 0x12           | 8    | R/W | 0xFF        | 0xFF       |
| SCI9            | -   | -           | -            | DCCR          | Data Compare Match Control Register  | 0x13           | 8    | R/W | 0x40        | 0xFF       |
| SCI9            | -   | -           | -            | CDR           | Compare Match Data Register  | 0x1A           | 16   | R/W | 0x0000      | 0xFFFF     |
| SCI9            | -   | _           | -            | SPTR          | Serial Port Register   | 0x1C           | 8    | R/W | 0x03        | 0xFF       |
| SPI0            | _   | _           | -            | SPCR          | SPI Control Register   | 0x00           | 8    | R/W | 0x00        | 0xFF       |
| SPI0            | -   | _           | -            | SSLP          | SPI Slave Select Polarity Register   | 0x01           | 8    | R/W | 0x00        | 0xFF       |
| SPI0            | _   | _           | -            | SPPCR         | SPI Pin Control Register   | 0x02           | 8    | R/W | 0x00        | 0xFF       |
| SPI0            | _   | _           | -            | SPSR          | SPI Status Register  | 0x03           | 8    | R/W | 0x20        | 0xFF       |
| SPI0            | _   | _           | -            | SPDR          | SPI Data Register  | 0x04           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| SPI0            | _   | _           | -            | SPDR_HA       | SPI Data Register  | 0x04           | 16   | R/W | 0x0000      | 0xFFFF     |
| SPI0            | _   | _           | 1_           | SPBR          | SPI Bit Rate Register  | 0x0A           | 8    | R/W | 0xFF        | 0xFF       |
| SPI0            | _   | _           | -            | SPDCR         | SPI Data Control Register  | 0x0B           | 8    | R/W | 0x00        | 0xFF       |
| SPI0            |     |             |              | SPCKD         | SPI Clock Delay Register   | 0x0C           | 8    | R/W | 0x00        | 0xFF       |
| SPI0            |     |             | 1-           | SSLND         | SPI Slave Select Negation Delay Register   | 0x0D           | 8    | R/W | 0x00        | 0xFF       |
| SPI0            | -   | -           | -            | SPND          | SPI Next-Access Delay Register   | 0x0E           | 8    | R/W | 0x00        | 0xFF       |
| SPI0            | -   | -           | -            | SPCR2         | SPI Control Register 2   | 0x0F           | 8    | R/W | 0x00        | 0xFF       |
| SPI0            | -   | -           | 1-           | SPCMD0        | SPI Command Register 0   | 0x10           | 16   | R/W | 0x070D      | 0xFFFF     |
| CRC             | -   | -           | -            | CRCCR0        | CRC Control Register 0   | 0x10           | 8    | R/W | 0x00        | 0xFF       |
| CRC             | -   | -           | -<br> -      | CRCCR1        | CRC Control Register 1   | 0x00           | 8    | R/W | 0x00        | 0xFF       |
|                 | -   | -           |              |               |  |                |      |     |             |            |
| CRC             | -   | -           | -            | CRCDIR BY     | CRC Data Input Register  | 0x04           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| CRC             | -   | -           |              | CRCDIR_BY     | CRC Data Input Register  | 0x04           | 8    | R/W | 0x00        | 0xFF       |
| CRC             | -   | -           | -            | CRCDOR        | CRC Data Output Register   | 0x08           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| CRC             | -   | -           | -            | CRCDOR_HA     | CRC Data Output Register   | 0x08           | 16   | R/W | 0x0000      | 0xFFFF     |
| CRC             | -   | -           | -            | CRCDOR_BY     | CRC Data Output Register   | 0x08           | 8    | R/W | 0x00        | 0xFF       |
| CRC             | -   | -           | -            | CRCSAR        | Snoop Address Register   | 0x0C           | 16   | R/W | 0x0000      | 0xFFFF     |
| GPT164-9        | -   | -           | -            | GTWP          | General PWM Timer Write-Protection<br>Register   | 0x00           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |

Table 3.4 Register description (10 of 11)

| Peripheral<br>name | Dim | Dim<br>inc. | Dim<br>index | Register name | Description   | Address offset | Size | R/W | Reset value | Reset mask |
|--------------------|-----|-------------|--------------|---------------|---|----------------|------|-----|-------------|------------|
| GPT164-9           | -   | -           | -            | GTSTR         | General PWM Timer Software Start<br>Register                | 0x04           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTSTP         | General PWM Timer Software Stop<br>Register                 | 0x08           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTCLR         | General PWM Timer Software Clear<br>Register                | 0x0C           | 32   | W   | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTSSR         | General PWM Timer Start Source Select<br>Register           | 0x10           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTPSR         | General PWM Timer Stop Source Select<br>Register            | 0x14           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTCSR         | General PWM Timer Clear Source Select<br>Register           | 0x18           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTUPSR        | General PWM Timer Up Count Source<br>Select Register        | 0x1C           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTDNSR        | General PWM Timer Down Count Source<br>Select Register      | 0x20           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTICASR       | General PWM Timer Input Capture Source<br>Select Register A | 0x24           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTICBSR       | General PWM Timer Input Capture Source<br>Select Register B | 0x28           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTCR          | General PWM Timer Control Register                          | 0x2C           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTUDDTYC      | General PWM Timer Count Direction and Duty Setting Register | 0x30           | 32   | R/W | 0x00000001  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTIOR         | General PWM Timer I/O Control Register                      | 0x34           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTINTAD       | General PWM Timer Interrupt Output<br>Setting Register      | 0x38           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTST          | General PWM Timer Status Register                           | 0x3C           | 32   | R/W | 0x00008000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTBER         | General PWM Timer Buffer Enable<br>Register                 | 0x40           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTCNT         | General PWM Timer Counter                                   | 0x48           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTCCRA        | General PWM Timer Compare Capture<br>Register A             | 0x4C           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTCCRB        | General PWM Timer Compare Capture<br>Register B             | 0x50           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTCCRC        | General PWM Timer Compare Capture<br>Register C             | 0x54           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTCCRE        | General PWM Timer Compare Capture<br>Register E             | 0x58           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTCCRD        | General PWM Timer Compare Capture<br>Register D             | 0x5C           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTCCRF        | General PWM Timer Compare Capture<br>Register F             | 0x60           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTPR          | General PWM Timer Cycle Setting<br>Register                 | 0x64           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTPBR         | General PWM Timer Cycle Setting Buffer Register             | 0x68           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTDTCR        | General PWM Timer Dead Time Control Register                | 0x88           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| GPT164-9           | -   | -           | -            | GTDVU         | General PWM Timer Dead Time Value<br>Register U             | 0x8C           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |
| GPT_OPS            | -   | -           | -            | OPSCR         | Output Phase Switching Control Register                     | 0x00           | 32   | R/W | 0x00000000  | 0xFFFFFFF  |
| KINT               | -   | -           | -            | KRCTL         | Key Return Control Register                                 | 0x00           | 8    | R/W | 0x00        | 0xFF       |
| KINT               | -   | -           | -            | KRF           | Key Return Flag Register                                    | 0x04           | 8    | R/W | 0x00        | 0xFF       |
| KINT               | -   | -           | -            | KRM           | Key Return Mode Register                                    | 0x08           | 8    | R/W | 0x00        | 0xFF       |
| AGTW0-1            | -   | -           | -            | AGT           | AGT Counter Register  | 0x00           | 32   | R/W | 0xFFFFFFF   | 0xFFFFFFF  |

Table 3.4 Register description (11 of 11)

| Peripheral name | Dim | Dim<br>inc. | Dim<br>index | Register name | Description  | Address offset | Size | R/W | Reset value                | Reset mask |
|-----------------|-----|-------------|--------------|---------------|--|----------------|------|-----|----------------------------|------------|
| AGTW0-1         | -   | -           | -            | AGTCMB        | AGT Compare Match B Register                         | 0x08           | 32   | R/W | 0xFFFFFFF                  | 0xFFFFFFF  |
| AGTW0-1         | -   | -           | -            | AGTCMA        | AGT Compare Match A Register                         | 0x04           | 32   | R/W | 0xFFFFFFF                  | 0xFFFFFFF  |
| AGTW0-1         | -   | -           | -            | AGTCR         | AGT Control Register                                 | 0x0C           | 8    | R/W | 0x00                       | 0xFF       |
| AGTW0-1         | -   | -           | -            | AGTMR1        | AGT Mode Register 1                                  | 0x0D           | 8    | R/W | 0x00                       | 0xFF       |
| AGTW0-1         | -   | -           | -            | AGTMR2        | AGT Mode Register 2                                  | 0x0E           | 8    | R/W | 0x00                       | 0xFF       |
| AGTW0-1         | -   | -           | -            | AGTIOC        | AGT I/O Control Register                             | 0x10           | 8    | R/W | 0x00                       | 0xFF       |
| AGTW0-1         | -   | -           | -            | AGTISR        | AGT Event Pin Select Register                        | 0x11           | 8    | R/W | 0x00                       | 0xFF       |
| AGTW0-1         | -   | -           | -            | AGTCMSR       | AGT Compare Match Function Select<br>Register        | 0x12           | 8    | R/W | 0x00                       | 0xFF       |
| AGTW0-1         | -   | -           | -            | AGTIOSEL      | AGT Pin Select Register                              | 0x00F          | 8    | R/W | 0x00                       | 0xFF       |
| FLCN            | -   | -           | -            | DFLCTL        | Data Flash Enable Register                           | 0x0090         | 8    | R/W | 0x00                       | 0xFF       |
| FLCN            | -   | -           | -            | TSCDR         | Temperature Sensor Calibration Data<br>Register      | 0x0228         | 16   | R   | Unique value for each chip | 0x0000     |
| FLCN            | -   | -           | -            | FLDWAITR      | Memory Wait Cycle Control Register for<br>Data Flash | 0x3FC4         | 8    | R/W | 0x00                       | 0xFF       |
| FLCN            | -   | -           | -            | PFBER         | Prefetch Buffer Enable Register                      | 0x3FC8         | 8    | R/W | 0x00                       | 0xFF       |

Note: Peripheral name = Name of peripheral

Dim = Number of elements in an array of registers

Dim inc. = Address increment between two simultaneous registers of a register array in the address map

Dim index = Sub string that replaces the %s placeholder within the register name

Register name = Name of register Description = Register description

Address offset = Address of the register relative to the base address defined by the peripheral of the register

Size = Bit width of the register

Reset value = Default reset value of a register

Reset mask = Identifies which register bits have a defined reset value

## **Revision History**

#### Revision 1.00 — August 18, 2021

First edition, issued

#### Revision 1.10 — March 31, 2022

#### 1. Overview:

- Added Table 1.11 I/O ports.
- Updated Figure 1.2 Part numbering scheme.
- Updated Table 1.12 Product list.
- Updated Figure 1.3 Pin assignment for HWQFN 24-pin (top view).
- Updated Figure 1.4 Pin assignment for HWQFN 20-pin (top view).

#### 8. Clock Generation Circuit:

• Updated Table 8.2 Clock generation circuit specifications for the internal clocks.

#### 10. Low Power Modes:

- Updated Table 10.2 Operating conditions of each low power mode.
- Updated 10.2.9 SNZEDCR0.
- Updated 10.2.11 PSMCR.
- Updated Figure 10.10 Setting example of using ELC in Snooze mode

#### 20. General PWM Timer:

• Updated the OADF[1:0] and OBDF[1:0] bits in 20.2.14 GTIOR.

### 21. Low Power Asynchronous General Purpose Timer:

Updated Table 21.1 AGTW specifications.

#### 25. I3C Bus Interface:

- Updated 25.2.23 TMOCTL.
- Updated (1) I2C Slave Operation in 25.3.2.1.2 Slave Mode Operation.
- Updated 25.3.2.3.11 Common Command Codes (CCC) [I3C mode].
- Updated 25.3.2.4.6 Error Recovery Operation [I3C mode] [MCU Ver1].
- Added 25.3.2.4.7 Error Recovery Operation [I3C mode] [MCU Ver2].
- Updated 25.3.3.3.1 I2C Master Transmission Flow (Single Buffer Transfer).

#### 26. Serial Peripheral Interface:

Added the SPBYT bit in 26.2.7 SPDCR.

#### 32. Flash Memory:

- Added 32.3.27 UIDRn : Unique ID Registers n (n = 0 to 3).
- Added 32.3.28 PNRn : Part Numbering Register n (n = 0 to 3).
- Added 32.3.29 MCUVER: MCU Version Register.

#### 33. AES Engine:

- Added 33.1 Overview.
- Added 33.2 Module Construction.

#### 34. True Random Number Generator:

Added 34.1 Overview.

#### 36. Electrical Characteristics:

- Updated Table 36.4 I/O V<sub>IH</sub>, V<sub>IL</sub>.
- Updated Note 2 in Table 36.49 Power-on reset circuit and voltage detection circuit characteristics (1).

#### APP2. Appendix 2. Package Dimensions:

- Updated Figure 2.1 HWQFN 24-pin.
- Updated Figure 2.2 HWQFN 20-pin.

### APP3. Appendix 3. I/O Registers:

• Updated Table 3.2 Access cycles for non-GPT modules.

### Revision 1.20 — November 30, 2022

#### 1. Overview:

- Updated Figure 1.2 Part numbering scheme.
- Updated Table 1.13 Function Comparison.

#### 2. CPU:

- Updated 2.1.1 CPU.
- Updated Table 2.8 CoreSight component registers in the CoreSight ROM Table.



#### Revision 1.20 — November 30, 2022

#### 4. Address Space:

• Updated Figure 4.1 Memory map.

#### 6. Option-Setting Memory:

• Updated 6.2.2 OFS1: Option Function Select Register 1.

#### 7. Low Voltage Detection (LVD):

Updated 7.2.8 LVD2SR: Voltage Monitor 2 Circuit Status Register.

#### 8. Clock Generation Circuit

• Updated Figure 8.1 Clock generation circuit block diagram (Internal Clock Supply Architecture Type A) and Figure 8.2 Clock generation circuit block diagram (Internal Clock Supply Architecture Type B).

#### 9. Clock Frequency Accuracy Measurement Circuit (CAC):

• Updated Figure 9.1 CAC block diagram.

#### 10. Low Power Modes:

- Updated 10.8.1 Transition to Snooze Mode.
- Updated Figure 10.10 Setting example of using ELC in Snooze mode.
- Updated 10.9.1 Register Access.

#### 11. Register Write Protection:

• Updated Table 11.1 Association between the bits in the PRCR register and registers to be protected.

#### 14. Memory Protection Unit (MPU):

Updated 14.3 Arm MPU.

#### 15. Data Transfer Controller:

• Updated Figure 15.1 DTC block diagram.

#### 17. I/O Ports:

Updated 17.3.4 Wait Function for Port Read.

#### 21. Low Power Asynchronous General Purpose Timer (AGTW):

- Updated 21.1 Overview.
- Updated 21.2.1 AGT: AGT Counter Register, 21.2.4 AGTCR: AGT Control Register, 21.2.5 AGTMR1: AGT Mode Register 1, 21.2.7 AGTIOC: AGT I/O Control Register, 21.2.8 AGTISR: AGT Event Pin Select Register, 21.2.9 AGTCMSR: AGT Compare Match Function Select Register, and 21.2.10 AGTIOSEL: AGT Pin Select Register.
- Updated 21.3.4 Pulse Output Mode, 21.3.5 Event Counter Mode, 21.3.6 Pulse Width Measurement Mode, 21.3.7 Pulse Period
  Measurement Mode, 21.3.8 Compare Match function, 21.3.9 Output Settings for Each Mode, 21.3.10 Standby Mode, 21.3.11 Interrupt
  Sources, and 21.3.12 Event Signal Output to ELC.
- Updated 21.4.4 Output pin setting.

#### 25. I3C Bus Interface (I3C):

- Updated Table 25.1 I2C specifications.
- Updated Table 25.4 List of I3C registers.
- Updated 25.2.3 BCTL: Bus Control Register, 25.2.26 SCSTLCTL: SCL Stalling Control Register, 25.2.47 DATBASm: Device Address Table Basic Register m (m = 0 to 3), 25.2.49 SDATBASn: Slave Device Address Table Basic Register n (n = 0), 25.2.60 CGDVST: CCC Get Device Status Register, 25.2.65 BITCNT: Bit Count Register, and 25.2.69 PRSTDBG: Present State Debug Register.
- Updated 25.3.1.1.4 Combo Transfer Command.
- Updated 25.3.1.3 IBI Status Descriptor.
- Updated 25.3.2.3.4 Address Match Detection.
- Updated 25.3.2.4.6 Error Recovery Operation [I3C mode] [MCU Ver1] and 25.3.2.4.7 Error Recovery Operation [I3C mode] [MCU Ver2].
- Updated 25.3.3.1.1 I<sup>2</sup>C Initial Setting Flow (Single Buffer Transfer).
- Updated Figure 25.105 Example of I3C initialization flowchart.
- Updated Figure 25.110 Example of I3C master transmission flowchart (normal FIFO buffer transfer) and Figure 25.111 Example of I3C master reception flowchart (normal FIFO buffer transfer).
- Updated Figure 25.116 I3C slave receives GET CCC while data exists by writing from the NTDTBP0 register to the transmission buffer.
- Updated 25.6 Reset Descriptions.

#### 28. 12-Bit A/D Converter (ADC12):

Updated 28.1 Overview.



#### Revision 1.20 - November 30, 2022

#### 32. Flash Memory:

- Updated Table 32.1 Code flash memory and data flash memory specifications.
- Updated 32.3.8 FRESETR: Flash Reset Register, 32.3.10 FCR: Flash Control Register, and 32.3.11 FEXCR: Flash Extra Area Control Register.
- Updated 32.6 Overview of Functions.
- Updated Figure 32.5 Configuration area bit map.
- Updated 32.8 Suspend Operation.
- Updated 32.12.1 Overview.
- Updated 32.13.3 Software Command Usage.
- Removed 32.15.2 Suspension by Erase Suspend Commands and 32.15.10 Additional Programming Disabled.

#### 36. Electrical Characteristics:

- Updated Table 36.32 SPI timing.
- Updated 36.7.1 Code Flash Memory Characteristics and 36.7.2 Data Flash Memory Characteristics.

#### Appendix 3. I/O Registers:

• Updated Table 3.4 Register description.

#### Revision 1.30 — October 31, 2023

#### 1. Overview:

- Changed AVCC0 to VCC0 throughout manual.
- Updated Figure 1.2 Part numbering scheme.
- Updated the Note in Figure 1.3 Pin assignment for HWQFN 24-pin (top view).
- Updated the Note in Figure 1.4 Pin assignment for HWQFN 20-pin (top view).

#### 2. CPU:

- Updated 2.5.4.1 ROM entries.
- Updated Table 2.8 CoreSight component registers in the CoreSight ROM Table.
- Updated Table 2.10 DBGREG CoreSight component registers.
- Updated Table 2.12 OCDREG CoreSight component registers.

#### 4. Address Space:

Updated Figure 4.1 Memory map.

#### 5. Reset:

• Updated Table 5.3 Module-related registers initialized by each reset source.

#### 10. Low Power Modes:

- Updated Table 10.2 Operating conditions of each low power mode.
- Updated Table 10.8 Snooze end conditions.
- Updated 10.9.1 Register Access.

#### 12. Interrupt Controller Unit:

• Updated Figure 12.1 ICU block diagram.

#### 13. Buses:

Added 13.2.5 Restriction on Exclusive Access.

#### 16. Event Link Controller:

• Updated Note 3 in Table 16.3 Association between event signal names set in ELSRn.ELS[7:0] bits and signal numbers.

#### 17. I/O Ports:

Updated Figure 17.1 Connection diagram for I/O port registers.

### 21. Low Power Asynchronous General Purpose Timer:

• Updated Table 21.1 AGTW specifications.

#### 22. Watchdog Timer:

Updated 22.5.1 ICU Event Link Setting Register n (IELSRn) Setting.

### 23. Independent Watchdog Timer:

• Updated Table 23.2 Timeout period settings.

#### 26. Serial Peripheral Interface:

- Updated Bit rate description in Table 26.1 SPI specifications.
- Updated Max transfer rate description in Table 26.4 Relationship between SPCR settings and SPI modes.

#### 28. 12-Bit A/D Converter:

- Updated Figure 28.1 ADC12 block diagram.
- Updated 28.2.8 ADCSR: A/D Control Register.
- Updated Table 28.18 Settable combinations of ADADC register.



## Revision 1.30 — October 31, 2023

#### 32. Flash Memory:

- Updated 32.1 Overview.
- Updated Figure 32.28 Flowchart for the data flash blank check procedure.
- Updated 32.3.11 FEXCR: Flash Extra Area Control Register.

#### 35. Internal Voltage Regulator:

• Updated 35.2 Operation.

#### 36. Electrical Characteristics:

- Changed AVCC0 to VCC0 throughout manual.
- Updated Table 36.4 I/O V<sub>IH</sub>, V<sub>IL</sub>.
- Added section 36.2.7 Thermal Characteristics.

#### Revision 1.40 — September 3, 2024

#### 4. Address Space:

• Updated Figure 4.1 Memory map.

#### 8. Clock Generation Circuit:

• Improve the description of LOCOUTCR/LOCOUTCR.

#### 10. Low Power Mode:

- Updated Note 6 in Table 10.2 Operating conditions of each low power mode.
- Updated reset value of 10.2.16 LPOPT bit 6.

#### 17. I/O Ports:

• Updated Table 17.2 I/O port function.

#### 28. 12-Bit A/D Converter:

• Updated Table 28.16 Relationship between DBLANS bit Settings and Double-trigger Enabled Channels.

#### 32. Flash Memory:

- Updated Table 32.5 Mapping for the extra bit of the startup area selection and security setting (address (P/E): 0x0000\_0010).
- Updated Table 32.6 Mapping for the extra bit of the access window information program (address (P/E): 0x0000 0010).
- Updated Table 32.15 Basic functions.
- Updated Table 32.17 Available operations and security settings.

#### 36. Electrical Characteristics:

- Updated Table 36.23 Timing of recovery from low power modes (2) and (3).
- Updated Note 3 in Table 36.52 Code flash characteristics (1).
- Updated Note 3 in Table 36.56 Data flash characteristics (1).

#### Appendix 3. I/O Registers:

• Updated LPOPT reset value in Table 3.4 Register description.

Renesas RA2E2 Group User's Manual: Hardware

Publication Date:

Rev.1.40 Sep 3, 2024 Rev.1.30 Oct 31, 2023

Published by: Renesas Electronics Corporation

# 32-Bit MCU Renesas RA2E2 Group

