

The sales of these products are limited for China and Hong Kong.

R7F0C801-805

User's Manual: Hardware

Single-Chip Microcontrollers

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

How to Use This Manual

Readers	This manual is intended for user engineers who wish to understand the functions of the R7F0C801-805 and design and develop application systems and programs for these devices.	
Purpose	This manual is intended to give users an Organization below.	understanding of the functions described in the
Organization	The R7F0C801-805 manual is separated edition (common to the RL78 family).	into two parts: this manual and the software
	R7F0C801-805 User's Manual Hardware	RL78 Family User's Manual Software
	 Pin functions Internal block functions Interrupts Other on-chip peripheral functions Electrical specifications 	CPU functionsInstruction setExplanation of each instruction
How to Read This Manual	 engineering, logic circuits, and microcontrol To gain a general understanding of funct → Read this manual in the order of the revised points. The revised points can PDF file and specifying it in the "Find How to interpret the register format: → For a bit number enclosed in angle 	tions: he CONTENTS . The mark " <r>" shows major an be easily searched by copying an "<r>" in the what:" field. brackets, the bit name is defined as a reserved ined as an sfr variable using the #pragma sfr licrocontroller instructions:</r></r>

Conventions	Data significance: Active low representations:	0 0	n the left and lower digits on the right e over pin and signal name)
	Note:	Footnote for it	em marked with Note in the text
	Caution:	Information re	quiring particular attention
	Remark:	Supplementar	y information
	Numerical representations:	Binary	…×××× or ××××B
		Decimal	××××
		Hexadecimal	××××H

Related DocumentsThe related documents indicated in this publication may include preliminary versions.However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
R7F0C801-805 User's Manual Hardware	This manual
RL78 Family Software User's Manual	R01US0015E

Documents Related to Flash Memory Programming

	Document Name	Document No.
PG-	FP5 Flash Memory Programmer User's Manual	—
	RL78, 78K, V850, RX100, RX200, RX600 (Except RX64x), R8C, SH	R20UT2923E
	Common	R20UT2922E
	Setup Manual	R20UT0930E

Other Documents

Document Name	Document No.
Renesas Microcontrollers RL78 Family	R01CP0003E
Semiconductor Package Mount Manual	R50ZZ0003E
Semiconductor Reliability Handbook	R51ZZ0001E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

All trademarks and registered trademarks are the property of their respective owners.

EEPROM is a trademark of Renesas Electronics Corporation.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

CONTENTS

СНАРТ	ER 1 OUTLINE	1
1.1	Features	1
1.2	List of Part Numbers	3
1.3	Pin Configuration (Top View)	4
	1.3.1 10-pin products	4
	1.3.2 16-pin products	4
1.4	Pin Identification	5
1.5	Block Diagram	. 6
	1.5.1 10-pin products	6
	1.5.2 16-pin products	7
1.6	Outline of Functions	8
CHAPT	ER 2 PIN FUNCTIONS	10
2.1	Port Functions	10
	2.1.1 10-pin products	10
	2.1.2 16-pin products	11
2.2	Functions Other than Port Pins	12
	2.2.1 Functions for each product	12
	2.2.2 Description of functions	13
2.3	Connection of Unused Pins	14
2.4	Block Diagrams of Pins	15
СНАРТ	ER 3 CPU ARCHITECTURE	22
3.1	Memory Space	23
	3.1.1 Internal program memory space	
	3.1.2 Mirror area	
	3.1.3 Internal data memory space	29
	3.1.4 Special function register (SFR) area	29
	3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area	29
	3.1.6 Data memory addressing	30
3.2	Processor Registers	31
	3.2.1 Control registers	31
	3.2.2 General-purpose registers	33
	3.2.3 ES and CS registers	34
	3.2.4 Special function registers (SFRs)	35
	3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)	38
3.3	Instruction Address Addressing	41

3.3.1 Relative addressing	
3.3.2 Immediate addressing	
3.3.3 Table indirect addressing	
3.3.4 Register direct addressing	
3.3.1 Relative addressing 3.3.2 Immediate addressing 3.3.3 Table indirect addressing 3.3.4 Register direct addressing 3.4 Addressing for Processing Data Addresses 3.4.1 Implied addressing 3.4.2 Register addressing 3.4.3 Direct addressing 3.4.4 Short direct addressing 3.4.5 SFR addressing 3.4.6 Register indirect addressing 3.4.7 Based addressing 3.4.8 Based indexed addressing 3.4.9 Stack addressing 3.4.1 Port Functions 4.2 Port Configuration 4.2.1 Port 0 4.2.2 Port 4 4.2.3 Port 12 4.2.4 Port 13 4.3 Registers Controlling Port Function 4.3.1 Port mode registers 0, 4 (PM0, PM4) 4.3.2 Port negisters 0, 4 (PM0, PM4) 4.3.2 Port negisters 0, 4 (PM0, PM4) 4.3.3 Pull-up resister outpoin register 0 (POM0) 4.3.4	
3.4.1 Implied addressing	
3.4.2 Register addressing	
3.4.3 Direct addressing	
3.4.4 Short direct addressing	
3.4.5 SFR addressing	
3.4.6 Register indirect addressing	
3.4.7 Based addressing	
3.4.8 Based indexed addressing	
3.4.9 Stack addressing	53
CHAPTER 4 PORT FUNCTIONS	5/
4.1 Port Functions	
4.2 Port Configuration	
4.2.1 Port 0	
4.2.2 Port 4	
4.2.3 Port 12	
4.2.4 Port 13	
4.3 Registers Controlling Port Function	59
4.3.1 Port mode registers 0, 4 (PM0, PM4)	
4.3.2 Port registers 0, 4, 12, 13 (P0, P4, P12, P13)	61
4.3.3 Pull-up resistor option registers 0, 4, 12 (PU0, PU4, PU12)	
4.3.4 Port output mode register 0 (POM0)	
4.3.5 Port mode control register 0 (PMC0)	
4.3.6 Peripheral I/O redirection register (PIOR)	
4.4 Port Function Operations	
4.4.1 Writing to I/O port	
4.4.2 Reading from I/O port	
4.5.1 Basic concepts on using an alternate function	
4.5.3 Example of register settings for port and alternate functions used	
-	
4.6.2 Notes on specifying the pin settings	

CHAPI	ER 5 CLOCK GENERATOR	73
5.1	Functions of Clock Generator	73
5.2	Configuration of Clock Generator	74
5.3	Registers Controlling Clock Generator	76
	5.3.1 Peripheral enable register 0 (PER0)	77
	5.3.2 Operation speed mode control register (OSMC)	78
	5.3.3 High-speed on-chip oscillator frequency selection register (HOCODIV)	79
5.4	System Clock Oscillator	80
	5.4.1 High-speed on-chip oscillator	80
	5.4.2 Low-speed on-chip oscillator	80
	Clock Generator Operation	
5.6	Controlling Clock	82
	5.6.1 Example of setting high-speed on-chip oscillator	
	5.6.2 CPU clock status transition diagram	83
СНАРТ	ER 6 TIMER ARRAY UNIT	84
6.1	Functions of Timer Array Unit	
	6.1.1 Independent channel operation function	86
	6.1.2 Simultaneous channel operation function	88
	6.1.3 8-bit timer operation function (channels 1 and 3 only)	
6.2	Configuration of Timer Array Unit	91
	6.2.1 Timer counter register 0n (TCR0n)	
	6.2.2 Timer data register 0n (TDR0n)	
6.3	Registers Controlling Timer Array Unit	
	6.3.1 Peripheral enable register 0 (PER0)	
	6.3.2 Timer clock select register 0 (TPS0)	101
	6.3.3 Timer mode register 0n (TMR0n)	102
	6.3.4 Timer status register 0n (TSR0n)	107
	6.3.5 Timer channel enable status register 0 (TE0, TEH0 (8-bit mode))	
	6.3.6 Timer channel start register 0 (TS0, TSH0 (8-bit mode))	
	6.3.7 Timer channel stop register 0 (TT0, TTH0 (8-bit mode))	
	6.3.8 Timer output enable register 0 (TOE0)	
	6.3.9 Timer output register 0 (TO0)	
	6.3.10 Timer output level register 0 (TOL0)	
	6.3.11 Timer output mode register 0 (TOM0)	
	6.3.12 Noise filter enable register 1 (NFEN1)	
	6.3.13 Input switch control register (ISC)	
	6.3.14 Registers controlling port functions of pins to be used for timer I/O	
6.4	Basic Rules of Timer Array Unit	
	6.4.1 Basic rules of simultaneous channel operation function	118

6.4.2 Basic rules of 8-bit timer operation function (only channels 1 and 3)	120
6.5 Operation of Counter	121
6.5.1 Count clock (f _{TCLK})	121
6.5.2 Start timing of counter	123
6.5.3 Counter operation	124
6.6 Channel Output (TO0n pin) Control	129
6.6.1 TO0n pin output circuit configuration	129
6.6.2 TO0n pin output setting	130
6.6.3 Cautions on channel output operation	131
6.6.4 Collective manipulation of TO0n bit	135
6.6.5 Timer interrupt and TO0n pin output at count operation start	136
6.7 Timer Input (TI0n) Control	137
6.7.1 TIOn input circuit configuration	137
6.7.2 Noise filter	137
6.7.3 Cautions on channel input operation	138
6.8 Independent Channel Operation Function of Timer Array Unit	139
6.8.1 Operation as interval timer/square wave output	139
6.8.2 Operation as external event counter	145
6.8.3 Operation as frequency divider (only channels 0 and 3)	150
6.8.4 Operation as input pulse interval measurement	155
6.8.5 Operation as input signal high-/low-level width measurement	160
6.8.6 Operation as delay counter	165
6.9 Simultaneous Channel Operation Function of Timer Array Unit	170
6.9.1 Operation as one-shot pulse output	170
6.9.2 Two-channel input with one-shot pulse output function	179
6.9.3 Operation as PWM output function	188
6.9.4 Operation as multiple PWM output function	196
6.10 Cautions When Using Timer Array Unit	205
6.10.1 Cautions when using timer output	205
CHAPTER 7 12-BIT INTERVAL TIMER	206
7.1 Functions of 12-bit Interval Timer	206
7.2 Configuration of 12-bit Interval Timer	206
7.3 Registers Controlling 12-bit Interval Timer	207
7.3.1 Peripheral enable register 0 (PER0)	
7.3.2 Operation speed mode control register (OSMC)	208
7.3.3 Interval timer control register (ITMCH, ITMCL)	
7.4 12-bit Interval Timer Operation	
7.4.1 12-bit interval timer operation timing	210
7.4.2 Start of count operation and re-enter to HALT/STOP mode after returned from	
HALT/STOP mode	

CHAPTER 8 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	
8.1 Functions of Clock Output/Buzzer Output Controller	212
8.2 Configuration of Clock Output/Buzzer Output Controller	213
8.3 Registers Controlling Clock Output/Buzzer Output Controller	
8.3.1 Clock output select register 0 (CKS0)	
8.3.2 Registers controlling port functions of clock output/buzzer output pin	
8.4 Operations of Clock Output/Buzzer Output Controller	
8.4.1 Operation as output pin	
CHAPTER 9 WATCHDOG TIMER	
9.1 Functions of Watchdog Timer	
9.2 Configuration of Watchdog Timer	
9.3 Register Controlling Watchdog Timer	
9.3.1 Watchdog timer enable register (WDTE)	
9.4 Operation of Watchdog Timer	
9.4.1 Controlling operation of watchdog timer	
9.4.2 Setting time of watchdog timer	221
CHAPTER 10 A/D CONVERTER	222
	222
10.1 Function of A/D Converter	ZZZ
10.1 Function of A/D Converter 10.2 Configuration of A/D Converter	
10.2 Configuration of A/D Converter	224 226
10.2 Configuration of A/D Converter 10.3 Registers Used in A/D Converter	
 10.2 Configuration of A/D Converter 10.3 Registers Used in A/D Converter	
 10.2 Configuration of A/D Converter 10.3 Registers Used in A/D Converter	224 226 226 227 231
 10.2 Configuration of A/D Converter 10.3 Registers Used in A/D Converter 10.3.1 Peripheral enable register 0 (PER0) 10.3.2 A/D converter mode register 0 (ADM0) 10.3.3 A/D converter mode register 2 (ADM2) 	224 226 226 227 231 231
 10.2 Configuration of A/D Converter 10.3 Registers Used in A/D Converter 10.3.1 Peripheral enable register 0 (PER0) 10.3.2 A/D converter mode register 0 (ADM0) 10.3.3 A/D converter mode register 2 (ADM2) 10.3.4 A/D conversion result higher-order bit storage register (ADCRH) 	224 226 226 227 231 231 232
 10.2 Configuration of A/D Converter 10.3 Registers Used in A/D Converter 10.3.1 Peripheral enable register 0 (PER0) 10.3.2 A/D converter mode register 0 (ADM0) 10.3.3 A/D converter mode register 2 (ADM2) 10.3.4 A/D conversion result higher-order bit storage register (ADCRH) 10.3.5 A/D conversion result lower-order bit storage register (ADCRL) 	224 226 227 231 231 232 232 233
 10.2 Configuration of A/D Converter 10.3 Registers Used in A/D Converter 10.3.1 Peripheral enable register 0 (PER0) 10.3.2 A/D converter mode register 0 (ADM0) 10.3.3 A/D converter mode register 2 (ADM2) 10.3.4 A/D conversion result higher-order bit storage register (ADCRH) 10.3.5 A/D conversion result lower-order bit storage register (ADCRL) 10.3.6 Analog input channel specification register (ADS) 	224 226 227 231 231 232 233 233 233
 10.2 Configuration of A/D Converter 10.3 Registers Used in A/D Converter 10.3.1 Peripheral enable register 0 (PER0) 10.3.2 A/D converter mode register 0 (ADM0) 10.3.3 A/D converter mode register 2 (ADM2) 10.3.4 A/D conversion result higher-order bit storage register (ADCRH) 10.3.5 A/D conversion result lower-order bit storage register (ADCRL) 10.3.6 Analog input channel specification register (ADS) 10.3.7 A/D test register (ADTES) 	224 226 227 231 231 232 232 233 234 234
 10.2 Configuration of A/D Converter	224 226 227 231 231 232 233 233 234 234 234 235 237
 10.2 Configuration of A/D Converter	224 226 227 231 231 232 233 233 234 234 234 235 237
 10.2 Configuration of A/D Converter	224 226 227 231 231 232 233 233 234 234 234 235 237 238
 10.2 Configuration of A/D Converter	224 226 227 231 231 232 233 233 234 234 234 235 237 238 239
 10.2 Configuration of A/D Converter	224 226 227 231 231 231 232 233 234 234 234 234 235 237 237 238 239 239
 10.2 Configuration of A/D Converter 10.3 Registers Used in A/D Converter 10.3.1 Peripheral enable register 0 (PER0)	224 226 227 231 231 232 233 233 234 234 234 234 235 237 238 239 239 239
 10.2 Configuration of A/D Converter	224 226 227 231 231 232 233 234 234 234 234 235 237 237 238 239 239 239 239
 10.2 Configuration of A/D Converter	224 226 227 231 231 232 233 234 234 234 235 237 238 239 239 239 239 240 240

	10.8.5 Full-scale error	
	10.8.6 Integral linearity error	
	10.8.7 Differential linearity error	
	10.8.8 Conversion time	
	10.8.9 Sampling time	
10.9	Cautions for A/D Converter	
	10.9.1 Operating current in STOP mode	
	10.9.2 Input range of ANI0 to ANI6 pins	
	10.9.3 Conflicting operations	
	10.9.4 Noise countermeasures	
	10.9.5 Analog input (ANIn) pins	
	10.9.6 Input impedance of analog input (ANIn) pins	
	10.9.7 Interrupt request flag (ADIF)	
	10.9.8 Conversion results just after A/D conversion start	
	10.9.9 A/D conversion result register (ADCRH, ADCRL) read operation	
	10.9.10 Internal equivalent circuit	
	10.9.11 Starting the A/D converter	
CHAPT	ER 11 COMPARATOR	
11.1	Comparator Functions	
11.2	Comparator Configuration	
11.3	Registers Controlling the Comparator	
	11.3.1 Peripheral enable register 0 (PER0)	
	11.3.2 Comparator mode setting register (COMPMDR)	
	11.3.3 Comparator filter control register (COMPFIR)	250
	11.3.4 Comparator output control register (COMPOCR)	251
	11.3.5 Registers controlling port functions of comparator I/O pins	
11.4	Comparator Operation	
	11.4.1 Comparator 0 digital filter operation	253
	11.4.2 Comparator 0 interrupt operation	253
	11.4.3 Comparator 0 output	253
11.5	Comparator Setting Flowchart	
	11.5.1 Enabling comparator operation	
	11.5.2 Disabling comparator operation	
CHAPT	ER 12 SERIAL ARRAY UNIT	
	Functions of Serial Array Unit	
	12.1.1 3-wire serial I/O (CSI00)	
	12.1.2 UART (UART0)	
12.2	Configuration of Serial Array Unit	
	Registers Controlling Serial Array Unit	

	12.3.1 Peripheral enable register 0 (PER0)	. 263
	12.3.2 Serial clock select register 0 (SPS0)	. 264
	12.3.3 Serial mode register 0n (SMR0nH, SMR0nL)	. 265
	12.3.4 Serial communication operation setting register 0n (SCR0nH, SCR0nL)	. 267
	12.3.5 Serial data register 0n (SDR0nH, SDR0nL)	. 269
	12.3.6 Serial flag clear trigger register 0n (SIR0n)	. 270
	12.3.7 Serial status register 0n (SSR0n)	. 271
	12.3.8 Serial channel start register 0 (SS0)	. 273
	12.3.9 Serial channel stop register 0 (ST0)	. 274
	12.3.10 Serial channel enable status register 0 (SE0)	. 275
	12.3.11 Serial output enable register 0 (SOE0)	. 276
	12.3.12 Serial output register 0 (SO0)	. 277
	12.3.13 Serial clock output register (CKO0)	. 278
	12.3.14 Serial output level register 0 (SOL0)	. 279
	12.3.15 Noise filter enable register 0 (NFEN0)	. 280
	12.3.16 Input switch control register (ISC)	. 281
	12.3.17 Registers controlling port functions of serial input/output pins	. 282
12.4	Operation Stop Mode	283
	12.4.1 Stopping the operation by units	. 283
	12.4.2 Stopping the operation by channels	. 284
12.5	Operation of 3-Wire Serial I/O (CSI00) Communication	285
	12.5.1 Master transmission	. 286
	12.5.2 Master reception	. 296
	12.5.3 Master transmission/reception	. 305
	12.5.4 Slave transmission	. 315
	12.5.5 Slave reception	. 325
	12.5.6 Slave transmission/reception	. 332
	12.5.7 Calculating transfer clock frequency	. 342
	12.5.8 Procedure for processing errors that occurred during 3-wire serial I/O (CSI00) communication	. 344
12.6	Operation of UART (UART0) Communication	345
	12.6.1 UART transmission	. 346
	12.6.2 UART reception	. 356
	12.6.3 Calculating baud rate	. 363
	12.6.4 Procedure for processing errors that occurred during UART (UART0) communication	. 367
СНАРТЕ	ER 13 INTERRUPT FUNCTIONS	368
13.1	Interrupt Function Types	368
13.2	Interrupt Sources and Configuration	368
13.3	Registers Controlling Interrupt Functions	373
	13.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L)	. 375
	13.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L)	. 377

	13.3.3 Priority specification flag registers (PR00L, PR00H, PR10L, PR10H, PR01L, PR11L)	378
	13.3.4 External interrupt rising edge enable register 0 (EGP0),	
	external interrupt falling edge enable register 0 (EGN0)	380
	13.3.5 Program status word (PSW)	381
13.4	Interrupt Servicing Operations	382
	13.4.1 Maskable interrupt request acknowledgment	382
	13.4.2 Software interrupt request acknowledgment	384
	13.4.3 Multiple interrupt servicing	384
	13.4.4 Interrupt request hold	388
СНАРТЕ	R 14 KEY INTERRUPT FUNCTION	389
	Functions of Key Interrupt	
14.2	Configuration of Key Interrupt	389
14.3	Register Controlling Key Interrupt	391
	14.3.1 Key return control register (KRCTL)	
	14.3.2 Key return mode register (KRM0)	392
	14.3.3 Key return flag register (KRF)	393
	14.3.4 Registers controlling port functions of key interrupt input pins	
14.4	Key Interrupt Operation	394
	14.4.1 When not using the key interrupt flag (KRMD = 0)	394
	14.4.2 When using the key interrupt flag (KRMD = 1)	395
СНАРТЕ	14.4.2 When using the key interrupt flag (KRMD = 1)	
		397
15.1	R 15 STANDBY FUNCTION	397 397
15.1	R 15 STANDBY FUNCTION	397 397 398
15.1	R 15 STANDBY FUNCTION Overview Standby Function Operation	397 397 398 398
15.1 15.2	R 15 STANDBY FUNCTION Overview Standby Function Operation	397 397 398 398 400
15.1 15.2 CHAPTE	ER 15 STANDBY FUNCTION	397 397 398 398 400 403
15.1 15.2 CHAPTE 16.1	ER 15 STANDBY FUNCTION Overview Standby Function Operation 15.2.1 HALT mode 15.2.2 STOP mode	397 397 398 398 400 403 405
15.1 15.2 CHAPTE 16.1 16.2	ER 15 STANDBY FUNCTION	
15.1 15.2 CHAPTE 16.1 16.2	ER 15 STANDBY FUNCTION	397 398 400 403 405 407 409
15.1 15.2 CHAPTE 16.1 16.2 16.3	ER 15 STANDBY FUNCTION	
15.1 15.2 CHAPTE 16.1 16.2 16.3 CHAPTE	ER 15 STANDBY FUNCTION Overview Standby Function Operation 15.2.1 HALT mode 15.2.2 STOP mode ER 16 RESET FUNCTION Timing of Reset Operation Operation States During Reset Periods Register for Confirming Reset Source 16.3.1 Reset control flag register (RESF)	
15.1 15.2 CHAPTE 16.1 16.2 16.3 CHAPTE 17.1	ER 15 STANDBY FUNCTION Overview Standby Function Operation 15.2.1 HALT mode 15.2.2 STOP mode ER 16 RESET FUNCTION Timing of Reset Operation Operation States During Reset Periods Register for Confirming Reset Source 16.3.1 Reset control flag register (RESF) ER 17 SELECTABLE POWER-ON-RESET CIRCUIT	
15.1 15.2 CHAPTE 16.1 16.2 16.3 CHAPTE 17.1 17.2	R 15 STANDBY FUNCTION Overview Standby Function Operation 15.2.1 HALT mode 15.2.2 STOP mode R 16 RESET FUNCTION Timing of Reset Operation Operation States During Reset Periods Register for Confirming Reset Source 16.3.1 Reset control flag register (RESF) R 17 SELECTABLE POWER-ON-RESET CIRCUIT Functions of Selectable Power-on-reset Circuit	

CHAPTER 18 OPTION BYTE	415
18.1 Functions of Option Bytes	415
18.1.1 User option byte (000C0H to 000C2H)	415
18.1.2 On-chip debug option byte (000C3H)	415
18.2 Format of User Option Byte	416
18.3 Format of On-chip Debug Option Byte	418
18.4 Setting of Option Byte	419
CHAPTER 19 FLASH MEMORY	420
19.1 Serial Programming by Using Flash Memory Programmer	421
19.1.1 Programming environment	422
19.1.2 Communication mode	422
19.2 Writing to Flash Memory by Using External Device (That Incorporates UART)	423
19.2.1 Programming environment	423
19.2.2 Communication mode	423
19.3 Connection of Pins on Board	424
19.3.1 P40/TOOL0 pin	424
19.3.2 RESET pin	424
19.3.3 Port pins	425
19.3.4 Power supply	425
19.4 Serial Programming Method	426
19.4.1 Serial programming procedure	426
19.4.2 Flash memory programming mode	427
19.4.3 Communication mode	428
19.4.4 Communication commands	428
19.5 Processing Time of Each Command When Using PG-FP5 (Reference Values)	428
CHAPTER 20 ON-CHIP DEBUG FUNCTION	429
20.1 Connecting E1 On-chip Debugging Emulator	429
20.2 On-chip Debug Security ID	431
20.3 Securing of User Resources	431
CHAPTER 21 BCD CORRECTION CIRCUIT	433
21.1 BCD Correction Circuit Function	433
21.2 Registers Used by BCD Correction Circuit	433
21.2.1 BCD correction result register (BCDADJ)	433
21.3 BCD Correction Circuit Operation	434
CHAPTER 22 INSTRUCTION SET	436
22.1 Conventions Used in Operation List	437

22.1.1 Operand identifiers and specification method	uds
22.1.2 Description of operation column	
22.1.3 Description of flag operation column	
22.1.4 PREFIX instruction	
22.2 Operation List	
CHAPTER 23 ELECTRICAL SPECIFICATIONS	
23.1 Absolute Maximum Ratings	
23.2 Oscillator Characteristics	
23.2.1 On-chip oscillator characteristics	
23.3 DC Characteristics	
23.3.1 Pin characteristics	
23.3.2 Supply current characteristics	
23.4 AC Characteristics	
23.5 Serial Interface Characteristics	
23.5.1 Serial array unit	
23.6 Analog Characteristics	
23.6.1 A/D converter characteristics	
23.6.2 Comparator characteristics	
23.6.3 Internal reference voltage characteristics	
23.6.4 SPOR circuit characteristics	
23.6.5 Power supply voltage rising slope character	ristics
23.6.6 Data retention power supply voltage charac	teristics
23.7 Flash Memory Programming Characteristic	s
23.8 Dedicated Flash Memory Programmer Com	munication (UART) 474
23.9 Timing of Entry to Flash Memory Programn	ning Modes475
CHAPTER 24 PACKAGE DRAWINGS	
24.1 10-pin Products	
24.2 16-pin Products	
APPENDIX A REVISION HISTORY	
A.1 Major Revisions in This Edition	
A.2 Revision History of Preceding Editions	



R7F0C801-805 RENESAS MCU

CHAPTER 1 OUTLINE

1.1 Features

Ultra-low power consumption technology

- VDD = single power supply voltage of 2.4 to 5.5 V
 - (Use this product within the voltage range from 2.57 to 4.0 V because the detection voltage (VSPOR) of the selectable power-on-reset (SPOR) circuit should also be considered.)
- HALT mode
- STOP mode

RL78 CPU core (RL78-S1 core)

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed (0.05 μs: @ 20 MHz operation with high-speed on-chip oscillator) to low speed (0.8 μs: @ 1.25 MHz operation)
- Address space: 1 MB
- General-purpose registers: 8-bit register × 8
- On-chip RAM: 128 B, 256 B, 512 B

Code flash memory

- Code flash memory: 1 KB, 2 KB, 4 KB
- On-chip debug function

High-speed on-chip oscillator

- Select from 20 MHz, 10 MHz, 5 MHz, 2.5 MHz, and 1.25 MHz
- High accuracy: ±2.0% (V_{DD} = 2.4 to 5.5 V, T_A = 0 to +40°C)

Operating ambient temperature

• T_A = -40 to +85°C

Power management and reset function

• On-chip selectable power-on-reset (SPOR) circuit

Serial interface

- CSI: 1 channel
- UART: 1 channel

Timer

- 8-/16-bit timer: 2/4^{Note} channels
- 12-bit interval timerNote: 1 channel
- Watchdog timer: 1 channel (operable with the dedicated low-speed on-chip oscillator)

A/D converter

- 8/10-bit resolution A/D converter (VDD = 2.4 to 5.5 V)
- Analog input: 4/7^{Note} channels



ComparatorNote

- 1 channel
- Operation mode: High-speed mode, low-speed mode
- External reference voltage can only be selected as the reference voltage.

I/O port

- I/O port: 8/14^{Note} (N-ch open drain output [VDD withstand voltage]: 1)
- Can be set to N-ch open drain and on-chip pull-up resistor
- On-chip key interrupt function
- On-chip clock output/buzzer output controller

Others

On-chip BCD (binary-coded decimal) correction circuit

<R> ROM, RAM capacities

Flash ROM	RAM	10 pins	16 pins
4 KB	512 B	R7F0C80512ESP	R7F0C80542ESP
2 KB	256 B	R7F0C80212ESP	R7F0C80442ESP
1 KB	128 B	R7F0C80112ESP	R7F0C80342ESP

Note 16-pin products only


Remark The functions mounted depend on the product. See 1.6 Outline of Functions.



1.2 List of Part Numbers

<R>

Figure 1-1. Part Number, Memory Size, and Package of R7F0C801-805



<R>

Table 1-1. List of Ordering Part Numbers

Pin Count	Package	Part Number
10 pins	10-pin plastic LSSOP	R7F0C80112ESP#AA0, R7F0C80112ESP#HA0
	(4.4 × 3.6 mm, 0.65 mm pitch)	R7F0C80212ESP#AA0, R7F0C80212ESP#HA0
		R7F0C80512ESP-C#AA0, R7F0C80512ESP-C#HA0
16 pins	16-pin plastic SSOP	R7F0C80342ESP-C#AA0, R7F0C80342ESP-C#HA0
	(4.4 × 5.0 mm, 0.65 mm pitch)	R7F0C80442ESP-C#AA0, R7F0C80442ESP-C#HA0
		R7F0C80542ESP-C#AA0, R7F0C80542ESP-C#HA0

Caution The part number represents the number at the time of publication.

Be sure to review the latest part number through the target product page in the Renesas Electronics Corp. website.




1.3 Pin Configuration (Top View)

1.3.1 10-pin products

<R>

<R>

• 10-pin plastic LSSOP (4.4 × 3.6 mm, 0.65 mm pitch)




Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-6 Format of Peripheral I/O Redirection Register (PIOR).

1.3.2 16-pin products

• 16-pin plastic SSOP (4.4 × 5.0 mm, 0.65 mm pitch)



Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-6 Format of Peripheral I/O Redirection Register (PIOR).




1.4 Pin Identification

ANI0 to ANI6	: Analog input
INTP0 to INTP3	: External interrupt input
KR0 to KR5	: Key return
P00 to P07	: Port 0
P40, P41	: Port 4
P121, P122, P125	: Port 12
P137	: Port 13
PCLBUZ0	: Programmable clock output/buzzer output
IVCMP0	: Comparator input
VCOUT0	: Comparator output
IVREF0	: Comparator reference input
RESET	: Reset
RXD0	: Receive data
SCK00	: Serial clock input/output
SI00	: Serial data input
SO00	: Serial data output
TI00 to TI03	: Timer input
TO00 to TO03	: Timer output
TOOL0	: Data input/output for tool
TXD0	: Transmit data
Vdd	: Power supply
Vss	: Ground




1.5 Block Diagram

1.5.1 10-pin products





1.5.2 16-pin products





<R>

1.6 Outline of Functions

This outline describes the function at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

Item		10-pin			16-pin		
		R7F0C80112ESP	R7F0C80212ESP	R7F0C80512ESP	R7F0C80342ESP	R7F0C80442ESP	R7F0C80542ESP
Code flash	memory	1 KB	2 KB	4 KB	1 KB	2 KB	4 KB
RAM		128 B	256 B	512 B	128 B	256 B	512 B
Main system clock	High-speed on-chip • 1.25 to 20 MHz (VDD = 2.7 to 5.5 V) oscillator clock • 1.25 to 5 MHz (VDD = 2.4 to 5.5 V ^{Note 1})						
Low-speed	on-chip oscillator clock	15 kHz (TYP)					
General-pu	rpose register	8-bit register ×	8				
Minimum in	struction execution time	0.05 µs (20 MH	lz operation)				
Instruction s	set	Data transfe	r (8 bits)				
		Adder and subtractor/logical operation (8 bits)					
		Multiplication (8 bits × 8 bits)					
		• Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc.					
I/O port	Total	8			14		
	CMOS I/O	6 (N-ch open-drain output (V₀₀ tolerance): 1)			10 (N-ch open-drain output (V _{DD} tolerance): 1)		
	CMOS input	2			4		
Timer	16-bit timer	2 channels			4 channels		
	Watchdog timer	1 channel					
	12-bit interval timer	-			1 channel		
	Timer output	2 channels (PWM output: 1)			4 channels (PWM outputs: 3 ^{Note 2})		
Clock outpu	t/buzzer output	1					
		2.44 kHz to 10 MHz: (Peripheral hardware clock: fmain = 20 MHz operation)					
Comparator		- 1					
8-/10-bit resolution A/D converter		4 channels 7 channels					
Serial interf	ace	CSI: 1 channel, UART: 1 channel					
Vectored	Internal	8			13		
interrupt sources	External	3			5		
Key interrup	ot	6					

Notes 1. Use this product within the voltage range from 2.4 to 5.5 V because the detection voltage (VSPOR) of the selectable power-on-reset (SPOR) circuit should also be considered.

2. The number of outputs varies, depending on the setting of channels in use and the number of the master (see 6.9.4 Operation as multiple PWM output function).



<R>

(2/2)

						(2/2)
Item	10-pin		16-pin			
	R7F0C80112ESP	R7F0C80212ESP	R7F0C80512ESP	R7F0C80342ESP	R7F0C80442ESP	R7F0C80542ESP
Reset	 Reset by RESET pin Internal reset by watchdog timer Internal reset by selectable power-on-reset Internal reset by illegal instruction execution^{Note 1} Internal reset by data retention lower limit voltage 					
Selectable power-on-reset circuit	Detection voltage Rising edge (V _{SPOR}): 2.57 V/2.90 V/4.28 V (max.) Falling edge (V _{SPDR}): 2.40 V/2.70 V/4.00 V (max.)					
On-chip debug function	Provided					
Power supply voltage	V _{DD} = 2.4 to 5.5 V ^{Note 2}					
Operating ambient temperature	T _A = -40 to + 8	5°C				

Notes 1. The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the on-chip debug emulator.

2. Use this product within the voltage range from 2.57 to 5.5 V because the detection voltage (V_{SPOR}) of the selectable power-on-reset (SPOR) circuit should also be considered.



CHAPTER 2 PIN FUNCTIONS

2.1 Port Functions

The input or output, buffer, and pull-up resistor settings are also valid for the alternate functions.

2.1.1 10-pin products

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-1-2	I/O	Input port	SO00/TXD0/INTP1	Port 0.
P01	7-3-2		Analog input	ANI0/SI00/RXD0/KR2	5-bit I/O port.
P02	7-3-1 ANI1/SCK00/PCLBUZ0/ Use of an on-chip pull-		port		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P03				ANI2/TO00/KR4/(INTP1)	Output of P00 can be set to N-ch open-drain output
P04				ANI3/TI01/TO01/KR5	(V _{DD} tolerance). P01 to P04 can be set to analog input ^{Note} .
P40	7-1-1	1/0	Input port	KR0/TOOL0/(PCLBUZ0)/ (TI01/TO01)	Port 4 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P125	3-1-1	Input	Input port	KR1/RESET	Port 12 1-bit input port. Use of an on-chip pull-up resistor can be specified by a software setting. P125 is also used for the input pin for external reset (RESET). To use the pin for external reset, set the PORTSELB bit in the option byte (000C1H) to 1.
P137	2-1-2	Input	Input port	TI00/INTP0	Port 13 1-bit input only port.

Note Setting digital or analog to each pin can be done in the port mode control register 0 (PMC0) (can be set in 1-bit units).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-6 Format of Peripheral I/O Redirection Register (PIOR)**.



2.1.2 16-pin products

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-1-2	I/O	Input port	SO00/TXD0/INTP1	Port 0.
P01	7-3-2		Analog input	ANI0/SI00/RXD0/KR2	8-bit I/O port.
P02	7-3-1		port	ANI1/SCK00/PCLBUZ0/ KR3/VCOUT0	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P03	7-9-1			ANI2/TO00/KR4/(INTP1)/ IVCMP0	Output of P00 can be set to N-ch open-drain output (Vob tolerance).
P04				ANI3/TI01/TO01/KR5/ IVREF0	P01 to P07 can be set to analog input ^{Note} .
P05	7-3-1			ANI4/TI02/TO02	
P06	7-3-2	-		ANI5/INTP3	
P07				ANI6/TO03	
P40	7-1-1	I/O	Input port	KR0/TOOL0/(PCLBUZ0)/ (TI01/TO01)	Port 4 2-bit I/O port.
P41	-			TI03/INTP2	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P121	2-1-2	Input	Input port	(INTP3)	Port 12
P122				(INTP2)	3-bit input port.
P125	3-1-1			KR1/RESET	For P125, use of an on-chip pull-up resistor can be specified by a software setting. P125 is also used for the input pin for external reset (RESET). To use the pin for external reset, set the PORTSELB bit in the option byte (000C1H) to 1.
P137	2-1-2	Input	Input port	TI00/INTP0	Port 13 1-bit input only port.

Note Setting digital or analog to each pin can be done in the port mode control register 0 (PMC0) (can be set in 1-bit units).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-6 Format of Peripheral I/O Redirection Register (PIOR)**.



2.2 Functions Other than Port Pins

2.2.1 Functions for each product

Function Name	16-pin Products	10-pin Products
ANI0		V
ANI1		
ANI2		\checkmark
ANI3	\checkmark	
ANI4	\checkmark	_
ANI5	\checkmark	_
ANI6	\checkmark	_
IVCMP0	\checkmark	_
IVREF0	\checkmark	_
VCOUT0	\checkmark	_
INTP0	\checkmark	\checkmark
INTP1	\checkmark	
INTP2	\checkmark	_
INTP3	\checkmark	_
KR0	\checkmark	\checkmark
KR1	\checkmark	\checkmark
KR2	\checkmark	\checkmark
KR3	\checkmark	\checkmark
KR4	\checkmark	\checkmark
KR5	\checkmark	\checkmark
PCLBUZ0	\checkmark	\checkmark
TOOL0	\checkmark	\checkmark
RESET	\checkmark	\checkmark
Vdd	\checkmark	\checkmark
Vss	\checkmark	\checkmark

Function Name	16-pin Products	10-pin Products
RXD0	\checkmark	
TXD0	\checkmark	\checkmark
SCK00	\checkmark	\checkmark
SI00	\checkmark	
SO00	\checkmark	\checkmark
TI00	\checkmark	\checkmark
TO00	\checkmark	\checkmark
TI01	\checkmark	\checkmark
TO01	\checkmark	\checkmark
TI02	\checkmark	_
TO02	\checkmark	_
TI03	\checkmark	_
TO03		_



2.2.2 Description of functions

Function Name	I/O	Functions
ANI0 to ANI6	Input	Analog input pins of A/D converter (See Figure 10-22 Analog Input Pin Connection .)
IVCOUT0	Output	Comparator output
IVCMP0	Input	Analog input for the comparator
IVREF0	Input	Reference voltage input for the comparator
INTP0 to INTP3	Input	External interrupt request input Specified available edge: Rising edge, falling edge, or both rising and falling edges
KR0 to KR5	Input	Key interrupt input Specified available edge: Rising edge or falling edge
PCLBUZ0	Output	Clock/buzzer output
RESET	Input	This is the active-low external reset input pin. When the external reset pin is not used, connect this pin directly or via a resistor to V_{DD} .
RXD0	Input	Serial data input pin of serial interface UART0
TXD0	Output	Serial data output pin of serial interface UART0
SCK00	I/O	Serial clock I/O pin of serial interface CSI00
SI00	Input	Serial data input pin of serial interface CSI00
SO00	Output	Serial data output pin of serial interface CSI00
TI00 to TI03	Input	Inputting an external count clock/capture trigger to 16-bit timers 00 to 03
TO00 to TO03	Output	Timer output pins of 16-bit timers 00 to 03
VDD	-	Positive power supply
Vss	_	Ground potential
TOOL0	I/O	Data I/O pin for a flash memory programmer/debugger

Caution After reset release, the relationships between P40/TOOL0 and the operating mode are as follows.

Table 2-1. Relationships Between P40/TOOL0 and Operation Mode After Reset Release

Ī	P40/TOOL0	Operating Mode	
	Vdd	Normal operation mode	
	0 V	Flash memory programming mode	

For details, see 19.4.2 Flash memory programming mode.

Remark Use bypass capacitors (about 0.1 µF) as noise and latch up countermeasures with relatively thick wires at the shortest distance to V_{DD} to V_{SS} lines.



2.3 Connection of Unused Pins

Table 2-2 shows the connections of unused pins.

Remark The pins mounted depend on the product. See 1.3 Pin Configuration (Top View) and 2.1 Port Functions.

Pin Name	I/O	Recommended Connection of Unused Pins
P00 to P07	I/O	Input: Independently connect to VDD or Vss via a resistor.
		Output: Leave open.
P40/TOOL0		Input: Independently connect to VDD via a resistor.
		Output: Leave open.
P41		Input: Independently connect to VDD or Vss via a resistor.
		Output: Leave open.
P121, P122	Input	Independently connect to VDD or Vss via a resistor.
P125/RESET	Input	Leave open, or connect to VDD while PORTSELB = 1.
P137	Input	Independently connect to VDD or Vss via a resistor.

Table 2-2. Connection of Unused Pins



2.4 Block Diagrams of Pins

Figures 2-1 to 2-7 show the block diagrams of the pins described in 2.1.1 10-pin products and 2.1.2 16-pin products.




Figure 2-1. Pin Block Diagram for Pin Type 2-1-2

Remark For alternate functions, see 2.1 Port Functions.






Figure 2-2. Pin Block Diagram for Pin Type 3-1-1

Remark For alternate functions, see 2.1 Port Functions.






Figure 2-3. Pin Block Diagram for Pin Type 7-1-1

- Remarks 1. For alternate functions, see 2.1 Port Functions.
 - 2. SAU: Serial array unit






Figure 2-4. Pin Block Diagram for Pin Type 7-1-2

- Caution The input buffer is enabled even if the type 7-1-2 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 7-1-2 pin when the voltage level on this pin is intermediate.
- Remarks 1. For alternate functions, see 2.1 Port Functions.
 - 2. SAU: Serial array unit






Figure 2-5. Pin Block Diagram for Pin Type 7-3-1

Remarks 1. For alternate functions, see 2.1 Port Functions.2. SAU: Serial array unit






Figure 2-6. Pin Block Diagram for Pin Type 7-3-2

Remarks 1. For alternate functions, see 2.1 Port Functions.2. SAU: Serial array unit






Figure 2-7. Pin Block Diagram for Pin Type 7-9-1

Remarks 1. For alternate functions, see **2.1 Port Functions**.

2. SAU: Serial array unit



CHAPTER 3 CPU ARCHITECTURE

R7F0C801-805 have the RL78-S1 core.

The features of the RL78-S1 core are as follows.

- CISC architecture with 3-stage pipeline
- Address space: 1 MB
- General-purpose register: 8-bit register x 8
- Instructions are common to the RL78-S2 core of RL78/G13 or RL78/G1A. Note, however, the following instructions require a different number of clock cycles. For details, see CHAPTER 22 INSTRUCTION SET. For the difference of each CPU core function, refer to RL78 Family Software User's Manual (R01US0015E).
 - 16-bit data transfer (MOVW, XCHW, ONEW, CLRW)
 - 16-bit operation (ADDW, SUBW, CMPW)
 - Multiply (MULU)
 - 16-bit increment/decrement (INCW, DECW)
 - 16-bit shift (SHRW, SHLW, SARW)
 - 16-bit rotate (ROLWC)
 - Call/return (CALL, CALLT, BRK, RET, RETI, RETB)
 - Stack manipulate (PUSH, POP, MOVW, ADDW, SUBW)



3.1 Memory Space

Products in the R7F0C80112-512 and R7F0C80342-542 can access a 1 MB address space. Figures 3-1 to 3-3 show the memory maps.





Figure 3-1. Memory Map for the R7F0C80112, R7F0C80312, and R7F0C80342

Note Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.

Caution Access to the reserved area is prohibited.

RENESAS






Note Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.

Caution Access to the reserved area is prohibited.







Note Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.

Caution Access to the reserved area is prohibited.



3.1.1 Internal program memory space

The internal program memory space stores the program and table data. The R7F0C801-805 products incorporate internal ROM (flash memory), as shown below.

Part Number	Internal ROM		
	Structure	Capacity	
R7F0C80112, R7F0C80312, R7F0C80342	Flash memory	1024 × 8 bits (00000H to 003FFH)	
R7F0C80212, R7F0C80412, R7F0C80442		2048 × 8 bits (00000H to 007FFH)	
R7F0C80512, R7F0C80542		4096 × 8 bits (00000H to 00FFFH)	

Table 3-1. Internal ROM Capacity

The internal program address space is divided into the following areas.

(1) Vector table area

The 128-byte area of 00000H to 0007FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area. Furthermore, the interrupt jump addresses are assigned to a 64 KB address area of 00000H to 0FFFFH, because the vector code is 2 bytes. Of 16-bit addresses, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

Vector Table Address	Interrupt Source	10-pin	16-pin
00000H	RESET, SPOR, WDT, TRAP	\checkmark	\checkmark
00004H	INTWDTI	\checkmark	\checkmark
00006H	INTP0	\checkmark	\checkmark
00008H	INTP1	\checkmark	\checkmark
0000AH	INTSTO, INTCSI00	\checkmark	\checkmark
0000CH	INTSR0	_	\checkmark
0000EH	INTSRE0	\checkmark	\checkmark
00010H	INTTM01H	\checkmark	\checkmark
00012H	INTTM00	\checkmark	\checkmark
00014H	INTTM01	\checkmark	\checkmark
00016H	INTAD	\checkmark	\checkmark
00018H	INTKR	\checkmark	\checkmark
0001AH	INTP2	_	\checkmark
0001CH	INTP3	_	\checkmark
0001EH	INTTM03H	-	\checkmark
00022H	INTTM02	_	
00024H	INTTM03	_	
00026H	INTIT	-	\checkmark
00028H	INTCMP0	_	\checkmark
0007EH	BRK	\checkmark	\checkmark

Table 3-2. Vector Table



(2) CALLT instruction table area

The 64-byte area of 00080H to 000BFH can store the subroutine entry address of a 2-byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000H to 0FFFFH (because an address code is 2 bytes).

(3) Option byte area

The 4-byte area of 000C0H to 000C3H can be used as an option byte area. For details, see **CHAPTER 18 OPTION BYTE**.

(4) On-chip debug security ID setting area

The 10-byte areas of 000C4H to 000CDH and 010C4H to 010CDH can be used as an on-chip debug security ID setting area. For details, see **CHAPTER 20 ON-CHIP DEBUG FUNCTION**.



3.1.2 Mirror area

The products with 1/2/4 KB flash memory mirror the code flash area of 00000H to 003FFH/007FFH/00FFFH to the area of F8000H to F83FFH/F87FFH/F8FFFH (the code flash area to be mirrored is set by the processor mode control register (PMC)).

By reading data from F8000H to F83FFH/F87FFH/F8FFFH, an instruction that does not have the ES register as an operand can be used, and thus the contents of the code flash can be read with the shorter code.

See 3.1 Memory Space for the mirror area of each product.

The mirror area can only be read and no instruction can be fetched from this area.

The following shows examples.

FFFFFH Special function register (SFR) 256 bytes FFF00H FFEFFH General-purpose register 8 bytes FFEF8H FFEF7H Reserved FFEE0H FFEDFH RAM 256 bytes FFDE0H FFDDFH Reserved F8800H F87FFH Mirror 2 KB F8000H F7FFFH Reserved F0800H F07FFH Special function register (2nd SFR) 2 KB F0000H Mirror EFFFFH For example, 00789H is mirrored to F8789H. Data can therefore be read by Reserved MOV A. 1789H instead of MOV ES, #00H MOV A, ES:!789H 007FFH Code flash memory 2 KB 00000H

Example R7F0C80212 (Flash memory: 2 KB)



3.1.3 Internal data memory space

The R7F0C801-805 products incorporate the following RAMs.

Table 3-3. Internal RAM Capacity

Part Number	Internal RAM
R7F0C80112, R7F0C80312, R7F0C80342	128 bytes (FFE60H to FFEDFH)
R7F0C80212, R7F0C80412, R7F0C80442	256 bytes (FFDE0H to FFEDFH)
R7F0C80512, R7F0C80542	512 bytes (FFCE0H to FFEDFH)

The internal RAM can be used as a data area and a program area where instructions are fetched (it is prohibited to use the general-purpose register area for fetching instructions).

The internal RAM is used as a stack memory.

Caution It is prohibited to use the general-purpose register (FFEF8H to FFEFFH) space for fetching instructions or as a stack area.

3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area of FFF00H to FFFFFH (see **Table 3-4** in **3.2.4 Special function registers (SFRs)**).

Caution Do not access addresses to which SFRs are not assigned.

3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area of F0000H to F07FFH (see Table 3-5 in 3.2.5 Extended Special function registers (2nd SFRs: 2nd Special Function Registers)).

SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Caution Do not access addresses to which extended SFRs are not assigned.




3.1.6 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the R7F0C801-805, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of the special function registers (SFR) and general-purpose registers are available for use. Figures 3-3 show correspondence between data memory and addressing.

For details of each addressing, see 3.4 Addressing for Processing Data Addresses.







3.2 Processor Registers

The R7F0C801-805 products incorporate the following processor registers.

3.2.1 Control registers


The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).


(1) Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed. In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched.

When a branch instruction is executed, immediate data and register contents are set.

Reset signal generation sets the reset vector table values at addresses 0000H and 0001H to the 16 lower-order bits of the program counter. The four higher-order bits of the program counter are cleared to 0000.






(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution.

Program status word contents are stored in the stack area upon acknowledgment of a vectored interrupt request or PUSH PSW instruction execution, and are restored upon execution of the RETB, RETI and POP PSW instructions. Reset signal generation sets the PSW register to 06H.





(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state, and interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation or comparison result is zero or equal, this flag is set (1). It is reset (0) in all other cases.

(c) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(d) In-service priority flags (ISP1, ISP0)

These flags manage the priority of acknowledgeable maskable vectored interrupts. Vectored interrupt requests specified lower than the value of ISP0 and ISP1 flags by the priority specification flag registers (PR00L, PR00H, PR10L, PR10H, PR01L, PR11L) (see **13.3.3 Priority specification flag registers (PR00L, PR00H, PR10L, PR10H, PR01L, PR11L)**) can not be acknowledged. Actual request acknowledgment is controlled by the interrupt enable flag (IE).


(e) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal RAM area can be set as the stack area.





In stack addressing through a stack pointer, the SP is decremented ahead of write (save) to the stack memory and is incremented after read (restored) from the stack memory.

- Cautions 1. Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.
 - 2. It is prohibited to use the general-purpose register (FFEF8H to FFEFFH) space for fetching instructions or a stack area.



3.2.2 General-purpose registers


The general-purpose registers are a bank of eight 8-bit registers (X, A, C, B, E, D, L, and H) mapped to addresses (FFEF8H to FFEFFH) of the data memory.

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

These registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Caution It is prohibited to use the general-purpose register (FFEF8H to FFEFFH) space for fetching instructions or as a stack area.

Figure 3-8. Configuration of General-Purpose Registers



(a) Function name



3.2.3 ES and CS registers

The ES register and CS register are used to specify the higher address for data access and when a branch instruction is executed (register direct addressing), respectively.

The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

	7	6	5	4	3	2	1	0
ES	0	0	0	0	ES3	ES2	ES1	ES0
	_							_
	1	6	5	4	3	2	1	0
CS	0	0	0	0	CS3	CS2	CS1	CS0

Figure 3-9. Configuration of ES and CS Registers

Though the data area which can be accessed with 16-bit addresses is the 64 Kbytes from F0000H to FFFFH, using the ES register as well extends this to the 1 Mbyte from 00000H to FFFFFH.




Figure 3-10 Extension of Data Area Which Can Be Accessed



3.2.4 Special function registers (SFRs)

Unlike a general-purpose register, each SFR has a special function.

SFRs are allocated to the FFF00H to FFFFFH area.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1 and 8, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

Table 3-4 gives a list of the SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of a special function register. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

• R/W

Indicates whether the corresponding SFR can be read or written.

R/W: Read/write enable

- R: Read only
- W: Write only
- Manipulable bit units
- " $\sqrt{}$ " indicates the manipulable bit unit (1 or 8). "-" indicates a bit unit for which manipulation is not possible.
- After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs are not assigned.

Remark For extended SFRs (2nd SFRs), see 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).



Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulabl	e Bit Range	After Reset
					1-bit	8-bit	
FFF00H	Port register 0	P0		R/W	\checkmark	\checkmark	00H
FFF04H	Port register 4	P4		R/W	\checkmark	\checkmark	00H
FFF0CH	Port register 12	P12		R	\checkmark	\checkmark	Undefined
FFF0DH	Port register 13	P13		R	\checkmark	\checkmark	Undefined
FFF10H	Serial data register 00L	TXD0/SIO00	SDR00L	R/W	-	\checkmark	00H
FFF11H	Serial data register 00H	-	SDR00H	R/W	-	\checkmark	00H
FFF12H	Serial data register 01L	RXD0	SDR01L	R/W	-	\checkmark	00H
FFF13H	Serial data register 01H	_	SDR01H	R/W	-	\checkmark	00H
FFF18H	Timer data register 00L	TDR00L		R/W	-	\checkmark	00H
FFF19H	Timer data register 00H	TDR00H		R/W	-	\checkmark	00H
FFF1AH	Timer data register 01L	TDR01L		R/W	-	\checkmark	00H
FFF1BH	Timer data register 01H	TDR01H		R/W	-	\checkmark	00H
FFF1EH	A/D conversion result lower bit register	ADCRL		R	-	\checkmark	00H
FFF1FH	A/D conversion result upper bit register	ADCRH		R	-	\checkmark	00H
FFF20H	Port mode register 0	PM0		R/W		\checkmark	FFH
FFF24H	Port mode register 4	PM4		R/W	\checkmark	\checkmark	FFH
FFF30H	A/D converter mode register 0	ADM0		R/W	\checkmark	\checkmark	00H
FFF31H	Analog input channel specification register	ADS		R/W	\checkmark	\checkmark	00H
FFF34H	Key interrupt control register	KRCTL		R/W		\checkmark	00H
FFF35H	Key interrupt flag register	KRF		R/W	-	\checkmark	00H
FFF37H	Key interrupt mode register 0	KRM0		R/W		\checkmark	00H
FFF38H	External interrupt rising edge enable register 0	EGP0		R/W	\checkmark		00H
FFF39H	External interrupt falling edge enable register 0	EGN0		R/W	\checkmark		00H
FFF60H	Comparator mode setting register ^{Note}	COMPMDR		R/W		\checkmark	00H
FFF61H	Comparator filter control register ^{Note}	COMPFIR		R/W		\checkmark	00H
FFF62H	Comparator output control register ^{Note}	COMPOCR		R/W		\checkmark	00H
FFF64H	Timer data register 02L ^{Note}	TDR02L		R/W	-	\checkmark	00H
FFF65H	Timer data register 02H ^{Note}	TDR02H		R/W	_	\checkmark	00H
FFF66H	Timer data register 03L ^{Note}	TDR03L		R/W	-	\checkmark	00H
FFF67H	Timer data register 03H ^{Note}	TDR03H		R/W	-	\checkmark	00H
FFF90H	Interval timer control register L ^{Note}	ITMCL		R/W	-	\checkmark	FFH
FFF91H	Interval timer control register H ^{Note}	ITMCH		R/W	_	\checkmark	0FH

Table 3-4. SFR List (1/2)

Note 16-pin products only.



Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range		After Reset
				1-bit	8-bit	
FFFA5H	Clock output select register 0	CKS0	R/W	\checkmark	\checkmark	00H
FFFA8H	Reset control flag register	RESF	R	_	\checkmark	Undefined ^{Note 1}
FFFABH	Watchdog timer enable register	WDTE	R/W	-	\checkmark	1AH/9AH ^{Note 2}
FFFE0H	Interrupt request flag register 0L	IF0L	R/W	\checkmark	\checkmark	00H
FFFE1H	Interrupt request flag register 0H	IF0H	R/W	\checkmark	\checkmark	00H
FFFE2H	Interrupt request flag register 1L ^{Note 1}	IF1L	R/W	\checkmark	\checkmark	00H
FFFE4H	Interrupt mask flag register 0L	MK0L	R/W	\checkmark	\checkmark	FFH
FFFE5H	Interrupt mask flag register 0H	МКОН	R/W	\checkmark	\checkmark	FFH
FFFE6H	Interrupt mask flag register 1L ^{Note 1}	MK1L	R/W	\checkmark	\checkmark	FFH
FFFE8H	Priority specification flag register 00L	PR00L	R/W	\checkmark	\checkmark	FFH
FFFE9H	Priority specification flag register 00H	PR00H	R/W	\checkmark	\checkmark	FFH
FFFEAH	Priority specification flag register 01LNote 1	PR01L	R/W	\checkmark	\checkmark	FFH
FFFECH	Priority specification flag register 10L	PR10L	R/W	\checkmark	\checkmark	FFH
FFFEDH	Priority specification flag register 10H	PR10H	R/W	\checkmark	\checkmark	FFH
FFFEEH	Priority specification flag register 11L ^{Note 1}	PR11L	R/W	\checkmark	\checkmark	FFH
FFFFEH	Processor mode control register	PMC	R/W	\checkmark	\checkmark	00H

Table 3-4. SFR List (2/2)

Notes 1. 16-pin products only.

^{2.} The reset values of the register vary depending on the reset source as shown below.

	Reset Source	RESET Input	Reset by Execution of	Reset by WDT	Reset by SPOR	Reset by Data Retention Lower
Register			Illegal Instruction			Limit Voltage
RESF	TRAP bit	Cleared (0)	Set (1)	Held	Held	Cleared (0)
	WDTRF bit		Held	Set (1)	Held	
	SPORF bit		Held	Held	Set (1)	

3. The reset value of the WDTE register is determined by the setting of the option byte.

Remark For extended SFRs (2nd SFRs), see Table 3-5 Extended SFR (2nd SFR) List.



3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1 and 8, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (!addr16.bit). This manipulation can also be specified with an address.

8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.

Table 3-5 gives a list of the extended SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of an extended SFR. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

• R/W

Indicates whether the corresponding extended SFR can be read or written.

- R/W: Read/write enable
- R: Read only
- W: Write only
- Manipulable bit units

" $\sqrt{}$ " indicates the manipulable bit unit (1 or 8). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs are not assigned.

Remark For SFRs in the SFR area, see 3.2.4 Special function registers (SFRs).



Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulabl	e Bit Range	After Reset
				1-bit	8-bit	
F0010H	A/D converter mode register 2	ADM2	R/W	\checkmark	\checkmark	00H
F0013H	A/D test register	ADTES	R/W	_	\checkmark	00H
F0030H	Pull-up resistor option register 0	PU0	R/W	\checkmark	\checkmark	00H
F0034H	Pull-up resistor option register 4	PU4	R/W	\checkmark	\checkmark	01H
F003CH	Pull-up resistor option register 12	PU12	R/W	\checkmark	\checkmark	00H
F0050H	Port output mode register 0	POM0	R/W	\checkmark	\checkmark	00H
F0060H	Port mode control register 0	PMC0	R/W	\checkmark	\checkmark	FFH
F0070H	Noise filter enable register 0	NFEN0	R/W	\checkmark	\checkmark	00H
F0071H	Noise filter enable register 1	NFEN1	R/W	\checkmark	\checkmark	00H
F0073H	Input switch control register	ISC	R/W	\checkmark	\checkmark	00H
F0077H	Peripheral I/O redirection register	PIOR	R/W	-	\checkmark	00H
F00A8H	High-speed on-chip oscillator trimming register	HOCODIV	R/W	_	\checkmark	Undefined
F00F0H	Peripheral enable register 0	PER0	R/W		\checkmark	00H
F00F3H	Operation speed mode control register ^{Note}	OSMC	R/W	-	\checkmark	00H
F00FEH	BCD adjust result register	BCDADJ	R	_	\checkmark	Undefined
F0100H	Serial status register 00	SSR00	R	-	\checkmark	00H
F0102H	Serial status register 01	SSR01	R	-	\checkmark	00H
F0108H	Serial flag clear trigger register 00	SIR00	R/W	_	\checkmark	00H
F010AH	Serial flag clear trigger register 01	SIR01	R/W	_	\checkmark	00H
F0110H	Serial mode register 00L	SMR00L	R/W	-	\checkmark	20H
F0111H	Serial mode register 00H	SMR00H	R/W	_	\checkmark	00H
F0112H	Serial mode register 01L	SMR01L	R/W	_	\checkmark	20H
F0113H	Serial mode register 01H	SMR01H	R/W	_	\checkmark	00H
F0118H	Serial communication operation setting register 00L	SCR00L	R/W	-	\checkmark	87H
F0119H	Serial communication operation setting register 00H	SCR00H	R/W	_	\checkmark	00H
F011AH	Serial communication operation setting register 01L	SCR01L	R/W	-	\checkmark	87H
F011BH	Serial communication operation setting register 01H	SCR01H	R/W	_	\checkmark	00H
F0120H	Serial channel enable status register 0	SE0	R	\checkmark	\checkmark	00H
F0122H	Serial channel start register 0	SS0	R/W	\checkmark	\checkmark	00H
F0124H	Serial channel stop register 0	ST0	R/W	\checkmark	\checkmark	00H
F0126H	Serial clock select register 0	SPS0	R/W	_	\checkmark	00H
F0128H	Serial output register 0	SO0	R/W	-	\checkmark	03H
F0129H	Serial clock output register 0	CKO0	R/W	_	\checkmark	03H
F012AH	Serial output enable register 0	SOE0	R/W	\checkmark	\checkmark	00H
F0134H	Serial output level register 0	SOL0	R/W	-	\checkmark	00H
F0180H	Timer counter register 00L	TCR00L	R	-	\checkmark	FFH
F0181H	Timer counter register 00H	TCR00H	R	-	\checkmark	FFH
F0182H	Timer counter register 01L	TCR01L	R	-	\checkmark	FFH
F0183H	Timer counter register 01H	TCR01H	R	_	\checkmark	FFH

Table 3-5.	Extended SFR (2nd SFR) List (1/2)
------------	-----------------------------------

Note 16-pin products only.



Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulabl	After Reset	
				1-bit	8-bit	
F0184H	Timer counter register 02L ^{Note}	TCR02L	R	_	\checkmark	FFH
F0185H	Timer counter register 02H ^{Note}	TCR02H	R	_	\checkmark	FFH
F0186H	Timer counter register 03L ^{Note}	TCR03L	R	_	\checkmark	FFH
F0187H	Timer counter register 03H ^{Note}	TCR03H	R	_	\checkmark	FFH
F0190H	Timer mode register 00L	TMR00L	R/W	_	\checkmark	00H
F0191H	Timer mode register 00H	TMR00H	R/W	_	\checkmark	00H
F0192H	Timer mode register 01L	TMR01L	R/W	_	\checkmark	00H
F0193H	Timer mode register 01H	TMR01H	R/W	-	\checkmark	00H
F0194H	Timer mode register 02L ^{Note}	TMR02L	R/W	_	\checkmark	00H
F0195H	Timer mode register 02H ^{Note}	TMR02H	R/W	_	\checkmark	00H
F0196H	Timer mode register 03L ^{Note}	TMR03L	R/W	-	\checkmark	00H
F0197H	Timer mode register 03H ^{Note}	TMR03H	R/W	-	\checkmark	00H
F01A0H	Timer status register 00	TSR00	R	_	\checkmark	00H
F01A2H	Timer status register 01	TSR01	R	-	\checkmark	00H
F01A4H	Timer status register 02 ^{Note}	TSR02	R	-	\checkmark	00H
F01A6H	Timer status register 03 ^{Note}	TSR03	R	_	\checkmark	00H
F01B0H	Timer channel enable status register 0	TE0	R	\checkmark	\checkmark	00H
F01B1H	Timer channel enable status register 0 (8-bit mode)	TEH0	R	\checkmark	\checkmark	00H
F01B2H	Timer channel start register 0	TS0	R/W	\checkmark	\checkmark	00H
F01B3H	Timer channel start register 0 (8-bit mode)	TSH0	R/W	\checkmark	\checkmark	00H
F01B4H	Timer channel stop register 0	ТТО	R/W	\checkmark	\checkmark	00H
F01B5H	Timer channel stop register 0 (8-bit mode)	TTH0	R/W	\checkmark	\checkmark	00H
F01B6H	Timer clock select register 0	TPS0	R/W	_	\checkmark	00H
F01B8H	Timer output register 0	TO0	R/W	_	\checkmark	00H
F01BAH	Timer output enable register 0	TOE0	R/W	\checkmark	\checkmark	00H
F01BCH	Timer output level register 0	TOL0	R/W	_	\checkmark	00H
F01BEH	Timer output mode register 0	TOM0	R/W	_	\checkmark	00H

Note 16-pin products only.

Remark For SFRs in the SFR area, see Table 3-4 SFR List.




3.3 Instruction Address Addressing

3.3.1 Relative addressing

[Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: -128 to +127 or -32768 to +32767) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 3-11. Outline of Relative Addressing




3.3.2 Immediate addressing

[Function]


Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.

For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16-bit addresses. 0000 is set to the higher 4 bits when specifying 16-bit addresses.

Figure 3-12.	Example of CALL !!ad	ddr20/BR !!addr20
--------------	----------------------	-------------------










3.3.3 Table indirect addressing

[Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the RL78 microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.

Figure 3-14. Outline of Table Indirect Addressing




3.3.4 Register direct addressing

[Function]

Register direct addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register direct addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.







3.4 Addressing for Processing Data Addresses


3.4.1 Implied addressing


[Function]

Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

[Operand format]

Implied addressing can be applied only to MULU X.





Memory (register area)

3.4.2 Register addressing


[Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

[Operand format]

Identifier	Description	
r	X, A, C, B, E, D, L, H	
rp	AX, BC, DE, HL	

Figure 3-17. Outline of Register Addressing





3.4.3 Direct addressing


[Function]


Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address.


[Operand format]

Identifier	Description	
!addr16	Label or 16-bit immediate data (only the space from F0000H to FFFFFH is specifiable: automatically added F of higher 4-bit addresses)	
ES:!addr16	Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register)	

Figure 3-18. Example of !addr16









3.4.4 Short direct addressing

[Function]


Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

Note that it is prohibited to use the area from FFEE0H to FFEF7H. In the products with 128 bytes of RAM, it is also prohibited to use the area from FFE20H to FFE5FH.

[Operand format]

Identifier	Description
SADDR	Label or FFE20H to FFF1FH immediate data
SADDRP	Label or FFE20H to FFF1FH immediate data (only even address is specifiable.)

Figure 3-20. Outline of Short Direct Addressing



Remark SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16-bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20-bit immediate data.

Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory.



3.4.5 SFR addressing


[Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFF00H to FFFFFH.

[Operand format]

Identifier	Description
SFR	SFR name
SFRP	16-bit-manipulatable SFR name (even address only)

Figure 3-21. Outline of SFR Addressing



Memory

Instruction code



3.4.6 Register indirect addressing


[Function]

Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.


[Operand format]

Identifier	Description
-	[DE], [HL] (only the space from F0000H to FFFFFH is specifiable)
-	ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register)









• Either pair of registers <2> and the ES register <1> specify the target location in the area from X0000H to XFFFFH.

RENESAS

3.4.7 Based addressing


[Function]

Based addressing uses the contents of a register pair specified with the instruction word or 16-bit immediate data as a base address, and 8-bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
_	[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)
_	word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)
_	word[BC] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)
_	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
_	ES:word[BC] (higher 4-bit addresses are specified by the ES register)

Figure 3-24. Example of [SP+byte]



"byte" <2> indicates the target memory (SP + byte).









Figure 3-25. Example of [HL + byte], [DE + byte]









٠





Figure 3-28. Example of ES:[HL + byte], ES:[DE + byte]

Figure 3-29. Example of ES:word[B], ES:word[C]



- The ES register <1> specifies a 64-Kbyte area within the overall
 1-Mbyte space as the four higher-order bits, X, of the address range.
- "word" <2> specifies the address where the target array of word-sized data starts in the 64-Kbyte area specified in the ES register <1>.

target location in memory.

• Either register <3> specifies an offset within the array to the target location in memory.






Figure 3-30. Example of ES:word[BC]

- "word" <2> specifies the address where the target array of word-sized data starts in the 64-Kbyte area specified in the ES register <1>.
- A pair of registers <3> specifies an offset within the array to the target location in memory.




3.4.8 Based indexed addressing

[Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

[Operand format]

	Identifier	Description	
	_	[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)	
I	-	ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)	







Figure 3-32. Example of ES:[HL+B], ES:[HL+C]



target location in memory.

RENESAS

3.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) values. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.


Only the internal RAM area can be set as the stack area.

[Operand format]

Identifier	Description
-	PUSH PSW AX/BC/DE/HL
	POP PSW AX/BC/DE/HL
	CALL/CALLT
	RET
	BRK
	RETB
	(Interrupt request generated)
	RETI

Each stack operation saves or restores data as shown in Figures 3-33 to 3-38.


Figure 3-33. Example of PUSH rp



0 is stored in SP - 2).




Figure 3-34. Example of POP




status word (PSW), the content of address SP + 1 is stored in the PSW).


Figure 3-35. Example of CALL, CALLT




- counter (PC) changes to indicate the address of the instruction following the CALL instruction.
- 00H, the values of PC bits 19 to 16, 15 to 8, and 7 to 0 are stored in addresses SP - 1, SP - 2, SP - 3, and SP - 4, respectively <2>.
- The value of the SP <3> is decreased by 4.

Figure 3-36. Example of RET









- program counter (PC) changes to indicate the address of the next instruction.
- The values of the PSW, PC bits 19 to 16, 15 to 8, and 7 to 0 are stored in addresses SP - 1, SP - 2, SP - 3, and SP-4, respectively <2>.
- The value of the SP <3> is decreased by 4.




Figure 3-38. Example of RETI, RETB

• The value of SP <3> is increased by four.



CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

The RL78 microcontrollers are provided with digital I/O ports, which enable variety of control operations. In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.

4.2 Port Configuration

Ports include the following hardware.

Item	Configuration
Control registers	Port mode registers 0, 4 (PM0, PM4) Port registers 0, 4, 12, 13 (P0, P4, P12, P13) Pull-up resistor option registers 0, 4, 12 (PU0, PU4, PU12) Port output mode register 0 (POM0) Port mode control register 0 (PMC0) Peripheral I/O redirection register (PIOR)
Port	 10-pin products Total: 8 (CMOS I/O: 6 (N-ch open-drain output (V_{DD} tolerance): 1), CMOS input: 2) 16-pin products Total: 14 (CMOS I/O: 10 (N-ch open-drain output (V_{DD} tolerance): 1), CMOS input: 4)
On-chip pull-up resistor	 10-pin products Total: 7 16-pin products Total: 11

Table 4-1. Port Configuration



4.2.1 Port 0

Port 0 is an I/O port with output latches. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 to P07^{Note} pins are used as input pins, use of the on-chip pull-up resistors can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

Output from the P00 pin can be specified as N-ch open-drain (V_{DD} tolerant) in 1-bit units using port output mode register 0 (POM0).

This port can also be used for serial interface data I/O, clock I/O, analog input, key return input, clock/buzzer output, timer I/O, and external interrupt request input.

Reset signal generation sets P00 to input mode, and sets P01 to P07 to analog input mode.

Note For 10-pin products, P00 to P04; for 16-pin products, P00 to P07.

4.2.2 Port 4

Port 4 is an I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). When the P40 and P41 pins^{Note} are used as an input pin, use of the on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 4 (PU4).

This port can also be used for data I/O for a flash memory programmer/debugger, key return input, clock/buzzer output, timer I/O, and external interrupt request input.

Note For 10-pin products, P40; for 16-pin products, P40 and P41.

4.2.3 Port 12

Port 12 is an input-only port. Use of an on-chip pull-up resistor can be specified for P125 using pull-up resistor option register 12 (PU12) (the on-chip pull-up resistor is always valid when $\overline{\text{RESET}}$ input is selected (PORTSELB = 1)).

This port can also be used for key return input, external interrupt request input, connecting resonator for main system clock, external clock input for main system clock, and reset input.

Caution Once the power is turned on, P125 functions as the RESET input. The PORTSELB bit of the option byte (000C1H) defines whether this port operates as P125/KR1 or RESET. When this pin is set to P125/KR1, do not input the low level to this pin during a reset by the selectable power-on-reset (SPOR) circuit and during the period from release from the reset by the SPOR circuit to the start of normal operation. If input of the low level continues during this period, the chip will remain in the reset state in response to the external reset. Accordingly, the pull-up resistor is enabled after power is turned on.

4.2.4 Port 13

Port 13 is an input-only port. This port can also be used for timer input and external interrupt request input.



4.3 Registers Controlling Port Function

Port functions are controlled by the following registers.

- Port mode registers 0, 4 (PM0, PM4)
- Port registers 0, 4, 12, 13 (P0, P4, P12, P13)
- Pull-up resistor option registers 0, 4, 12 (PU0, PU4, PU12)
- Port output mode register 0 (POM0)
- Port mode control register 0 (PMC0)
- Peripheral I/O redirection register (PIOR)

Caution Which registers and bits are included depends on the product. For registers and bits mounted on each product, see Tables 4-2 and 4-3. Be sure to set bits that are not mounted to their initial values.

				Bit Name		
Port		Pm Register	PMn Register	PUy Register	POM0 Register	PMC0 Register
PORT0	0	P00	PM00	PU00	POM00	_
	1	P01	PM01	PU01	_	PMC01
	2	P02	PM02	PU02	_	PMC02
	3	P03	PM03	PU03	_	PMC03
	4	P04	PM04	PU04	_	PMC04
PORT4	0	P40	PM40	PU40	_	_
PORT12	5	P125	_	PU125	_	_
PORT13	7	P137	_	_	_	_

Table 4-3. Pm, PMn, PUy, POM0, PMC0 Registers and the Bits (16-pin Products)

Dut				Bit Name		
Port		Pm Register	PMn Register	PUy Register	POM0 Register	PMC0 Register
PORT0	0	P00	PM00	PU00	POM00	_
	1	P01	PM01	PU01	_	PMC01
	2	P02	PM02	PU02	_	PMC02
	3	P03	PM03	PU03	_	PMC03
	4	P04	PM04	PU04	_	PMC04
	5	P05	PM05	PU05	_	PMC05
	6	P06	PM06	PU06	_	PMC06
	7	P07	PM07	PU07	_	PMC07
PORT4	0	P40	PM40	PU40	_	_
	1	P41	PM41	PU41	_	_
PORT12	1	P121	_	_	_	_
	2	P122	-	-	-	_
	5	P125	_	PU125	_	_
PORT13	7	P137	_	_	_	_

Remark m = 0, 4, 12, 13

n = 0, 4

y = 0, 4, 12

The format of each register is described below.



4.3.1 Port mode registers 0, 4 (PM0, PM4)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register by referring to **4.5** Register Settings When an Alternate Function Is Used .

			Figure 4	4-1. Forr	nat of Po	ort Mode	Register	s 0, 4 (Pl	M0, PM4)		
10-pin pro	ducts										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	1	1	1	PM04	PM03	PM02	PM01	PM00	FFF20H	FFH	R/W
PM4	1	1	1	1	1	1	1	PM40	FFF24H	FFH	R/W
	1			1		1	1		I		
16-pin pro	oducts										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	PM07	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FFF20H	FFH	R/W
PM4	1	1	1	1	1	1	PM41	PM40	FFF24H	FFH	R/W
	PMmn				F	Pmn pin I/C) mode se	ection			
	0	Output m	ode (outpu	it buffer on)						
	1	Input mod	le (output	buffer off)							

m = 0, 4; n = 0 to 7

Caution Be sure to set bits that are not mounted to their initial values.



4.3.2 Port registers 0, 4, 12, 13 (P0, P4, P12, P13)

These registers set the output latch value of a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read^{Note}.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the P12 and P13 registers to the undefined value, and clears the other registers to 00H.

Note When a pin that is set as an analog input pin (PMC0x = 1, PM0x = 1) is read, the value read is always 0 regardless of the input signal level on the pin.

When the data bit for P125 is read while the setting for the P125/KR1/RESET pin is RESET input (PORTSELB = 1), the value read is always 1.

10-pin pro	oducts										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	0	0	P04	P03	P02	P01	P00	FFF00H	00H (output latch)	R/W
		1	1	1	1	1	T	1	1		
P4	0	0	0	0	0	0	0	P40	FFF04H	00H (output latch)	R/W
		1	T	1	1	1	1	1	7		
P12	0	0	P125	0	0	0	0	0	FFF0CH	Undefined	R
	·	1	T		1	1	1	T	1		
P13	P137	0	0	0	0	0	0	0	FFF0DH	Undefined	R
16-pin pro	oducts										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	P07	P06	P05	P04	P03	P02	P01	P00	FFF00H	00H (output latch)	R/W
									_		
P4	0	0	0	0	0	0	P41	P40	FFF04H	00H (output latch)	R/W
									_		
P12	0	0	P125	0	0	P122	P121	0	FFF0CH	Undefined	R
									_		
P13	P137	0	0	0	0	0	0	0	FFF0DH	Undefined	R
		1					1				
	1	1					1				

Figure 4-2. Format of Port Registers 0, 4, 12, 13 (P0, P4, P12, P13)

Pmn	Output data control (in output mode)	Input data read (in input mode)
0	Output 0	Input low level
1	Output 1	Input high level

m = 0, 4, 12, 13; n = 0 to 7

Caution Be sure to set bits that are not mounted to their initial values.



4.3.3 Pull-up resistor option registers 0, 4, 12 (PU0, PU4, PU12)

These registers specify whether the on-chip pull-up resistors are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits that satisfy the following three conditions for the pins to which the use of an on-chip pull-up resistor has been specified in these registers.

Usage conditions of the on-chip pull-up resistor:

- PMmn = 1 (Input mode)
- PMCmn = 1 (Digital I/O)
- POM0n = 0 (Normal output mode)

On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins, regardless of the settings of these registers.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PU4 to 01H, PU12 to 20H, and clears PU0 to 00H.

10-pin pro	oducts										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU0	0	0	0	PU04	PU03	PU02	PU01	PU00	F0030H	00H	R/W
								_	-		
PU4	0	0	0	0	0	0	0	PU40	F0034H	01H	R/W
				_				-	-		
PU12	0	0	PU125 _{Note}	0	0	0	0	0	F003CH	20H	R/W
									•		
16-pin pro	oducts										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU0	PU07	PU06	PU05	PU04	PU03	PU02	PU01	PU00	F0030H	00H	R/W
								-	-		
PU4	0	0	0	0	0	0	PU41	PU40	F0034H	01H	R/W
									_		
PU12	0	0	PU125 Note	0	0	0	0	0	F003CH	20H	R/W
								•			
	PUmn				Pmn p	in on-chip	pull-up res	sistor selec	tion		
	0	On-chip	pull-up res	istor not co	onnected						
	1	On-chip	pull-up res	istor conne	ected						

Figure 4-3. Format of Pull-up Resistor Option Registers 0, 4, 12 (PU0, PU4, PU12)

m = 0, 4, 12; n = 0 to 7

Note This bit can be only manipulated when the P125/KR1 function is selected (PORTSELB = 0) (the on-chip pull-up resistor is always valid (PU125 = 1) when the RESET input (PORTSELB = 1) is selected).

Caution Be sure to set bits that are not mounted to their initial values.

RENESAS

4.3.4 Port output mode register 0 (POM0)

This register sets CMOS output or N-ch open drain output in 1-bit units.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Caution An on-chip pull-up resistor is not connected to a bit for which N-ch open drain output (VDD tolerance) mode (POM0n =1) is set.

Figure 4-4. Format of Port Output Mode Register 0 (POM0)

10-pin pro	oducts										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM0	0	0	0	0	0	0	0	POM00	F0050H	00H	R/W
16-pin pr	oducts										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM0	0	0	0	0	0	0	0	POM00	F0050H	00H	R/W
	POM0n				Р	0n pin out	out mode	selection			
	0	Normal c	utput mod	е							
	1	N-ch ope	n-drain ou	itput (Vod t	olerant) m	ode					
		•									

n = 0

Caution Be sure to set bits that are not mounted to their initial values.

R01UH0400EJ0220 Rev. 2.20 Apr 06, 2018



4.3.5 Port mode control register 0 (PMC0)

This register sets the digital I/O or analog input in 1-bit units.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 4-5. Format of Port Mode Control Register 0 (PMC0)

			•					•	. ,		
10-pin pro	oducts										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PMC0	1	1	1	PMC04	PMC03	PMC02	PMC01	1	F0060H	FFH	R/W
16-pin pro	oducts										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PMC0	PMC07	PMC06	PMC05	PMC04	PMC03	PMC02	PMC01	1	F0060H	FFH	R/W

PMC0n	P0n pin digital I/O/analog input selection
0	Digital I/O (alternate function other than analog input)
1	Analog input

n = 1 to 7

Cautions 1. Select input mode by using port mode register 0 (PM0) for the ports which are set by the PMC0 register as analog input.

2. Be sure to set bits that are not mounted to their initial values.



4.3.6 Peripheral I/O redirection register (PIOR)

This register is used to specify whether to enable or disable the peripheral I/O redirect function.

This function is used to switch ports to which alternate functions are assigned.

Use the PIOR register to assign a port to the function to redirect and enable the function.

In addition, can be changed the settings for redirection until its function enable operation.

The PIOR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 4-6. Format of Peripheral I/O Redirection Register (PIOR)

10-pin products

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIOR	0	0	0	0	0	PIOR2	PIOR1	PIOR0	F0077H	00H	R/W

16-pin products

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIOR	0	0	0	PIOR4	PIOR3	PIOR2	PIOR1	PIOR0	F0077H	00H	R/W

Dit	Function	Setting value			
Bit	Function	0	1		
PIOR4 ^{Note}	INTP3	P06	P121		
PIOR3 ^{Note}	INTP2	P41	P122		
PIOR2	INTP1	P00	P03		
PIOR1	TI01/TO01	P04	P40		
PIOR0	PCLBUZ0	P02	P40		

Note 16-pin products only.

Cautions 1. It is prohibited to set PIOR0 and PIOR1 to 1 at the same time.

2. Be sure to set bits that are not mounted to their initial values.



4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin. Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change. Therefore, byte data can be written to the ports used for both input and output. Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared when a reset signal is generated.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change. Therefore, byte data can be written to the ports used for both input and output.

The data of the output latch is cleared when a reset signal is generated.



4.5 Register Settings When an Alternate Function Is Used

4.5.1 Basic concepts on using an alternate function

If a given pin is also used alternately for analog input, first in the port mode control register 0 (PMC0) specify whether the pin is to be used in analog input or digital output.

The basic configuration of an output circuit for pins that are used in digital I/O is shown in Figure 4-7. The output from the SAU function doubling as an output from the port output latch is input into the AND gate. The output from the AND gate is input into the OR gate. To the other input pin for the OR gate, the outputs from alternate non-SAU functions (TAU, clock/buzzer output, etc.) are connected. When such a pin is used as a port or alternate function, the alternate function that is not used must not interfere with the output from the function to be used. Table 4-4 summarizes underling concepts of specifying basic settings for making that distinction.




Figure 4-7. Basic Configuration of the Output Circuit for the Pins

Notes 1. In the absence of a POM register, this signal should be considered Low (0).

- 2. In the absence of an alternate function, this signal should be considered High (1).
- 3. In the absence of an alternate function, this signal should be considered Low (0).

Remark m: port number (m = 0, 4, 12, 13); n: bit number (n = 0 to 7)

Table 4-4.	Basic Settings
------------	-----------------------

Output Function of the Pin	Output Settings for Alternate Functions That Are Not Used						
Used	Port Function	SAU Output Function	Non-SAU Output Function				
Port output function	_	Output: High (1)	Output: Low (0)				
SAU output function	High(1)	-	Output: Low (0)				
Non-SAU output function	Low(0)	Output: High (1)	Output: Low (0) ^{Note}				

Note Since more than one non-SAU output function can be assigned to a given pin, the output from an alternate function that is not used must be set to Low (0). For specific settings methods, see **4.5.2 Register settings for alternate functions that do not use an output function**.



4.5.2 Register settings for alternate functions that do not use an output function

If the output from an alternate function associated with a pin is not used, the settings described below must be specified. If the pin is subject to a peripheral I/O redirect function, the output can be changed to another pin by setting the peripheral I/O redirection register (PIOR). In this manner, the port function or another alternate function that is assigned to the target pin can be used.

(1) SOp = 1/TXDq = 1 (when not using the serial output (SOp/TXDq) of SAU)

In situations where serial output (SOp/TXDq) is not used, such as when SAU is used exclusively for serial input, set the bits in the serial output enable register m (SOEm) associated with the output that is not used to 0 (output disabled), and the SOmn bit in the serial output register m (SOm) to 1 (High). This is the same as the default settings.

(2) SCKp = 1 (when not using the channel n of SAU)

When not using SAU, set the bit n (SEmn) in the serial channel enable status register m (SEm) to 0 (operation halted status), set the bits in the serial output enable register m (SOEm) associated with the output that is not used to 0 (output disabled), and the SOmn and CKOmn bits in the serial output register m (SOm) to 1 (High). This is the same as the default settings.

(3) TOmn = 0 (when not using the output from the channel n of TAU)

When not using the TOmn output from TAU, set the bits in the timer output enable register 0 (TOE0) associated with the output that is not used to 0 (output disabled), and the bits in the timer output register 0 (TO0) to 0 (Low). This is the same as the default settings.

(4) PCLBUZn = 0 (when not using the clock output/buzzer output)

When not using the clock output/buzzer output, set the PCLOEn bit in the clock output selection register n (CKSn) to 0 (output disabled). This is the same as the default settings.

4.5.3 Example of register settings for port and alternate functions used

Table 4-5 shows examples of register settings for port and alternate functions that are used. Registers that control the port functions should be set as indicated in Table 4-5. For conventions used in Table 4-5, see the remarks provided below:

Remark	-:	Excluded
	×:	don't care
	PIOR:	Peripheral I/O redirection register
	POM0:	Port output mode register 0
	PMC0:	Port mode control register 0
	PMn:	Port mode register n (n = 0, 4)
	Pm:	Port output latch (m = 0, 4, 12, 13)
	Functions in	parentheses in the above table can be assigned via settings in the peripheral I/O redirection
	register (PIC	DR).



Pin	Fu	nction	PIOR	POM0	PMC0	PMn	Pm	Alternate Function Output		10	16
	Name	I/O						SAU Output Function	Non-SAU	Pins	Pins
P00	P00	Input	-	×	-	1	×	×	-	\checkmark	\checkmark
		Output	-	0	-	0	0/1	TXD0/SO00 = 1	_		
		N-ch open- drain output	-	1	-	0	0/1				
	SO00	Output	-	0	-	0	1	×	_	\checkmark	\checkmark
	TXD0	Output	-	0/1	-	0	1	×	_	\checkmark	\checkmark
	INTP1	Input	PIOR2 = 0	×	_	1	×	×	_	\checkmark	\checkmark
P01	P01	Input	-	×	0	1	×	×	_	\checkmark	\checkmark
		Output	-	0	0	0	0/1	×	_		
	ANI0	Analog input	-	×	1	1	×	×	_	\checkmark	\checkmark
	SI00	Input	-	×	0	1	×	×	_	\checkmark	\checkmark
	RXD0	Input	-	×	0	1	×	×	_	\checkmark	\checkmark
	KR2	Input	-	×	0	1	×	×	-	\checkmark	\checkmark
P02	P02	Input	-	_	0	1	×	×	×	\checkmark	\checkmark
		Output	-	_	0	0	0/1	SCK00 = 1	PCLBUZ0 = 0 VCOUT0 = 0 ^{Note}		
	ANI1	Analog input	-	-	1	1	×	×	×	\checkmark	\checkmark
	SCK00	Input	_	_	0	1	×	×	×	\checkmark	\checkmark
		Output	-	-	0	0	1	×	PCLBUZ0 = 0 VCOUT0 = 0 ^{Note}		
	PCLBUZ0	Output	PIOR0 = 0	_	0	0	0	SCK00 = 1	VCOUT0 = 0 ^{Note}	\checkmark	\checkmark
	KR3	Input	_	_	0	1	×	×	×	\checkmark	\checkmark
	VCOUT0	Output	_	_	0	0	0	SCK00 = 1	PCLBUZ0 = 0	_	\checkmark
P03	P03	Input	_	_	0	1	×	_	×	\checkmark	\checkmark
		Output	-	-	0	0	0/1	_	TO00 = 0		
	ANI2	Analog input	-	-	1	1	×	—	×	\checkmark	\checkmark
	ТО00	Output	-	_	0	0	0	_	×	\checkmark	\checkmark
	KR4	Input	-	-	0	1	×	_	×	\checkmark	\checkmark
	(INTP1)	Input	PIOR2 = 1	-	0	1	×	_	×	\checkmark	\checkmark
	IVCMP0	Input	-	-	1	1	×	_	×	-	\checkmark
P04	P04	Input	-	-	0	1	×	—	×	\checkmark	\checkmark
		Output		-	0	0	0/1	_	TO01 = 0		
	ANI3	Analog input	-	-	1	1	×	_	×	\checkmark	\checkmark
	TI01	Input	PIOR1 = 0	-	0	1	×	_	×	\checkmark	\checkmark
	TO01	Output	PIOR1 = 0	-	0	0	0	-	×	\checkmark	\checkmark
	KR5	Input	-	-	0	1	×	_	×	\checkmark	\checkmark
	IVREF0	Input	-	_	1	1	×	_	×	-	\checkmark

Note 16-pin products only.

Pin	Pin Function		PIOR	POM0	PMC0	PMn	Pm	Alternate Fu	10	16	
	Name	I/O						SAU Output Function	Non-SAU	Pins	Pins
P05	P05	Input	-	-	0	1	×	×	×	_	\checkmark
		Output	_	-	0	0	0/1	×	TO02 = 0		
	ANI4	Analog input	-	-	1	1	×	×	×	-	\checkmark
	TI02	Input	-	-	0	1	×	×	×	_	\checkmark
	TO02	Output	_	-	0	0	0	×	×	-	\checkmark
P06	P06	Input	_	-	0	1	×	_	_	_	\checkmark
		Output	-	_	0	0	0/1	_	_		
	ANI5	Analog input	-	-	1	1	×	-	-	-	\checkmark
	INTP3	Input	PIOR4 = 0	_	0	1	×	_	_	_	\checkmark
P07	P07	Input	-	_	0	1	×	_	×	_	\checkmark
		Output	-	-	0	0	0/1	_	TO03 = 0		
	ANI6	Analog input	-	-	1	1	×	-	×	-	\checkmark
	TO03	Output	-	_	0	0	0	_	×	_	\checkmark
P40	P40	Input	-	_	_	1	×	_	×	\checkmark	\checkmark
		Output	-	-	-	0	0/1	_	(PCLBUZ0) = 0 (TO01) = 0		
	KR0	Input	-	-	_	1	×	_	×	\checkmark	\checkmark
	(PCLBUZ0)	Output	PIOR0 = 1	-	_	0	0	_	(TO01) = 0	\checkmark	\checkmark
	(TI01)	Input	PIOR1 = 1	-	_	1	×	_	×	\checkmark	\checkmark
	(TO01)	Output	PIOR1 = 1	-	_	0	0	_	(PCLBUZ0) = 0	\checkmark	\checkmark
P41	P41	Input	-	-	_	1	×	_	_	_	\checkmark
		Output	_	_	_	0	0/1	_	_		
	TI03	Input	-	-	_	1	×	_	_	_	\checkmark
	INTP2	Input	PIOR3 = 0	_	-	1	×	_	_	_	\checkmark
P121	P121	Input	-	_	-	_	×	_	_	_	\checkmark
	(INTP3)	Input	PIOR4 = 1	-	-	_	×	_	_	_	\checkmark
P122	P122	Input	_	-	-	_	×	-	_	_	\checkmark
	(INTP2)	Input	PIOR3 = 1	_	_	_	×	_	_	_	\checkmark

Table 4-5. Examples of Regis	er And Output Latch Setting	s With Pin Functions	(2/3)
Tuble 4-0. Examples of Regis	er And Output Eater Octing		(2,0)

Table 4-5. Examples of Register And Output Latch Settings With Pin Functions (3/3)

Pin	Fui	nction	PIOR	POM0	PMC0	PMn	Pm	Notes	10	16
	Name	I/O							Pins	Pins
P125	P125	Input	-	-	-	-	×	Optional bytes 000C1H	\checkmark	\checkmark
	KR1	Input	-	-	-	-	×	PORTSELB = 0	\checkmark	\checkmark
	RESET	Input	_	-	-	-	×	Optional bytes 000C1H PORTSELB = 1	V	\checkmark
P137	P137	Input	_	-	-	_	×	_	\checkmark	\checkmark
	Т100	Input	_	-	_	-	×	_	\checkmark	\checkmark
	INTP0	Input	_	_	_	_	×	_	\checkmark	\checkmark



4.6 Cautions When Using Port Function

4.6.1 Cautions on 1-bit manipulation instruction for port register n (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

- Example When P00 is an output port, P01 to P07 are input ports (all pin statuses are high level), and the port latch value of port 0 is 00H, if the output of output port P00 is changed from low level to high level via a 1-bit manipulation instruction, the output latch value of port 0 is FFH.
- Explanation: The targets of writing to and reading from the Pn register of a port whose PMmn bit is 1 are the output latch and pin status, respectively.


A 1-bit manipulation instruction is executed in the following order in the RL78 microcontroller.


- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the output latch value (0) of P00, which is an output port, is read, while the pin statuses of P01 to P07, which are input ports, are read. If the pin statuses of P01 to P07 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.





- For P01 to P07, input ports, the pin status (1) is read.
- <2> Set the P00 bit to 1.
- <3> Write the results of <2> to the output latch of port register 0 (P0) in 8-bit units.



4.6.2 Notes on specifying the pin settings

For an output pin to which multiple alternate functions are assigned, the output of the unused alternate functions must be set to its initial state so as to prevent conflicting outputs. This also applies to the functions assigned by using the peripheral I/O redirection register (PIOR). For details about the alternate output function, see **4.5 Register Settings When an Alternate Function Is Used**.

No specific setting is required for input pins because the output of their alternate functions is disabled (the buffer output is Hi-Z).

Disabling the unused functions, including blocks that are only used for input or do not have I/O, is recommended for lower power consumption.



CHAPTER 5 CLOCK GENERATOR

5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following three kinds of system clocks and clock oscillators are selectable.

(1) Main system clock

<1> High-speed on-chip oscillator

The frequency at which to oscillate can be selected from among f_{IH} = 20/10/5/2.5/1.25 MHz (TYP.) by using the option byte (000C2H). After a reset release, the CPU always starts operating with this high-speed on-chip oscillator clock. Oscillation can be stopped by executing the STOP instruction.

The frequency specified by using an option byte can be changed by using the high-speed on-chip oscillator frequency select register (HOCODIV). For details about the frequency, see **Figure 5-4 Format of High-Speed On-Chip Oscillator Frequency Selection Register (HOCODIV)**.

The frequencies that can be specified for the high-speed on-chip oscillator by using the option byte and the high-speed on-chip oscillator frequency select register (HOCODIV) are shown below.

Power Supply Voltage	Oscil	Oscillation Frequency (MHz			MHz)
	1.25	2.5	5	10	20
$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}^{\text{Note}}$	\checkmark	\checkmark	\checkmark	-	_

Note Use this product within the voltage range from 2.57 to 5.5 V because the detection voltage (VSPOR) of the selectable power-on-reset (SPOR) circuit should also be considered.

(2) Low Speed On-chip Oscillator clock

This circuit oscillates a clock of fi⊥ = 15 kHz (TYP.).

The low speed on-chip oscillator clock cannot be used as the CPU clock. Only the following peripheral hardware runs on the low speed on-chip oscillator clock.

- Watchdog timer
- 12-bit interval timer^{Note}

This clock operates when bit 4 (WDTON) of the option byte (000C0H), bit 4 (WUTMMCK0) of the operation speed mode control register (OSMC)^{Note}, or both are set to 1.

However, when WDTON = 1, WUTMMCK0 = 0, and bit 0 (WDSTBYON) of the option byte (000C0H) is 0, oscillation of the LOCO stops if the HALT or STOP instruction is executed.

Note 16-pin products only.

Remark fi⊩: High-speed on-chip oscillator clock frequency fi∟: Low speed on-chip oscillator clock frequency



5.2 Configuration of Clock Generator


The clock generator includes the following hardware.

Table 5-1. Configuration of Clock Generator

Item	Configuration
Control registers	Peripheral enable register 0 (PER0)
	High-speed on-chip oscillator frequency selection register (HOCODIV)
	Operation speed mode control register (OSMC) ^{Note}
Oscillators	High-speed on-chip oscillator
	Low-speed on-chip oscillator

Note 16-pin products only.







RENESAS

ji ji

Figure 5-1. Block Diagram of Clock Generator

- Remark fin: High-speed on-chip oscillator clock frequency
 - $f_{\text{MAIN}}: \ \ \text{Main system clock frequency}$
 - fclk: CPU/peripheral hardware clock frequency
 - fil: Low-speed on-chip oscillator clock frequency

5.3 Registers Controlling Clock Generator

The following registers are used to control the clock generator.

- Peripheral enable register 0 (PER0)
- High-speed on-chip oscillator frequency selection register (HOCODIV)
- Operation speed mode control register (OSMC)^{Note}

Note 16-pin products only.



5.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.

To use the peripheral functions below, which are controlled by this register, set (1) the bit corresponding to each function before specifying the initial settings of the peripheral functions.

- 12-bit Interval timer
- A/D converter
- Comparator
- Serial array unit 0
- Timer array unit 0

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 5-2. Format of Peripheral Enable Register 0 (PER0) (1/2)

Address: F00F0H After reset: 00H R/W

Symbol	<7>	<6>	<5>	4	3	<2>	1	<0>
PER0	TMKAEN Note	CMPEN Note	ADCEN	0	0	SAU0EN	0	TAU0EN

TMKAEN	Control of 12-bit interval timer input clock supply
0	Stops input clock supply.SFR used by the 12-bit interval timer cannot be written.The 12-bit interval timer is in the reset status.
1	Enables input clock supply.SFR used by the 12-bit interval timer can be read and written.

CMPEN	Control of comparator input clock supply
0	Stops input clock supply.SFR used by the comparator cannot be written.The comparator is in the reset status.
1	Enables input clock supply.SFR used by the comparator can be read and written.

ADCEN	Control of A/D converter input clock supply
0	Stops input clock supply.SFR used by the A/D converter cannot be written.The A/D converter is in the reset status.
1	Enables input clock supply.SFR used by the A/D converter can be read and written.

Note 16-pin products only.

Caution Be sure to clear the following bits to 0. 10-pin products: Bits 1, 3, 4, 6, and 7 16-pin products: Bits 1, 3, and 4



Address: F0	Address: F00F0H After reset: 00H R/W										
Symbol	<7>	<6>	<5>	4	3	<2>	1	<0>			
PER0	TMKAEN Note	CMPEN ADCEN 0 0 SAU0EN 0 TA Note TA									
	SAU0EN		C	ontrol of seria	l array unit inp	out clock suppl	у				
	 0 Stops input clock supply. • SFR used by the serial array unit cannot be written. • The serial array unit is in the reset status. 										
	1	Enables input clock supply.SFR used by the serial array unit can be read and written.									
1											
	TAU0EN		С	ontrol of timer	r array unit inp	out clock supply	у				
	0	 Stops input clock supply. SFR used by timer array unit cannot be written. Timer array unit is in the reset status. 									
 Enables input clock supply. SFR used by timer array unit can be read and written. 											

Figure 5-2. Format of Peripheral Enable Register 0 (PER0) (2/2)

Note 16-pin products only.

```
Caution Be sure to clear the following bits to 0.
10-pin products: Bits 1, 3, 4, 6, and 7
16-pin products: Bits 1, 3, and 4
```

5.3.2 Operation speed mode control register (OSMC)

The OSMC register can be used to control supply of the operation clock for the 12-bit interval timer.

When operating the 12-bit interval timer, set WUTMMCK0 = 1 beforehand and do not set WUTMMCK0 = 0 until the timer is stopped.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-3. Format of Operation Speed Mode Control Register (OSMC)

Address: F00F3H After reset: 00H R/W										
Symbol	7	6	5	4	3	2	1	0		
OSMC	0	0	0	WUTMMCK0	0	0	0	0		
	WUTMMCK0		Su	pply of operation	on clock for 1	2-bit interval ti	imer			
	0	Stops Clock supply								
1 Low-speed on-chip oscillator clock (fiL) supply										



5.3.3 High-speed on-chip oscillator frequency selection register (HOCODIV)

This register is used to change the frequency of the high-speed on-chip oscillator clock set with the option byte (000C2H).

HOCODIV can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to the value set by FRQSEL2 to FRQSEL0 of the option byte (000C2H).

Figure 5-4. Format of High-Speed On-Chip Oscillator Frequency Selection Register (HOCODIV)

Address: F00A8H After reset: value set by FRQSEL2 to FRQSEL0 of the option byte (000C2H) R/W

Symbol	7 6		5	5 4		2	1	0
HOCODIV	0	0	0	0	0	HOCODIV 2	HOCODIV 1	HOCODIV 0

HOCODIV 2	HOCODIV 1	HOCODIV 0	High-speed on-chip oscillator clock frequency selection
0	0	1	20 MHz
0	1	0	10 MHz
0	1	1	5 MHz
1	0	0	2.5 MHz
1	0	1	1.25 MHz
C	ther than abov	/e	Setting prohibited

- Cautions 1. Set the HOCODIV register within the operable voltage range before and after the frequency change.
 - 2. After the frequency is changed with the HOCODIV register, the frequency is switched after the following transition time has elapsed.
 - Operation for up to three clocks at the pre-change frequency
 - CPU/peripheral hardware clock wait at the post-change frequency for up to three clocks



5.4 System Clock Oscillator

5.4.1 High-speed on-chip oscillator

The high-speed on-chip oscillator is incorporated in the R7F0C801-805. The frequency can be selected from among 20, 10, 5, 2.5, or 1.25 MHz by using the option byte (000C2H). The high-speed on-chip oscillator automatically starts oscillating after reset release.

5.4.2 Low-speed on-chip oscillator

The low-speed on-chip oscillator is incorporated in the R7F0C801-805.

The low-speed on-chip oscillator clock is used only as the watchdog timer and 12-bit interval timer^{Note} clock. The low-speed on-chip oscillator clock cannot be used as the CPU clock.

The low-speed on-chip oscillator runs while the watchdog timer is operating or when bit 4 (WUTMMCK0) in the operation speed mode control register (OSMC) is set to 1.

The low-speed on-chip oscillator is stopped when the watchdog timer is stopped and WUTMMCK0 is set to 0.

Note 16-pin products only.



5.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see **Figure 5-1**).

- Main system clock fMAIN
- High-speed on-chip oscillator clock fin
- Low-speed on-chip oscillator clock fi∟
- CPU/peripheral hardware clock fclk

The CPU starts operation when the high-speed on-chip oscillator starts outputting after a reset release in the R7F0C801-805.

When the power supply voltage is turned on, the clock generator operation is shown in Figure 5-5.




Figure 5-5. Clock Generator Operation When Power Supply Voltage Is Turned On

- <1> When the power is turned on, an internal reset signal is generated by the selectable power-on-reset (SPOR) circuit.
- <2> When the power supply voltage exceeds detection voltage of the SPOR circuit, the reset is released and the high-speed on-chip oscillator automatically starts oscillation.
- <3> The CPU starts operation on the high-speed on-chip oscillator clock after waiting for the voltage to stabilize and an SPOR reset processing have been performed after reset release.
- **Notes 1.** The reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.
 - 2. For SPOR reset processing time, see CHAPTER 17 SELECTABLE POWER-ON-RESET CIRCUIT.

5.6 Controlling Clock

5.6.1 Example of setting high-speed on-chip oscillator

After a reset release, the CPU/peripheral hardware clock (fcLK) always starts operating with the high-speed on-chip oscillator clock. The frequency of the high-speed on-chip oscillator can be selected by using FRQSEL0 to FRQSEL2 of the option byte (000C2H). This frequency can be changed with the high-speed on-chip oscillator frequency select register (HOCODIV).

[Option byte setting]

Address: 000C2H

Option byte	7	6	5	4	3	2	1	0
(000C2H)	1	1	1	1	1	FRQSEL2	FRQSEL1	FRQSEL0

FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator			
0	0	1	20 MHz			
0	1	0	10 MHz			
0	1	1	5 MHz			
1	0	0	2.5 MHz			
1	0	1	1.25 MHz			
	Other than above		Setting prohibited			

[High-speed on-chip oscillator frequency selection register (HOCODIV) setting] Address: F00A8H

	7	6		5	4		3	2	1	0		
HOCODIV	0	0		0	0	0		HOCODIV 2	HOCODIV 1	HOCODIV 0		
	HOCODIV 2	HOCOD	HOCODIV 1 HOCODIV 0			Selected frequency						
	0	0	0		1	20 MHz						
	0	1	1		0	10 MHz						
	0	1			1	5 MHz						
	1	0			0	2.5	MHz					
	1	0	0		1		1.25 MHz					
		Other than	above	e		Setting prohibited						

Cautions	1. Set the	HOCODIV	register	within t	the	operable	voltage	range	before a	and a	ifter the
	frequen	cy change.									

- 2. After the frequency is changed with the HOCODIV register, the frequency is switched after the following transition time has elapsed.
 - Operation for up to three clocks at the pre-change frequency
 - CPU/peripheral hardware clock wait at the post-change frequency for up to three clocks



5.6.2 CPU clock status transition diagram

Figure 5-6 shows the CPU clock status transition diagram of this product.






Table 5-2 shows transition of the CPU clock and examples of setting the SFR registers.

Table 5-2. CPU Clock Transition and SFR Register Setting Examples (1/3)

(1) • HALT mode (B) set while CPU is operating with high-speed on-chip oscillator clock (A)

Status Transition	Setting
$(A) \rightarrow (B)$	Executing HALT instruction

(2) • STOP mode (C) set while CPU is operating with high-speed on-chip oscillator clock (A)

(Setting sequence)		
Status Transition	Se	etting
$(A) \rightarrow (C)$	Stopping peripheral functions that cannot operate in STOP mode	Executing STOP instruction

Remark (A) to (C) in Table 5-2 correspond to (A) to (C) in Figure 5-6.



CHAPTER 6 TIMER ARRAY UNIT

The number of units or channels of the timer array unit differs, depending on the product.


Channel	10-pin	16-pin
Channel 0	\checkmark	\checkmark
Channel 1	\checkmark	\checkmark
Channel 2	_	\checkmark
Channel 3	_	\checkmark

Remark √: Provided

-: Not provided

The timer array unit has a maximum of four 16-bit timers.

Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used in combination to create a high-accuracy timer.



Note 16-pin products only.



Independent Channel Operation Function	Simultaneous Channel Operation Function
 Interval timer (→ see 6.8.1) Square wave output (→ see 6.8.1) External event counter (→ see 6.8.2) Divider function^{Note 2} (→ see 6.8.3) Input pulse interval measurement (→ see 6.8.4) Measurement of high-/low-level width of input signal (→ see 6.8.5) Delay counter (→ see 6.8.6) 	 One-shot pulse output (→ see 6.9.1) Two-channel input with one-shot pulse output function^{Note 1} (→ see 6.9.2) PWM output function (→ see 6.9.3) Multiple PWM output function^{Note 1} (→ see 6.9.4)

For details about each function, see the table below.

It is possible to use the 16-bit timer of channels 1 and 3 as two 8-bit timers (higher and lower). The functions that can use channels 1 and 3 as 8-bit timers are as follows:

Interval timer	(higher and lower 8-bit timers)
Square wave output	(lower 8-bit timer only)
External event counter	(lower 8-bit timer only)
Delay counter	(lower 8-bit timer only)
 PWM output function 	(lower 8-bit timer only)
 Multiple PWM output function^{Note 1} 	(lower 8-bit timer only)

Interlinked operation of channel 1 with the serial array unit operating as UART0 can be obtained by setting the ISC register. The input pulse interval measurement mode can then be used to measure the width at the baud rate of the other party in communications and make the required adjustments in response.

Notes 1. 16-pin products only.

2. Only channels 0 and 3.



6.1 Functions of Timer Array Unit


Timer array unit has the following functions.

6.1.1 Independent channel operation function

By operating a channel independently, it can be used for the following purposes without being affected by the operation mode of other channels.


(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMOn) at fixed intervals.




(2) Square wave output

A toggle operation is performed each time INTTM0n interrupt is generated and a square wave with a duty factor of 50% is output from a timer output pin (TO0n).




(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TI0n) has reached a specific value.




(4) Divider function (channels 0 and 3 only)

A clock input from a timer input pin (TI00, TI03) is divided and output from an output pin (TO00, TO03).



(5) Input pulse interval measurement


Counting is started by the valid edge of a pulse signal input to a timer input pin (TI0n). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.






(6) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (TI0n), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.



(7) Delay counter

Counting is started at the valid edge of the signal input to the timer input pin (TI0n), and an interrupt is generated after any delay period.



Remark n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products).




6.1.2 Simultaneous channel operation function

By using the combination of a master channel (a reference timer mainly controlling the cycle) and a slave channel (a timer operating according to the master channel), channels can be used for the following purposes.


(1) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified output timing and a specified pulse width.



(2) Two-channel input with one-shot pulse output function (16-pin products only)

Two channels are used as a set to generate any one-shot pulse by setting or resetting the timer output pin (TO03) at a valid edge of the timer input pin (TI0n, TI03) input.




- Caution There are several rules for using the simultaneous channel operation function. For details, see 6.4.1 Basic rules of simultaneous channel operation function.
- Remark n: Channel number
 - n = 0 (for 10-pin products); n = 0, 2 (for 16-pin products) p: Slave channel number (0




(3) PWM (Pulse Width Modulation) output function

Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.



(4) Multiple PWM (Pulse Width Modulation) output function (16-pin products only)

By extending the PWM function and using one master channel and two or more slave channels, up to three types of PWM signals that have a specific period and a specified duty factor can be generated.



Note This operation can be obtained with the lower 8-bit timer of channel 1 or 3.

- Caution There are several rules for using the simultaneous channel operation function. For details, see 6.4.1 Basic rules of simultaneous channel operation function.
- Remark n: Channel number

n = 0 (for 10-pin products); n = 0, 2 (for 16-pin products) p, q: Slave channel number (0



6.1.3 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer in a configuration consisting of two 8-bit timers (higher and lower).

The 16-bit timer channels 1 and 3 support the following functions as 8-bit timer operation.

Interval timer	(higher and lower 8-bit timers)
 Square wave output 	(lower 8-bit timer only)
External event counter	(lower 8-bit timer only)
Delay counter	(lower 8-bit timer only)
 PWM output function 	(lower 8-bit timer only)

• Multiple PWM output function^{Note} (lower 8-bit timer only)

Note 16-pin products only.

Caution There are several rules for using 8-bit timer operation function. For details, see 6.4.2 Basic rules of 8-bit timer operation function (only channels 1 and 3).



6.2 Configuration of Timer Array Unit

Timer array unit includes the following hardware.

Table 6-1.	Configuration	of Timer Array Unit	t
	ooningurution	or rinner Array orin	۰.

Item	Configuration
Timer/counter	Timer counter register 0n (TCR0nH, TCR0nL)
Register	Timer data register 0n (TDR0nH, TDR0nL)
Timer input	TI00 to TI03
Timer output	TO00 to TO03, output controller
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Timer clock select register 0 (TPS0) Timer channel enable status register 0 (TE0, TEH0) Timer channel start register 0 (TS0, TSH0) Timer channel stop register 0 (TO0, TTH0) Timer output enable register 0 (TOE0) Timer output register 0 (TO0) Timer output level register 0 (TOL0) Timer output mode register 0 (TOM0) </registers>
	<registers channel="" each="" of=""> Timer mode register 0n (TMR0nH, TMR0nL) Timer status register 0n (TSR0n) Noise filter enable register 1 (NFEN1) Input switch control register (ISC) Port mode control register 0 (PMC0) Port mode register 0, 4 (PM0, PM4) Port register 0, 4 (P0, P4) </registers>

Remark n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)

Alternate port for timer I/O of the timer array unit channels varies depending on products.

Table 6-2. Timer I/O Pins in the Products	Table 6-2.	Timer I/	O Pins in	the l	Products
---	------------	----------	-----------	-------	----------

Timer Array Unit Channel	10-pin Products	16-pin Products
Channel 0	P03/TO00, P137/TI00	P03/TO00, P137/TI00
Channel 1	P04/TI01/TO01, (P40/TI01/TO01)	P04/TI01/TO01, (P40/TI01/TO01)
Channel 2	_	P05/TI02/TO02
Channel 3	_	P41/TI03, P07/TO03

- **Remarks 1.** If a pin is to be used for both timer input and timer output, it can be used only for timer input or timer output.
 - 2. -: Not supported
 - **3.** The pin names in parentheses indicate function-multiplexed ports while PIOR0 bit in the peripheral I/O redirection register is set to 1.



Figures 6-1 and 6-2 show the block diagrams of the timer array unit.





Figure 6-1. Entire Configuration of Timer Array Unit

Note 16-pin products only.



Figure 6-2. Internal Block Diagram of Channel of Timer Array Unit




(a) Channels 0 and 2

Notes 1. Channel 2 only.

2. 16-pin products only.


Remark n = 0, 2

(b) Channel 1









(c) Channel 3^{Note}

Note 16-pin products only.

Remark n = 3




6.2.1 Timer counter register 0n (TCR0n)

TCR0n register consists of two 8-bit read-only registers (TCR0nH and TCR0nL) and is used to count clocks (frcLk). When data is read from the TCR0n register, the TCR0nH and TCR0nL registers must be accessed consecutively.

The value of this counter is incremented or decremented in synchronization with the rising edge of a count clock (fTCLK). Whether the counter is incremented or decremented depends on the operation mode that is selected by the MD0n3 to MD0n0 bits of timer mode register 0n (TMR0n) (see **6.3.3 Timer mode register 0n (TMR0n)**).

Figure 6-3. Format of Timer Counter Register 0n (TCR0n) (n = 0 to 3)

Address: F0180H (TCR00L), F0181H (TCR00H) After reset: FFH R : F0182H (TCR01L), F0183H (TCR01H) : F0184H (TCR02L), F0185H (TCR02H) : F0186H (TCR03L), F0187H (TCR03H)



Remark n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)

Reading from the TCR0nH and TCR0nL registers must be performed successively, in order of the TCR0nL register and the TCR0nH register. If data are read from TCR0nL between the successive read, reading is not performed correctly.

Caution Consecutive reading from the TCR0nH and TCR0nL registers must be performed in the state where an interrupt is disabled by the DI instruction.

The count value can be read by reading timer counter register 0n (TCR0n).

The count value is set to FFFFH in the following cases.

- When the reset signal is generated
- When the TAU0EN bit of peripheral enable register 0 (PER0) is cleared
- When counting of the slave channel has been completed in the PWM output mode
- When counting has been completed in the delay count mode
- When counting of the master/slave channel has been completed in the one-shot pulse output mode
- When counting of the slave channel has been completed in the multiple PWM output mode^{Note}

The count value is cleared to 0000H in the following cases.

- When the start trigger is input in the capture mode
- When capturing has been completed in the capture mode

Note 16-pin products only.

Cautions 1. The count value is not captured to timer data register 0n (TDR0n) even when the TCR0n register is read.

2. When channels 1 and 3 are used in 8-bit timer mode (SPLIT = 1), it is prohibited to read the TCR01H and TDR01H registers or the TCR03H and TDR03H registers.

The TCR0n register read value differs as follows according to operation mode changes and the operating status.

Operation Mode	Count Mode	Timer Counter Register 0n (TCR0n) Read Value ^{Note}						
		Value if the operation mode was changed after releasing reset	Value if the count operation paused (TT0n = 1)	Value if the operation mode was changed after count operation paused (TT0n = 1)	Value when waiting for a start trigger after one count			
Interval timer mode	Count down	FFFFH	Value if stop	Undefined	_			
Capture mode	Count up	0000H	Value if stop	Undefined	_			
Event counter mode	Count down	FFFFH	Value if stop	Undefined	_			
One-count mode	Count down	FFFFH	Value if stop	Undefined	FFFFH			
Capture & one- count mode	Count up	0000H	Value if stop	Undefined	Capture value of TDR0n register + 1			

Note Following timer operation of channel n being stopped (TE0n = 0), this is the value read from the TCR0n register at the time counter operation is enabled (TS0n = 1). The TCR0n register retains this value until counting starts.

Caution When channels 1 and 3 are used in 8-bit timer mode (SPLIT = 1), it is prohibited to read the TCR01H and TDR01H registers or the TCR03H and TDR03H registers.

Remark n: Channel number



6.2.2 Timer data register 0n (TDR0n)

The TDR0n register consists of two eight bit registers (TDR0nH, TDR0nL) for which the capture or comparison functions can be selected.

Switching between the capture and comparison functions is by using the MD0n3 to MD0n0 bits of the timer mode register 0n (TMR0n) to select the operating mode.

When using the TDR0n register as a compare register, the value of the TDR0nL and TDR0nH registers can be changed at any time.

For access to a TDR0n register, the TDR0nH and TDR0nL registers must be accessed consecutively.

In eight-bit timer mode (i.e. when the SPLIT0n bit of timer mode register 0n (TMR0n) is set to "1"), the TDR0n register can be rewritten in eight-bit units, with the higher 8 bits used as TDR0nH and the lower 8 bits used as TDR0nL.

The following points for caution apply when data are read from or written to TDR0nH and TDR0nL registers.

• In 16-bit timer mode (when channels 0 and 2 are in use, or bit 3 (SPLIT0n) of the TMR0nH register of channels 1 and 3 is cleared to "0")

Writing to TDR0nH and TDR0nL registers must be performed by writing in a row with data in order of that for the TDR0nH register and that for the TDR0nL register. The values of TDR0nH and TDR0nL are updated when TDR0nL is rewritten.

Reading from the TDR0nH and TDR0nL registers must be performed in a row with data in order of that from the TDR0nL register and that from the TDR0nH register. The value of TDR0nH is updated when TDR0nL is read.

If data are written to TDR0nH, read from TDR0nL, or read from TCR0n between the successive read or successive write operations, reading and writing is not performed correctly.

Consecutive reading from the TDR0nH and TDR0nL registers and consecutive writing to the TDR0nH and TDR0nL registers must be performed in the state where an interrupt is disabled by the DI instruction.

• In 8-bit timer mode (when bit 3 (SPLIT0n) of the TMR0nH register of channel 1 or 3 is set to "1")

The data can be written to the TDR0nH and TDR0nL registers in 8-bit units in 8-bit timer mode.

Reading from TDR0nH register must be performed in a row with data in order of that from the TDR0nL register and that from the TDR0nH register. The value of TDR0nH is updated when TDR0nL is read.

If data are written to TDR0nH, read from TDR0nL, or read from TCR0n between the successive read operations, reading is not performed correctly.

Consecutive reading from the TDR0nH and TDR0nL registers must be performed in the state where an interrupt is disabled by the DI instruction.

- Caution When channels 1 and 3 are used in 8-bit timer mode (SPLIT = 1), it is prohibited to read the TCR01H and TDR01H registers or the TCR03H and TDR03H registers.
- Remark n: Channel number



Address: FFF18H (TDR00L), FFF19H (TDR00H), After reset: 00H R/W FFF64H (TDR02L), FFF65H (TDR02H) FFF19H (TDR00H) FFF18H (TDR00L) 15 14 7 13 12 11 10 9 8 6 5 4 3 2 1 0 TDR0n Figure 6-5. Format of Timer Data Register 0n (TDR0n) (n = 1, 3) Address: FFF1AH (TDR01L), FFF1BH (TDR01H), After reset: 00H R/W FFF66H (TDR03L), FFF67H (TDR03H) FFF1BH (TDR01H)

Figure 6-4. Format of Timer Data Register 0n (TDR0nH, TDR0nL) (n = 0, 2)

	FFF IDIT (TDR0111)						FFFIAN (IDRUIL)									
	_															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TDR0n																

(i) When timer data register 0n (TDR0nH, TDR0nL) is used as compare register

Counting down is started from the value set to the TDR0nH and TDR0nL registers. When the count value reaches 0000H, an interrupt request signal (INTTM0n) is generated. The TDR0n register holds its value until it is rewritten.

Caution The TDR0n register does not perform a capture operation even if a capture trigger is input, when it is set to the compare function.

(ii) When timer data register 0n (TDR0nH, TDR0nL) is used as capture register

The count value of timer counter register 0n (TCR0n) is captured to the TDR0nH and TDR0nL registers when the capture trigger is input.

A valid edge of the TI0n pin can be selected as the capture trigger. This selection is made by timer mode register 0n (TMR0n).

Remark n: Channel number



6.3 Registers Controlling Timer Array Unit

Timer array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Timer clock select register 0 (TPS0)
- Timer channel enable status register 0 (TE0, TEH0)
- Timer channel start register 0 (TS0, TSH0)
- Timer channel stop register 0 (TT0, TTH0)
- Timer output enable register 0 (TOE0)
- Timer output register 0 (TO0)
- Timer output level register 0 (TOL0)
- Timer output mode register 0 (TOM0)
- Timer mode register 0n (TMR0nH, TMR0nL)
- Timer status register 0n (TSR0n)
- Noise filter enable register 1 (NFEN1)
- Input switch control register (ISC)
- Port mode control register 0 (PMC0)
- Port mode register 0, 4 (PM0, PM4)
- Port register 0, 4 (P0, P4)

Remark n: Channel number n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)



6.3.1 Peripheral enable register 0 (PER0)

This registers is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the timer array unit is used, be sure to set bit 0 (TAU0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-6. Format of Peripheral Enable Register 0 (PER0)

Address: F00	F0H After res	set: 00H R/W	1					
Symbol	<7>	<6>	<5>	4	3	<2>	1	<0>
PER0	TMKAEN ^{Note}	CMPEN ^{Note}	ADCEN	0	0	SAU0EN	0	TAU0EN

TAU0EN	Control of timer array unit input clock
0	Stops supply of input clock.SFR used by the timer array unit cannot be written.The timer array unit is in the reset status.
1	Supplies input clock. SFR used by the timer array unit can be read/written.

Note 16-pin products only.

Cautions 1. When setting the timer array unit, be sure to set the following registers first while the TAU0EN bit is set to 1. If TAU0EN = 0, the values of the registers which control the timer array unit are cleared to their initial values and writing to them is ignored (except for the noise filter enable register 1 (NFEN1), input switch control register (ISC), port mode registers 0, 4 (PM0, PM4), port registers 0, 4 (P0, P4), and port mode control register 0 (PMC0)).

- Timer counter register 0n (TCR0nH, TCR0nL)
- Timer data register 0n (TDR0nH, TDR0nL)
- Timer clock select register 0 (TPS0)
- Timer channel enable status register 0 (TE0, TEH0)
- Timer channel start register 0 (TS0, TSH0)
- Timer channel stop register 0 (TT0, TTH0)
- Timer output enable register 0 (TOE0)
- Timer output register 0 (TO0)
- Timer output level register 0 (TOL0)
- Timer output mode register 0 (TOM0)
- Timer mode register 0n (TMR0nH, TMR0nL)
- Timer status register 0n (TSR0n)
- 2. Be sure to clear the following bits to 0.

10-pin products: bits 1, 3, 4, 6, 7

16-pin products: bits 1, 3, 4

6.3.2 Timer clock select register 0 (TPS0)

The TPS0 register is a 16-bit register that is used to select four types of operation clocks (CK00, CK01) that are commonly supplied to each channel from the prescaler.

Rewriting of the TPS0 register during timer operation is possible only in the following cases.

If the PRS000 to PRS003 bits can be rewritten (n = 0 to 3):

All channels for which CK00 is selected as the operation clock (CKS0n1 = 0) are stopped (TE0n = 0). If the PRS010 to PRS013 bits can be rewritten (n = 0 to 3):

All channels for which CK01 is selected as the operation clock (CKS0n1 = 1) are stopped (TE0n = 0).

The TPS0 register can be set by a 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 6-7. Format of Timer Clock Select Register 0 (TPS0)

Address: F01B6H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
TPS0	PRS013	PRS012	PRS011	PRS010	PRS003	PRS002	PRS001	PRS000

PRS	PRS	PRS	PRS		Selectio	n of operation	clock (CK0k) ^{Not}	^{te} (k = 0, 1)	
0k3	0k2	0k1	0k0		fclк = 1.25 MHz	fclк = 2.5 MHz	f _{CLK} = 5 MHz	f _{CLK} = 10 MHz	f _{CLK} = 20 MHz
0	0	0	0	fclk	1.25 MHz	2.5 MHz	5 MHz	10 MHz	20 MHz
0	0	0	1	fclк/2	625 kHz	1.25 MHz	2.5 MHz	5 MHz	10 MHz
0	0	1	0	fclк/2 ²	313 kHz	625 kHz	1.25 MHz	2.5 MHz	5 MHz
0	0	1	1	fськ/2 ³	156 kHz	313 kHz	625 kHz	1.25 MHz	2.5 MHz
0	1	0	0	fськ/2 ⁴	78.1 kHz	156 kHz	313 kHz	625 kHz	1.25 MHz
0	1	0	1	fс∟к/2 ⁵	39.1 kHz	78.1 kHz	156 kHz	313 kHz	625 kHz
0	1	1	0	fclк/2 ⁶	19.5 kHz	39.1 kHz	78.1 kHz	156 kHz	313 kHz
0	1	1	1	fclк/2 ⁷	9.77 kHz	19.5 kHz	39.1 kHz	78.1 kHz	156 kHz
1	0	0	0	fclк/2 ⁸	4.88 kHz	9.77 kHz	19.5 kHz	39.1 kHz	78.1 kHz
1	0	0	1	fськ/2 ⁹	2.44 kHz	4.88 kHz	9.77 kHz	19.5 kHz	39.1 kHz
1	0	1	0	fclк/2 ¹⁰	1.22 kHz	2.44 kHz	4.88 kHz	9.77 kHz	19.5 kHz
1	0	1	1	fclк/2 ¹¹	610 Hz	1.22 kHz	2.44 kHz	4.88 kHz	9.77 kHz
1	1	0	0	fськ/2 ¹²	305 Hz	610 Hz	1.22 kHz	2.44 kHz	4.88 kHz
1	1	0	1	fськ/2 ¹³	153 Hz	305 Hz	610 Hz	1.22 kHz	2.44 kHz
1	1	1	0	fськ/2 ¹⁴	76.3 Hz	153 Hz	305 Hz	610 Hz	1.22 kHz
1	1	1	1	fськ/2 ¹⁵	38.1 Hz	76.3 Hz	153 Hz	305 Hz	610 Hz

Note When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), stop timer array unit (TT0 = 0FH, TTH0 = 0AH).

Caution If fcLK (undivided) is selected as the operation clock (CK0k) and TDR0nH and TDR0nL are cleared to 00H (n = 0 to 3), the interrupt request signal (INTTM0n) output from timer array units cannot be used.

- **Remarks** 1. fclk: CPU/peripheral hardware clock frequency
 - 2. The above selected clock, but a signal which becomes high level for one f_{CLK} cycle period from its rising edge. For details, see 6.5.1 Count clock (frcLκ).

RENESAS

6.3.3 Timer mode register 0n (TMR0n)

The TMR0n register consists of two eight-bit registers (TMR0nH, TMR0nL) which set an operation mode of channel n. This register is used to select the operation clock (f_{MCK}), select the count clock (f_{TCLK}), select the master/slave, select the 16 or 8-bit timer (only for channels 1 and 3), specify the start trigger and capture trigger, select the valid edge of the timer input, and specify the operation mode (interval, capture, event counter, one-count, or capture and one-count).

Rewriting the TMR0nH and TMR0nL registers is prohibited when the register is in operation (when TE0n = 1). The TMR0nH and TMR0nL registers can be set by a 8-bit memory manipulation instruction. Reset signal generation clears TMR0nH and TMR0nL registers to 00H.

Caution The bits mounted depend on the channels in the bit 3 of TMR0nH register.

TMR02H:	MASTER02 bit
TMR01H, TMR03H:	SPLIT0n bit (n = 1, 3)
TMR01H:	Fixed to 0



Address: : F0	190H (TMR00L	.), F0191H (TM	R00H) Afte	r reset: 00H	R/W			
: F0	192H (TMR01L	.), F0193H (TM	R01H)					
: F0	194H (TMR02L	.), F0195H (TM	R02H)					
: F0	196H (TMR03L	.), F0197H (TM	R03H)					
Symbol	7	6	5	4	3	2	1	0
TMR00H	CKS001	0	0	CCS00	0	STS002	STS001	STS000
Symbol	7	6	5	4	3	2	1	0
TMR02H	CKS021	0	0	CCS02	MASTER02	STS022	STS021	STS020
Symbol	7	6	5	4	3	2	1	0
TMR0nH	01/00-1	0	0	0000		0700-0	0700-1	0700-0
(n = 1, 3)	CKS0n1	0	0	CCS0n	SPLIT0n	STS0n2	STS0n1	STS0n0
Symbol	7	6	5	4	3	2	1	0
TMR0nL	CIS0n1	CIS0n0	0	0	MD0n3	MD0n2	MD0n1	MD0n0
(n = 0 to 3)	CISUIT	CISUIU	U	U	WD0113	MIDUIZ		

Fiaure 6-8.	Format of Timer Mode Register 0n (TMR0n) (1/3)	
1 19010 0 0.		

CKS0n1	Selection of operation clock (fMCK) of channel n						
0	0 Operation clock CK00 set by timer clock select register 0 (TPS0)						
1	Operation clock CK01 set by timer clock select register 0 (TPS0)						
	Operation clock (fMCK) is used by the edge detector. A count clock (fTCLK) and a sampling clock are generated depending on the setting of the CCS0n bit.						

CCS0n	Selection of count clock (fTCLK) of channel n					
0	Operation clock (fмcк) specified by the CKS0n1 bit					
1	Valid edge of input signal input from the TI0n pin					
Count clock (Count clock (frclk) is used for the counter, output controller, and interrupt controller.					

- Cautions 1. Be sure to clear the following bits to 0. TMR00H register: bits 3, 5, 6 TMR01H to TMR03H registers: bits 5, 6 TMR00L to TMR03L registers: bits 4, 5
 - The timer array unit must be stopped (TT0 = 0FH, TTH0 = 0AH) if the clock selected for fcLκ is changed (by changing the value of the system clock control register (CKC)), even if the operating clock (fmcκ) specified by using the CKS0n1 bit or the valid edge of the signal input from the Tl0n pin is selected as the count clock (fTcLk).

Remark n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)

RENESAS

Symbol	7	6	5	4	3	2	1	0
TMR00H	CKS001	0	0	CCS00	0	STS002	STS001	STS000
Symbol	7	6	5	4	3	2	1	0
TMR02H	CKS021	0	0	CCS02	MASTER02	STS022	STS021	STS020
Symbol	7	6	5	4	3	2	1	0
TMR0nH (n = 1, 3)	CKS0n1	0	0	CCS0n	SPLIT0n	STS0n2	STS0n1	STS0n0

Figure 6-8. Format of Timer Mode Register 0n (TMR0n) (2/3)

(Bit 3 of TMR02H)

MASTER02	Selection of independent channel operation/simultaneous channel operation (slave/master) of channel n						
0	Operates as the slave channel in the independent channel operation function or the simultaneous channel operation function.						
1	Operates as the master channel in the simultaneous channel operation function.						
Channel 2 op	Channel 0 or 2 can be set as the master channel. Channel 2 operates as the master channel when bit 3 (MASTER02) in TMR02H is set to 1. Channel 0 operates as the master channel regardless of the setting of bit 3 in TMR00H ^{Note} because channel 0 is						

highest in the order of channels.

For the channel to be used as the independent channel operation function, MASTER02 = 0.

(Bit 3 of TMR01H and TMR03H)

SPLIT0n	Selection of 8 or 16-bit timer operation for channels 1 and 3 (n = 1, 3)
0	Operates as 16-bit timer.
1	Operates as 8-bit timer.

STS 0n2	STS 0n1	STS 0n0	Setting of start trigger or capture trigger of channel n (n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products))
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	0	1	Valid edge of the TI0n pin input is used as the start trigger and capture trigger.
0	1	0	Both the edges of the TI0n pin input are used as a start trigger and a capture trigger.
1	0	0	When the channel is used as a slave channel with the one-shot pulse output, PWM output function, or multiple PWM output function: The interrupt request signal of the master channel (INTTM0n) is used as the start trigger.
1	1	0	When the channel is used as a slave channel in two-channel input with one-shot pulse output function: The interrupt request signal of the master channel (INTTM0n) is used as the start trigger. A valid edge of the TI03 pin input of the slave channel is used as the end trigger
Othe	r than a	bove	Setting prohibited

Note Bit 3 of TMR00H register is read-only and its value is fixed to 0. Writing is ignored.

Caution Be sure to clear the following bits to 0. TMR00H register: bits 3, 5, 6 TMR01H to TMR03H registers: bits 5, 6



Figure 6-8. Format of Timer Mode Register 0n (TMR0n) (3/3)

Symbol	7	6	5	4	3	2	1	0
TMR0nL (n = 0 to 3)	CIS0n1	CIS0n0	0	0	MD0n3	MD0n2	MD0n1	MD0n0

CIS0n1	CIS0n0	Selection of TI0n pin input valid edge
0	0	Falling edge
0	1	Rising edge
1	0	Both edges (when low-level width is measured) Start trigger: Falling edge, Capture trigger: Rising edge
1	1	Both edges (when high-level width is measured) Start trigger: Rising edge, Capture trigger: Falling edge
If both the CIS0n0 bi	0	Start trigger: Rising edge, Capture trigger: Falling edge specified when the value of the STS0n2 to STS0n0 bits is other than 010B, set the CISC

MD 0n3	MD 0n2	MD 0n1	Setting of operation mode of channel n	Corresponding function	Count operation of TCR
0	0	0	Interval timer mode	Interval timer/Square wave output/Divider function/PWM output (master)	Down count
0	1	0	Capture mode	Input pulse interval measurement/Two- channel input with one-shot pulse output function (slave)	Up count
0	1	1	Event counter mode	External event counter	Down count
1	0	0	One-count mode	Delay counter/One-shot pulse output/Two- channel input with one-shot pulse output function (master)/PWM output (slave)	Down count
1	1	0	Capture & one-count mode	Measurement of high-/low-level width of input signal	Up count
Othe	Other than above Setting prohibited				

The operation of each mode changes depending on the operation of MD0n0 bit (see the table below).

Operation mode (Value set by the MD0n3 to MD0n1 bits)	MD 0n0	Setting of starting counting and interrupt
 Interval timer mode^{Note 2} (0, 0, 0) 	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• Capture mode (0, 1, 0)	1	Timer interrupt is generated when counting is started (timer output also changes).
 Event counter mode^{Note 2} (0, 1, 1) 	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
 One-count mode^{Note 1} (1, 0, 0) 	0	Start trigger is invalid during counting operation. At that time, a timer interrupt is not generated.
	1	Start trigger is valid during counting operation ^{Note 2} . At that time, a timer interrupt is not generated.
• Capture & one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time, a timer interrupt is not generated.
Other than above		Setting prohibited



- **Notes 1.** In one-count mode, the interrupt request signal (INTTM0n) when starting a count operation and TO0n output are not controlled.
 - 2. If the start trigger (TS0n = 1) is issued during operation, the counter is initialized, and recounting is started (interrupt request signal (INTTM0n) is not generated).

Caution Be sure to clear bits 4 and 5 in registers TMR00L to TMR03L to "0".

Remark n: Channel number



6.3.4 Timer status register 0n (TSR0n)

The TSR0n register indicates the overflow status of the counter of channel n.

The TSR0n register is valid only in the capture mode (MD0n3 to MD0n1 = 010B) and capture & one-count mode (MD0n3 to MD0n1 = 110B). It will not be set in any other mode. See Table 6-4 for the operation of the OVF bit in each operation mode and set/clear conditions.

The TSR0n register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-9. Format of Timer Status Register 0n (TSR0n)

Address: F01A0H (TSR00), F01A2H (TSR01) After reset: 00H R

F01A4H (TSR02), F01A6H (TSR03)

Symbol	7	6	5	4	3	2	1	0
TMR00L	0	0	0	0	0	0	0	OVF

OVF	Counter overflow status of channel n					
0	Overflow does not occur.					
1	Overflow occurs.					
When	When OVF = 1, this flag is cleared (OVF = 0) when the next value is captured without overflow.					

Remark n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)

Table 6-4. OVF Bit Operation and Set/Clear Conditions in Each Operation Mode

Timer Operation Mode	OVF Bit	Set/Clear Conditions		
Capture mode	clear	When no overflow has occurred upon capturing		
Capture & one-count mode	set	When an overflow has occurred upon capturing		
 Interval timer mode 	clear			
Event counter mode	set	 – (Use prohibited) 		
One-count mode				

Remark The OVF bit does not change immediately after the counter has overflowed, but changes upon the subsequent capture.



6.3.5 Timer channel enable status register 0 (TE0, TEH0 (8-bit mode))

The TE0 and TEH0 registers are used to enable or stop the timer operation of each channel.

Each bit of the TE0 and TEH0 registers correspond to each bit of the timer channel start register 0 (TS0, TSH0) and the timer channel stop register 0 (TT0, TTH0). When a bit of the TS0 and TSH0 registers is set to 1, the corresponding bit of TE0 and TEH0 is set to 1. When a bit of the TT0 and TTH0 registers is set to 1, the corresponding bit of TE0 and TEH0 is cleared to 0.

The TE0 and TEH0 registers can be read by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears TE0 and TEH0 registers to 00H.

Figure 6-10. Format of Timer Channel Enable Status Register 0 (TE0)

Address: F01	30H After r	eset: 00H R						
Symbol	7	6	5	4	3	2	1	0
TE0	0	0	0	0	TE03 ^{Note}	TE02 ^{Note}	TE01	TE00

TE0n	Indication of operation enable/stop status of channel n							
0	Operation is stopped.							
1	Operation is enabled.							
	Indicates operation enable/stop status of the 16-bit timer. TE01 and TE03 bits indicate whether operation of the lower 8-bit timer is enabled or stopped when channels 1 and							

3 are in the 8-bit timer mode.

Note 16-pin products only.

Remark n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)

Figure 6-11. Format of Timer Channel Enable Status Register 0 (TEH0)

Address: F01E	31H After re	eset: 00H R						
Symbol	7	6	5	4	3	2	1	0
TEH0	0	0	0	0	TEH03 ^{Note}	0	TEH01	0

TEH0n	Indication of operation enable/stop status of channel n				
0	Operation is stopped.				
1	Operation is enabled.				
This bit indicates whether operation of the higher 8-bit timer is enabled or stopped when channels 1 and 3 are in the 8-bit timer mode.					

Note 16-pin products only.



0

TS00

1 **TS01**

6.3.6 Timer channel start register 0 (TS0, TSH0 (8-bit mode))

The TS0 and TSH0 registers are trigger registers that are used to initialize timer counter register 0n (TCR0n) and start the counting operation of each channel.

When a bit of these registers is set to 1, the corresponding bit of timer channel enable status register 0 (TE0, TEH0) is set to 1. The TSH0n and TS0n bits are immediately cleared to 0 when operation is enabled (TE0n = 1), because they are trigger bits.


The TS0 and TSH0 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears TS0 and TSH0 registers to 00H.

Figure 6-12. Format of Timer Channel Start Register 0 (TS0)

Address: F01	B2H After re	eset: 00H R/	W			
Symbol	7	6	5	4	3	2
TS0	0	0	0	0	TS03 ^{Note}	TS02 ^{Note}

TS0n	Operation enable (start) trigger of channel n (n = 0 to 3)
0	No trigger operation
1	The TE0n bit is set to 1 and the count operation becomes enabled. The TCR0n register count operation start in the count operation enabled state varies depending on each operation mode (see Table 6-5 in 6.5.2 Start timing of counter). TS01 and TS03 bits are the trigger to enable operation (start operation) of the lower 8-bit timer when channels 1 and 3 are in the 8-bit timer mode.



Address: F01B3H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
TSH0	0	0	0	0	TSH03 ^{Note}	0	TSH01	0

TSH0n	Operation enable (start) trigger of channel n (n = 1, 3)					
0	0 No trigger operation					
1	The TEH0n bit is set to 1 and the count operation becomes enabled. The TCR0n register count operation start in the interval timer mode in the count operation enabled state (see Table 6-5 in 6.5.2 Start timing of counter).					
This bit is the trigger to enable operation (start operation) of the higher 8-bit timer when channels 1 and 3 are used in the 8-bit timer mode.						

Note 16-pin products only.

Cautions 1. Be sure to clear the following bits to 0.

TS0: Bits 2 to 7 in 10-pin products, bits 4 to 7 in 16-pin products TSH0: Bits 0, 2 to 7 in 10-pin products, bits 0, 2, 4 to 7 in 16-pin products

- 2. When switching from a function that does not use TI0n pin input to one that does, the following wait period is required from when timer mode register 0n (TMR0n) is set until the TS0n bit is set to 1.
 - When the TI0n pin noise filter is enabled (TNFEN = 1):
 - Four cycles of the operation clock (fmck)
 - When the TI0n pin noise filter is disabled (TNFEN = 0):
 - Two cycles of the operation clock (fmck)

Remark When the TS0 and TSH0 registers are read, 0 is always read.

6.3.7 Timer channel stop register 0 (TT0, TTH0 (8-bit mode))

The TT0 and TTH0 registers are trigger registers that are used to stop the counting operation of each channel.

When a bit of TT0 and TTH0 registers is set to 1, the corresponding bit of timer channel enable status register 0 (TE0, TEH0) is cleared to 0. The TT0n and TTH0n bits are immediately cleared to 0 when operation is stopped (TE0n, TEH0n = 0), because they are trigger bits.

The TT0 and TTH0 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears TT0 and TTH0 registers to 00H.

Figure 6-14. Format of Timer Channel Stop Register 0 (TT0)

Address: F01B4H After reset: 00H R/W

Syr

Symbol	7	6	5	4	3	2	1	0
TT0	0	0	0	0	TT03 ^{Note}	TT02 ^{Note}	TT01	TT00

ſ	TT0n	Operation stop trigger of channel n (n = 0 to 3)
	0	No trigger operation
	1	TE0n is cleared to 0, and counting operation is stopped. TT01 and TT03 bits are the trigger to stop operation of the lower 8-bit timer when channels 1 and 3 are in the 8-bit timer mode.

Figure 6-15. Format of Timer Channel Stop Register 0 (TTH0)

Address: F01B5H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
TTH0	0	0	0	0	TTH03 ^{Note}	0	TTH01	0

TTH0n	Operation stop trigger of channel n (n = 1, 3)						
0	No trigger operation						
1	TEH0n is cleared to 0, and counting operation is stopped (stop trigger is generated).						
This bit is the trigger to stop operation of the higher 8-bit timer when channels 1 and 3 are used in the 8-bit timer mode.							

Note 16-pin products only.

Caution Be sure to clear the following bits to 0.

> Bits 2 to 7 in 10-pin products, bits 4 to 7 in 16-pin products TT0:

TTH0: Bits 0, 2 to 7 in 10-pin products, bits 0, 2, 4 to 7 in 16-pin products

When the TT0 and TTH0 registers are read, 0 is always read. Remark



6.3.8 Timer output enable register 0 (TOE0)

The TOE0 register is used to enable or disable timer output of each channel.

Channel n for which timer output has been enabled becomes unable to rewrite the value of the TOOn bit of timer output register 0 (TOO) described later by software, and the value reflecting the setting of the timer output function through the count operation is output from the timer output pin (TOOn).

The TOE0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-16. Format of Timer Output Enable Register 0 (TOE0)

Address: F01BAH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
TOE0n	0	0	0	0	TOE03 ^{Note}	TOE02 ^{Note}	TOE01	TOE00

TOE0n	Timer output enable/disable of channel n
0	Disable output of timer. Without reflecting on TO0n bit timer operation, to fixed the output. Writing to the TO0n bit is enabled and the level set in the TO0n bit is output from the TO0n pin.
1	Enable output of timer. Reflected in the TO0n bit timer operation, to generate the output waveform. Writing to the TO0n bit is disabled (writing is ignored).

Note 16-pin products only.

Caution Be sure to clear bits 2 to 7 in 10-pin products and bits 4 to 7 in 16-pin products to 0.

Remark n: Channel number



6.3.9 Timer output register 0 (TO0)

The TO0 register is a buffer register of timer output of each channel.

The value of each bit in this register is output from the timer output pin (TO0n) of each channel.

The TO0n bit oh this register can be rewritten by software only when timer output is disabled (TOE0n = 0). When timer output is enabled (TOE0n = 1), rewriting this register by software is ignored, and the value is changed only by the timer operation.

To use the TOOn alternate pin as a port function pin, set the corresponding TOOn bit to 0.

The TO0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-17. Format of Timer Output Register 0 (TO0)

Address: F01	B8H After r	eset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
то0	0	0	0	0	TO03 ^{Note}	TO02 ^{Note}	TO01	TO00

TO0n	Timer output of channel n
0	Timer output value is "0".
1	Timer output value is "1".

Note 16-pin products only.

Caution Be sure to clear bits 2 to 7 in 10-pin products and bits 4 to 7 in 16-pin products to 0.

Remark n: Channel number



6.3.10 Timer output level register 0 (TOL0)

The TOL0 register is a register that controls the timer output level of each channel.

The setting of the inverted output of channel n by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOE0n = 1) in the Slave channel output mode (TOM0n = 1). In the master channel output mode (TOM0n = 0), this register setting is invalid.

The TOL0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-18. Format of Timer Output Level Register 0 (TOL0)

Address: F01BCH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
TOL0	0	0	0	0	TOL03 ^{Note}	TOL02 ^{Note}	TOL01	0

TOL0n	Control of timer output level of channel n
0	Positive logic output (active-high)
1	Negative logic output (active-low)

Note 16-pin products only.

Caution Be sure to clear bits 0, 2 to 7 in 10-pin products and bits 0, 4 to 7 in 16-pin products to 0.

- **Remarks 1.** The timer output logic is inverted when the timer output signal changes next, instead of immediately after the TOL0 register value is rewritten.
 - 2. n: Channel number
 - n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)



6.3.11 Timer output mode register 0 (TOM0)

The TOM0 register is used to control the timer output mode of each channel.

When a channel is used for the independent channel operation function, set the corresponding bit of the channel to be used to 0.

When a channel is used for the simultaneous channel operation function (one-shot pulse output, two-channel input with one-shot pulse output function^{Note}, PWM output, multiple PWM output^{Note}), set the corresponding bit of the master channel to 0 and the corresponding bit of the slave channel to 1.

The setting of each channel n by this register is reflected at the timing when the timer output signal is set or reset while the timer output is enabled (TOE0n = 1).

The TOM0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-19. Format of Timer Output Mode Register 0 (TOM0)

Address: F01BEH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
TOM0	0	0	0	0	TOM03 ^{Note}	TOM02 ^{Note}	TOM01	0

TOM0n	Control of timer output mode of channel n
0	Used as the independent channel operation function (to produce toggle output by the interrupt request signal (INTTM0n))
1	Slave channel output mode (output is set by the interrupt request signal (INTTM00, INTTM02) of the master channel, and reset by the timer interrupt request signal (INTTM0p) of the slave channel)

Note 16-pin products only.

Caution Be sure to clear bits 0, 2 to 7 in 10-pin products and bits 0, 4 to 7 in 16-pin products to 0.

Remark n: Master channel number

n = 0 (for 10-pin products); n = 0, 2 (for 16-pin products)

p: Slave channel number

p = 1 (for 10-pin products); n(For details of the relation between the master channel and slave channel, see**6.4.1 Basic rules of simultaneous channel operation function**.)



6.3.12 Noise filter enable register 1 (NFEN1)

The NFEN1 register is used to set whether the noise filter can be used for the timer input (TI0n) pin signal to each channel.

Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.

When the noise filter is enabled, after synchronization with the operating clock (f_{MCK}) for the target channel, whether the signal keeps the same value for two clock cycles is detected. When the noise filter is disabled, the input signal is only synchronized with the operating clock (f_{MCK}) for the target channel^{Note}. For the timer input (TI0n) operation, see **6.5.1 (2)** When valid edge of input signal via the TI0n pin is selected (CCS0n = 1), 6.5.2 Start timing of counter, and 6.7 Timer Input (TI0n) Control.

The NFEN1 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-20. Format of Noise Filter Enable Register 1 (NFEN1)

Address: F0071H After reset: 00H R/W Symbol 7 6 5 4 3 2 1 0 NFEN1 0 0 0 0 TNFEN03^{Note} TNFEN02^{Note} TNFEN01 **TNFEN00** TNFEN0n Enable/disable using noise filter of TI0n pin input signal (n = 0 to 3) Noise filter OFF 0 Noise filter ON 1

Note 16-pin products only.

Caution The applicable pin for the noise filter set by the TNFEN01 bit can be switched by setting the ISC1 bit in the input switch control register (ISC).

- ISC1 = 0: Whether or not to use the noise filter for the TI01 pin input signal can be selected.
- ISC1 = 1: Whether or not to use the noise filter for the RXD0 pin input signal can be selected.



6.3.13 Input switch control register (ISC)

The ISC register is used to implement baud rate correction by using channel 1 in association with the serial array unit. When the ISC1 bit is set to 1, the input signal of the serial data input (RXD0) pin is selected as a timer input (TI01). The width at the baud rate (transfer rate) of the other party in communications can be measured by using the timer

array unit input pulse interval measurement mode with the input edge signal of the start bit as a trigger. The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-21. Format of Input Switch Control Register (ISC)

Address: F0073H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ISC	0	0	0	0	0	0	ISC1	ISC0

ISC1	Switching channel 1 input of timer array unit
0	Uses the input signal of the TI01 pin as a timer input (normal operation).
1	Uses the input signal of the RXD0 pin as a timer input (detects the wakeup signal and measures the pulse width for baud rate correction).

ISC0	Switching external interrupt (INTP0) input
0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).
1	Uses the input signal of the RXD0 pin as an external interrupt (wakeup signal detection).

Caution Be sure to clear bits 7 to 2 to "0".



6.3.14 Registers controlling port functions of pins to be used for timer I/O

Using the timer array unit functions requires setting of the registers that control the port functions multiplexed on the target channels (port mode register (PMxx), port register (Pxx), and port mode control register (PMCxx)). For details, see 4.3.1 Port mode registers 0, 4 (PM0, PM4), 4.3.2 Port registers 0, 4, 12, 13 (P0, P4, P12, P13), and 4.3.5 Port mode control register 0 (PMC0).

For the setting examples when the port is used as timer I/O, see **4.5.3** Example of register settings for port and alternate functions used.

When using the ports that share the pin with the timer output (such as P04/ANI3/TI01/TO01/KR5) for timer output, set the bit in the port mode register (PMxx), the port register (Pxx), and the port mode control register (PMCxx) corresponding to each port to 0.

Example: When using P04/ANI3/TI01/TO01/KR5 for timer output Set the PMC04 bit of port mode control register 0 to 0. Set the PM4 bit of port mode register 0 to 0. Set the P04 bit of port register 0 to 0.

When using the ports (such as P04/ANI3/TI01/TO01/KR5) to be shared with the timer output pin for timer input, set the bit in the port mode register (PMxx) corresponding to each port to 1. Also set the bit in the port mode control register (PMCxx) corresponding to each port to 0. At this time, the bit in the port register (Pxx) may be 0 or 1.

Example: When using P04/ANI3/TI01/TO01/KR5 for timer input

Clear the PMC04 bit of port mode control register 0 to 0.

Set the PM04 bit of port mode register 0 to 1.

Clear the P04 bit of port register 0 to 0, or set to 1.



6.4 Basic Rules of Timer Array Unit

6.4.1 Basic rules of simultaneous channel operation function

When simultaneously using multiple channels, namely, a combination of a master channel (a reference timer mainly counting the cycle) and slave channels (timers operating according to the master channel), the following rules apply.

- (1) Only an even channel (channel 0, 2) can be set as a master channel.
- (2) Any channel, except channel 0, can be set as a slave channel^{Note}.
- (3) The slave channel must be lower than the master channel.

Example: If channel 2 is set as a master channel, channel 3 can be set as a slave channel.

- (4) Two or more slave channels can be set for one master channel.
- (5) When two or more master channels are to be used, slave channels with a master channel between them may not be set.

Example: If channels 0 and 2 are set as the master channel, only channel 1 can be set as the slave channel of master channel 0. Channel 3 cannot be set as the slave channel of master channel 0.

- (6) The operating clock for a slave channel in combination with a master channel must be the same as that of the master channel. The CKS0n1 bit (bit 7 of timer mode register 0nH (TMR0nH)) of the slave channel that operates in combination with the master channel must be the same value as that of the master channel.
- (7) A master channel can transmit the interrupt request signal (INTTM0n), start software trigger, and count clock (fTCLK) to the lower channels.
- (8) A slave channel can use the interrupt request signal (INTTM0n), a start software trigger, or the count clock (fTCLK) of the master channel as a source clock, but cannot transmit its own INTTM0n, start software trigger, or count clock (fTCLK) to channels with lower channel numbers.
- (9) A master channel cannot use the interrupt request signal (INTTM0n), a start software trigger, or the count clock (fTCLK) from the other higher master channel as a source clock.
- (10) To simultaneously start channels that operate in combination, the channel start trigger bit (TS0n) of the channels in combination must be set at the same time.
- (11) During the counting operation, a TS0n bit of a master channel or TS0n bits of all channels which are operating simultaneously can be set. It cannot be applied to TS0n bits of slave channels alone.
- (12) To stop the channels in combination simultaneously, the channel stop trigger bit (TT0n) of the channels in combination must be set at the same time.
 - **Note** When channel 1 or 3 is used as an 8-bit timer, the lower 8 bits can be selected as the slave channel that operates in combination. In this case, the higher 8 bits of channel 1 or 3 can be used as an interval timer.
 - Remark n: Channel number


n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)

The rules of the simultaneous channel operation function are applied in a channel group (a master channel and slave channels forming one simultaneous channel operation function).

If two or more channel groups that do not operate in combination are specified, the basic rules of the simultaneous channel operation function in **6.4.1** Basic rules of simultaneous channel operation function do not apply to the channel groups.



Example





6.4.2 Basic rules of 8-bit timer operation function (only channels 1 and 3)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8bit timer channels.

This function can only be used for channels 1 and 3, and there are several rules for using it.

The basic rules for this function are as follows:

- (1) The 8-bit timer operation function applies only to channels 1 and 3.
- (2) When using 8-bit timers, set the SPLIT bit of timer mode register 0nH (TMR0nH) to 1.
- (3) The higher 8 bits can be operated as the interval timer function.
- (4) At the start of operation, the higher 8 bits output the interrupt request signal (INTTM01H, INTTM03H) (which is the same operation performed when MD0n0 is set to 1).
- (5) The operation clock of the higher 8 bits is selected according to the CKS0n1 bit of the lower-bit TMR0nH register.
- (6) For the higher 8 bits, the TSH0n bit is manipulated to start channel operation and the TTH0n bit is manipulated to stop channel operation. The channel status can be checked using the TEH0n bit.
- (7) The lower 8 bits operate according to the settings of TMR0nH and TMR0nL registers. The lower 8-bit timer supports the following functions:
 - Interval timer
 - Square wave output
 - External event counter
 - Delay counter
 - PWM output function
 - Multiple PWM output function (16-bit products only)
- (8) For the lower 8 bits, the TS0n bit is manipulated to start channel operation and the TT0n bit is manipulated to stop channel operation. The channel status can be checked using the TE0n bit.
- (9) During 16-bit operation, manipulating the TSH0n/TTH0n bits is invalid. The TS0n and TT0n bits are manipulated to operate channel n. The TEH0n bit is not changed.
- (10) When the 8-bit timer operation function is in use, the simultaneous channel operation function (one-shot pulse, PWM, multiple PWM (16-pin products only)) cannot be used.

Caution When channels 1 and 3 are used in 8-bit timer mode (SPLIT = 1), it is prohibited to read the TCR01H and TDR01H registers or the TCR03H and TDR03H registers.

Remark n: Channel number (n = 1, 3)



6.5 Operation of Counter

6.5.1 Count clock (fTCLK)

The count clock (fTCLK) of the timer array unit can be selected between following by CCS0n bit of timer mode register 0n (TMR0n).

- Operation clock (fMCK) specified by the CKS0n1 bit
- Valid edge of input signal input from the TI0n pin

Because the timer array unit is designed to operate in synchronization with f_{CLK} , the timings of the count clock (f_{TCLK}) are shown below.

(1) When operation clock (f_{MCK}) specified by the CKS0n1 bit is selected (CCS0n = 0)

The count clock (fTCLK) is between fCLK to $fCLK / 2^{15}$ by setting of timer clock select register 0 (TPS0). When a divided fCLK is selected, however, the clock selected in TPS0 register is at the high level for one fCLK cycle period from its rising edge. When a fCLK is selected, it is fixed to the high level

Counting of timer count register 0n (TCR0n) delayed by one f_{CLK} cycle period from rising edge of the count clock (f_{TCLK}), because of synchronization with f_{CLK} . But, this is described as "counting at rising edge of the count clock (f_{TCLK})", as a matter of convenience.




Figure 6-22. Timing of fcLk and Count Clock (fTCLK) (When CCS0n = 0)

- ▲ : Synchronization, increment/decrement of counter
- **2.** fclk: CPU/peripheral hardware clock



(2) When valid edge of input signal via the TI0n pin is selected (CCS0n = 1)

The count clock (f_{TCLK}) is the signal that detects valid edge of input signal via the TI0n pin and synchronizes next rising f_{MCK} . The count clock (f_{TCLK}) is delayed for 1 to 2 period of f_{MCK} from the input signal via the TI0n pin (when a noise filter is used, it is delayed for 3 to 4 clock cycles).

Counting of timer count register 0n (TCR0n) delayed by one fcLK cycle period from rising edge of the count clock (fTCLK), because of synchronization with fcLK. But, this is described as "counting at valid edge of input signal via the TI0n pin", as a matter of convenience.




Figure 6-23. Timing of fcLk and Count Clock (fTCLk) (When CCS0n = 1, Noise Filter Unused)

- <1> Setting TS0n bit to 1 enables the timer to be started and the operation enters wait state for valid edge of input signal via the TI0n pin.
- <2> The rise of input signal via the TIOn pin is sampled by fMCK.
- <3> The edge is detected by the rising of the sampled signal and the detection signal (count clock (fTCLK)) is output.

Remarks 1. \triangle : Rising edge of the count clock (fTCLK)

- Synchronization, increment/decrement of counter
- 2. fclk: CPU/peripheral hardware clock fmck: Operation clock of channel n
- **3.** The waveform of the input signal via TI0n pin of the input pulse interval measurement, the measurement of high/low width of input signal, and the delay counter, the one-shot pulse output are the same as that shown in **Figure 6-23**.



6.5.2 Start timing of counter

Timer count register 0n (TCR0n) operation becomes enabled by setting of TS0n bit of timer channel start register 0 (TS0).

Operations from count operation enabled state to timer count register 0n (TCR0n) count start is shown in Table 6-5.

Timer Operation Mode	Operation When TS0n = 1 Is Set
• Interval timer mode	No operation is carried out from start trigger detection (TS0n = 1) until count clock generation. The first count clock loads the value of the TDR0n register to the TCR0n register and the subsequent count clock performs count down operation (see 6.5.3 (1) Interval timer mode operation).
• Event counter mode	Writing 1 to the TS0n bit loads the value of the TDR0n register to the TCR0n register. Detection Tl0n input edge, the subsequent count clock performs count down operation. (see 6.5.3 (2) Event counter mode operation).
Capture mode	No operation is carried out from start trigger (TS0n = 1) detection until count clock generation. The first count clock loads 0000H to the TCR0n register and the subsequent count clock performs count up operation (see 6.5.3 (3) Capture mode operation (input pulse interval measurement)).
One-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TS0n bit while the timer is stopped (TE0n = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads the value of the TDR0n register to the TCR0n register and the subsequent count clock performs count down operation (see 6.5.3 (4) One-count mode operation).
Capture & one-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TS0n bit while the timer is stopped (TE0n = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads 0000H to the TCR0n register and the subsequent count clock performs count up operation (see 6.5.3 (5) Capture & one-count mode operation (high-level width is measured)).



6.5.3 Counter operation

Here, the counter operation in each mode is explained.

- (1) Interval timer mode operation
 - <1> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit. Timer count register 0n (TCR0n) holds the initial value until count clock (fTCLK) generation.
 - <2> A start trigger is generated at the first count clock after operation is enabled.
 - <3> When the MD0n0 bit is set to 1, INTTM0n is generated by the start trigger.
 - <4> By the first count clock after the operation enable, the value of timer data register 0n (TDR0n) is loaded to the TCR0n register and counting starts in the interval timer mode.
 - <5> When the TCR0n register counts down and its count value is 0000H, INTTM0n is generated in the next count clock and the value of timer data register 0n (TDR0n) is loaded to the TCR0n register and counting keeps on.




Figure 6-24. Operation Timing (In Interval Timer Mode)

- Caution In the first cycle operation of count clock (fτcLk) after writing the TS0n bit, an error of a maximum of one cycle of the count clock (fτcLk) is generated since count start delays until count clock (fτcLk) has been generated. When the information on count start timing is necessary, the interrupt request signal (INTTM0n) can be generated at count start by setting MD0n0 = 1.
- **Remark** fMCK, the start trigger detection signal, and INTTM0n become active for one clock period in synchronization with fcLK.



(2) Event counter mode operation

- <1> Timer count register 0n (TCR0n) holds its initial value while operation is stopped (TE0n = 0).
- <2> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit.
- <3> As soon as 1 has been written to the TS0n bit and 1 has been set to the TE0n bit, the value of timer data register 0n (TDR0n) is loaded to the TCR0n register to start counting.
- <4> After that, the TCR0n register value is counted down according to the count clock (fTCLK) of the valid edge of the TI0n input.




Figure 6-25. Operation Timing (In Event Counter Mode)

Remark Figure 6-25 shows the timing when the noise filter is not used. When the noise filter is on-state, the edge detection is delayed by two cycles of the operating clock (fMCK) from the TIOn input (totally 3 to 4 cycles). The error of one cycle is due to the asynchronous timing between the TIOn input and operating clock (fMCK).



(3) Capture mode operation (input pulse interval measurement)

- <1> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit.
- <2> Timer count register 0n (TCR0n) holds the initial value until count clock (fTCLK) generation.
- <3> A start trigger is generated at the first count clock after operation is enabled. And the value of 0000H is loaded to the TCR0n register and counting starts in the capture mode. (When the MD0n0 bit is set to 1, INTTM0n is generated by the start trigger.)
- <4> On detection of the valid edge of the Tl0n input, the value of the TCR0n register is captured to timer data register 0n (TDR0n) and the interrupt request signal (INTTM0n) is generated. However, this capture value has no meaning. The TCR0n register keeps on counting from 0000H.
- <5> On next detection of the valid edge of the TI0n input, the value of the TCR0n register is captured to the TDR0n register and the interrupt request signal (INTTM0n) is generated.




Figure 6-26. Operation Timing (In Capture Mode: Input Pulse Interval Measurement)

- **Note** If a clock has been input to TI0n (the trigger exists) when capturing starts, counting starts when a start trigger is generated (<3>) by writing to TS0n (<1>), even if no edge is detected. Therefore, the first captured value (<4>) does not determine a pulse interval (in the above figure, 0001 just indicates two clock cycles but does not determine the pulse interval) and so the user can ignore it.
- Caution In the first cycle operation of count clock (fτcLκ) after writing the TS0n bit, an error of a maximum of one cycle of the count clock (fτcLκ) is generated since count start delays until count clock (fτcLκ) has been generated. When the information on count start timing is necessary, the interrupt request signal (INTTM0n) can be generated at count start by setting MD0n0 = 1.
- **Remark** Figure 6-26 shows the timing when the noise filter is not used. When the noise filter is on-state, the edge detection is delayed by two cycles of the operating clock (fMCK) from the TIOn input (totally 3 to 4 cycles). The error of one cycle is due to the asynchronous timing between the TIOn input and operating clock (fMCK).

RENESAS

(4) One-count mode operation

- <1> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit.
- <2> Timer count register 0n (TCR0n) holds the initial value until start trigger generation.
- <3> Rising edge of the TI0n input is detected.
- <4> On start trigger detection, the value of timer data register 0n (TDR0n) is loaded to the TCR0n register and count starts.
- <5> When the TCR0n register counts down and its count value is 0000H, the interrupt request signal (INTTM0n) is generated and the value of the TCR0n register becomes FFFFH and counting stops.




Figure 6-27. Operation Timing (In One-count Mode)

Remark Figure 6-27 shows the timing when the noise filter is not used. When the noise filter is on-state, the edge detection is delayed by two cycles of the operating clock (fMCK) from the TIOn input (totally 3 to 4 cycles). The error of one cycle is due to the asynchronous timing between the TIOn input and operating clock (fMCK).



(5) Capture & one-count mode operation (high-level width is measured)

- <1> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit of timer channel start register 0 (TS0).
- <2> Timer count register 0n (TCR0n) holds the initial value until start trigger generation.
- <3> Rising edge of the TI0n input is detected.
- <4> On start trigger detection, the value of 0000H is loaded to the TCR0n register and count starts.
- <5> On detection of the falling edge of the TI0n input, the value of the TCR0n register is captured to timer data register 0n (TDR0n) and the interrupt request signal (INTTM0n) is generated.




Figure 6-28. Operation Timing (In Capture & One-count Mode: High-level Width Measurement)

RemarkFigure 6-28 shows the timing when the noise filter is not used. When the noise filter is on-state, the edge
detection is delayed by two cycles of the operating clock (fMCK) from the TIOn input (totally 3 to 4 cycles).
The error of one cycle is due to the asynchronous timing between the TIOn input and operating clock
(fMCK).



6.6 Channel Output (TO0n pin) Control

6.6.1 TO0n pin output circuit configuration




Figure 6-29. Output Circuit Configuration

The following describes the TO0n pin output circuit.

- <1> When TOM0n = 0 (master channel output mode), the set value of timer output level register 0 (TOL0) is ignored and only INTTM0p (slave channel timer interrupt) is transmitted to timer output register 0 (TO0).
- <2> When TOM0n = 1 (slave channel output mode), both INTTM0n (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TO0 register.

At this time, the TOL0 register becomes valid and the signals are controlled as follows:

When TOL0n = 0:	Positive logic output (INTTM0n \rightarrow set, INTTM0p \rightarrow reset)
When TOL0n = 1:	Negative logic output (INTTM0n \rightarrow reset, INTTM0p \rightarrow set)

When INTTM0n and INTTM0p are simultaneously generated, (0% output of PWM), INTTM0p (reset signal) takes priority, and INTTM0n (set signal) is masked.

<3> While timer output is enabled (TOE0n = 1), INTTM0n (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TO0 register. Writing to the TO0 register (TO0n write signal) becomes invalid.

When TOE0n = 1, the TO0n pin output never changes with signals other than interrupt signals.

To initialize the TO0n pin output level, it is necessary to set timer operation is stopped (TOE0n = 0) and to write a value to the TO0 register.

- <4> While timer output is disabled (TOE0n = 0), writing to the TO0n bit to the target channel (TO0n write signal) becomes valid. When timer output is disabled (TOE0n = 0), neither INTTM0n (master channel timer interrupt) nor INTTM0p (slave channel timer interrupt) is transmitted to the TO0 register.
- <5> The TO0 register can always be read, and the TO0n pin output level can be checked.
- Remarkn: Master channel numbern = 0 (for 10-pin products); n = 0, 2 (for 16-pin products)p: Slave channel numbern

6.6.2 TO0n pin output setting

The following figure shows the procedure and status transition of the TO0n output pin from initial setting to timer operation start.




Figure 6-30. Status Transition from Timer Output Setting to Operation Start

<1> The operation mode of timer output is set.

- TOM0n bit (0: Master channel output mode, 1: Slave channel output mode)
- TOL0n bit (0: Positive logic output, 1: Negative logic output)
- <2> The timer output signal is set to the initial status by setting timer output register 0 (TO0).
- <3> The timer output operation is enabled by writing 1 to the TOE0n bit (writing to the TO0 register is disabled).
- <4> The port is set to digital I/O by the port mode control register 0 (PMC0). The port is set to output mode by the port mode register 0 (PM0). The output latch for the port is set to 0 by the port register 0 (P0) (see 6.3.14 Registers controlling port functions of pins to be used for timer I/O).
- <5> The timer operation is enabled (TS0n = 1).

Remark n: Channel number



6.6.3 Cautions on channel output operation

(1) Changing values set in the registers TO0, TOE0, TOL0, and TOM0 during timer operation

Since the timer operations (operations of timer count register 0n (TCR0n) and timer data register 0n (TDR0n)) are independent of the TO0n output circuit and changing the values set in timer output register 0 (TO0), timer output enable register 0 (TOE0), timer output level register 0 (TOL0), and timer output mode register 0 (TOM0) does not affect the timer operation, the values can be changed during timer operation. To output an expected waveform from the TO0n pin by timer operation, however, set the TO0, TOE0, TOL0, and TOM0 registers to the values stated in the register setting example of each operation.

When the values set to the TOE0, TOL0, and TOM0 registers (but not the TO0 register) are changed close to the occurrence of the interrupt request signal (INTTM0n) of each channel, the waveform output to the TO0n pin might differ, depending on whether the values are changed immediately before or immediately after INTTM0n occurs.

Remark n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)

(2) Default level of TO0n pin and output level after timer operation start

The change in the output level of the TOOn pin when timer output register 0 (TOO) is written while timer output is disabled (TOE0n = 0), the initial level is changed, and then timer output is enabled (TOE0n = 1) before port output is enabled, is shown below.

(a) When operation starts with master channel output mode (TOM0n = 0) setting

The setting of timer output level register 0 (TOL0) is invalid when master channel output mode (TOM0n = 0). When the timer operation starts after setting the default level, the toggle signal is generated and the output level of the TO0n pin is reversed.





Figure 6-31. TO0n Pin Output Status at Toggle Output (TOM0n = 0)

Remarks 1. Toggle: Reverse TO0n pin output status

- 2. n: Channel number
 - n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)



(b) When operation starts with slave channel output mode (TOM0p = 1) setting (PWM output) When slave channel output mode (TOM0p = 1), the active level is determined by timer output level register 0 (TOL0p) setting.





Remarks 1. Set: The output signal of the TO0p pin changes from inactive level to active level. Reset: The output signal of the TO0p pin changes from active level to inactive level.
2. p: Channel number (n




(3) Operation of TO0n pin in slave channel output mode (TOM0n = 1)

(a) When timer output level register 0 (TOL0) setting has been changed during timer operation

When the TOL0 register setting has been changed during timer operation, the setting becomes valid at the generation timing of the TO0n pin change condition. Rewriting the TOL0 register does not change the output level of the TO0n pin.

The operation when TOM0n is set to 1 and the value of the TOL0 register is changed while the timer is operating (TE0n = 1) is shown below.

Figure 6-33. Operation When TOL0 Register Has Been Changed During Timer Operation



Remarks 1. Set: The output signal of the TO0n pin changes from inactive level to active level. Reset: The output signal of the TO0n pin changes from active level to inactive level.

n: Channel number
n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)

(b) Set/reset timing

To realize 0%/100% output at PWM output, the TO0n pin/TO0n bit set timing at master channel interrupt request signal (INTTM0n) generation is delayed by one cycle of the count clock (fTCLK) by the slave channel. If the set condition and reset condition are generated at the same time, a higher priority is given to the latter. Figure 6-34 shows the set/reset operating statuses where the master/slave channels are set as follows.

Master channel: TOEOn = 1, TOMOn = 0, TOLOn = 0Slave channel: TOEOp = 1, TOMOp = 1, TOLOp = 0






Figure 6-34. Set/Reset Timing Operating Statuses

Remarks 1. Internal reset signal: TO0n pin reset/toggle signal Internal set signal: TO0n pin set signal

2. n: Master channel number (for 10-pin products, n = 0; for 16-pin products, n = 0, 2)
p: Slave channel number (n

RENESAS

6.6.4 Collective manipulation of TO0n bit

In timer output register 0 (TO0), the setting bits for all the channels are located in one register in the same way as timer channel start register 0 (TS0). Therefore, the TO0n bit of all the channels can be manipulated collectively.

Only the desired bits can also be manipulated by enabling writing only to the TO0n bits (TOE0n = 0) that correspond to the relevant bits of the channel used to perfor0 output (TO0n).





Figure 6-35. Example of TO0n Bit Collective Manipulation

Writing is done only to the TO0n bit with TOE0n = 0, and writing to the TO0n bit with TOE0n = 1 is ignored.

TO0n (channel output) to which TOE0n = 1 is set is not affected by the write operation. Even if the write operation is done to the TO0n bit, it is ignored and the output change by timer operation is normally done.





Note 16-pin products only.

Remark n: Channel number



6.6.5 Timer interrupt and TO0n pin output at count operation start

In the interval timer mode or capture mode, the MD0n0 bit in timer mode register 0n (TMR0n) sets whether or not to generate a timer interrupt at count start.


When MD0n0 is set to 1, the count operation start timing can be known by the interrupt request signal (INTTM0n) generation.


In the other modes, neither INTTM0n at count operation start nor TO0n output is controlled.

Figure 6-37 shows operation examples when the interval timer mode (TOE0n = 1, TOM0n = 0) is set.

Figure 6-37. Operation Examples of Timer Interrupt at Count Operation Start and TO0n Output

(a) When MD0n0 is set to 1





When MD0n0 is set to 1, the interrupt request signal (INTTM0n) is output at count operation start, and TO0n performs a

When MD0n0 is set to 0, the interrupt request signal (INTTM0n) is not output at count operation start, and TO0n does not change either. After counting one cycle, INTTM0n is output and TO0n performs a toggle operation.

Remark n: Channel number

toggle operation.




6.7 Timer Input (TI0n) Control

6.7.1 TIOn input circuit configuration

A signal is input from a timer input pin, goes through a noise filter and an edge detector, and is sent to a timer controller. Enable the noise filter for the pin in need of noise removal. The following shows the configuration of the input circuit.






6.7.2 Noise filter

When the noise filter is disabled, the input signal is only synchronized with the operating clock (f_{MCK}) for channel n. When the noise filter is enabled, after synchronization with the operating clock (f_{MCK}) for channel n, whether the signal keeps the same value for two clock cycles is detected. The following shows differences in waveforms output from the noise filter between when the noise filter for the TI0n pin is enabled and disabled.





Operating clock (fмск)



6.7.3 Cautions on channel input operation

When a timer input pin is set as unused, the operating clock is not supplied to the noise filter. Therefore, after settings are made to use the timer input pin, the following wait time is necessary before a trigger is specified to enable operation of the channel corresponding to the timer input pin.

(1) Noise filter is disabled

When bits 12 (CCS0n), 9 (STS0n1), and 8 (STS0n0) in the timer mode register 0n (TMR0n) are all 0 and then one of them is set to 1, wait for at least two cycles of the operating clock (f_{MCK}), and then set the operation enable trigger bit in the timer channel start register (TS0).

(2) Noise filter is enabled

When bits 12 (CCS0n), 9 (STS0n1), and 8 (STS0n0) in the timer mode register 0n (TMR0n) are all 0 and then one of them is set to 1, wait for at least four cycles of the operating clock (fMCK), and then set the operation enable trigger bit in the timer channel start register (TS0).



6.8 Independent Channel Operation Function of Timer Array Unit

6.8.1 Operation as interval timer/square wave output

(1) Interval timer

The timer array unit can be used as a reference timer that generates the interrupt request signal (INTTM0n) at fixed intervals.

The INTTMOn generation period can be calculated by the following expression.

Generation period of INTTM0n = Period of count clock × (Set value of TDR0n + 1)

When channel 1 or 3 is used as an 8-bit timer (SPLIT0n = 1), both the higher and lower 8-bit timers can be used as interval timers.

(2) Operation as square wave output

The TO0n pin performs a toggle operation as soon as INTTM0n has been generated, and outputs a square wave with a duty factor of 50%.

The period and frequency for outputting a square wave from TO0n can be calculated by the following expressions.

• Period of square wave output from TO0n pin = Period of count clock × (Set value of TDR0n + 1) × 2	
• Frequency of square wave output from TO0n pin = Frequency of count clock/{(Set value of TDR0n + 1) × 2}

When channel 1 or 3 is used as an 8-bit timer (SPLITOn = 1), only the lower 8-bit timer can be used for square wave output.

The timer count register 0n (TCR0n) operates as a down counter in the interval timer mode.

The TCR0n register loads the value of the timer data register 0n (TDR0n) at the first count clock after the channel start trigger bit (TS0n, TSH01, TSH03) of the timer channel start register 0 (TS0, TSH0) is set to 1. If the MD0n0 bit of timer mode register 0n (TMR0n) is 0 at this time, INTTM0n is not output and TO0n is not toggled. If the MD0n0 bit of the TMR0n register is 1, INTTM0n is output and TO0n is toggled.

After that, the TCR0n register count down in synchronization with the count clock.

When TCR0n = 0000H, INTTM0n is output and TO0n is toggled at the next count clock. At the same time, the TCR0n register loads the value of the TDR0n register again. After that, the same operation is repeated.

The TDR0n register can be rewritten at any time. The new value of the TDR0n register becomes valid from the next period.

Remark n: Channel number








Figure 6-40. Block Diagram of Operation as Interval Timer/Square Wave Output





Remarks	1. n: Channe	el number
---------	--------------	-----------

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)


2. TS0n: Bit n of timer channel start register 0 (TS0)

- TE0n: Bit n of timer channel enable status register 0 (TE0)
- TCR0n: Timer count register 0n (TCR0n)
- TDR0n: Timer data register 0n (TDR0n)
- TO0n: TO0n pin output signal



Figure 6-42. Example of Set Contents of Registers for Operation as Interval Timer/Square Wave Output (1/2)





RENESAS

Figure 6-42. Example of Set Contents of Registers for Operation as Interval Timer/Square Wave Output (2/2)

	Bit n
TOL0	TOL0n

0

TOM0n

0

0: Setting is invalid because master channel output mode is set (TOM0n = 0).

(e) Timer output mode register 0 (TOM0) Bit n

(d) Timer output level register 0 (TOL0)

ТОМ0

0: Sets master channel output mode.

- Remark n: Channel number
 - n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)



	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to SFR of the TAU is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1 (when the TAU0EN bit is 0, read/write operation is disabled).	Power-on status. Each channel stops operating. (Clock supply is started and writing to SFR of the TAU is enabled.)
	Sets timer clock select register 0 (TPS0). Determines operating clock (CK00 and CK01) for each channel.	
Channel default setting	Sets timer mode register 0n (TMR0n) (determines operation mode for each channel). Sets interval (period) value in the timer data register 0n (TDR0n) (for the access procedure to the TDR0nH and TDR0nL registers, see 6.2.2 Timer data register 0n (TDR0n)).	Channel stops operating.
	Clears the target bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the target bit of the TOL0 register to 0.	The TO0n pin goes into Hi-Z state. (The port mode register is set to input mode.)
	To use square wave output: Sets the TO0n bit and determines default level of the TO0n output. Sets the TOE0n bit to 1 and enables operation of TO0n. Clears the port register and port mode register to 0 →	TO0n does not change because channel stops operating (the TO0n pin is not affected even if the TO0n bit is modified). The level set in the TO0n bit is output from the TO0n pin.
	(output mode is set).	
Operation start	Sets the TOE0n bit to 1 and enables operation of TO0n (only if resuming square wave output operation). Sets the target bit of TS0 or TSH0 register to 1. The target bit of TS0 or TSH0 register automatically returns to 0 because it is a trigger bit.	The target bit of TE0 or TEH0 register is set to 1, and count operation starts. Value of the TDR0n register is loaded to timer count register 0n (TCR0n) at the next count clock. INTTM0n is generated and TO0n performs toggle operation if the MD0n0 bit of the TMR0nL register is 1.
During operation	The set value of the TDR0n register can be changed. The TCR0n register can always be read (for the access procedure to the TCR0nH and TCR0nL registers, see 6.2.1 Timer counter register 0n (TCR0n)). The set values in the target bits of the TO0 and TOE0 register can be changed. The set values in the target bits of the TMR0n, TOM0, and TOL0 registers cannot be changed.	Counter (TCR0n) counts down. When count value reaches 0000H, the value of the TDR0n register is loaded to the TCR0n register again and the count operation is continued. By detecting TCR0n = 0000H, INTTM0n is generated and TO0n performs toggle operation. After that, the above operation is repeated.
Operation stop	Sets the target bit of TT0 or TTH0 register to 1. The target bit of TT0 or TTH0 register automatically returns to 0 because it is a trigger bit.	The target bit of the TE0 or TEH0 register is cleared to 0, and count operation stops. The TCR0n register holds count value and stops. The TO0n output is not initialized but holds current status.
	Clears the TOE0n bit to 0 and sets a value in the TO0n [—] bit.	The level set in the TO0n bit is output from the TO0n pin.

Figure 6-43. Procedure for Operating Interval Timer/Outputting Square Wave (1/2)

(Remark and Caution are listed on the next page.)

Operation is resumed.



Figure 6-43. Procedure for Operating Interval Timer/Outputting Square Wave (2/2)

	Software operation	Hardware status
TAU stop	To hold the TO0n pin output level Clears the TO0n bit to 0 after the value to be held (output latch) is set in the port register. —	→ The TO0n pin output level is held by port function.
	Clears the TAU0EN bit of the PER0 register to 0.	Power-off status (Clock supply is stopped and SFR of the TAU is initialized.)

Caution When channels 1 and 3 are used in 8-bit timer mode (SPLIT = 1), it is prohibited to read the TCR01H and TDR01H registers or the TCR03H and TDR03H registers.

Remark n: Channel number



6.8.2 Operation as external event counter

The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the TIOn pin. When a specified count value is reached, the event counter generates the interrupt request signal (INTTMOn). The specified number of counts can be calculated by the following expression.

Specified number of counts = Set value of TDR0n + 1

When channel 1 or 3 is used as an 8-bit timer (SPLIT0n = 1), only the lower 8-bit timer can be used as the external event counter.

Timer count register 0n (TCR0n) operates as a down counter in the event counter mode.


The TCR0n register loads the value of timer data register 0n (TDR0n) by setting any channel start trigger bit (TS0n) of timer channel start register 0 (TS0) to 1.


The TCR0n register counts down each time the valid input edge of the TI0n pin has been detected. When TCR0n = 0000H, the TCR0n register loads the value of the TDR0n register again, and outputs INTTM0n.

After that, the above operation is repeated.

An irregular waveform that depends on external events is output from the TO0n pin. Stop the output by setting the TOE0n bit of timer output enable register 0 (TOE0) to 0.

The TDR0n register can be rewritten at any time. The new value of the TDR0n register becomes valid during the next count period.





Remark n: Channel number






Figure 6-45. Example of Basic Timing of Operation as External Event Counter

Remarks 1. n: Channel number

- **2.** TS0n: Bit n of timer channel start register 0 (TS0)
 - TEOn:Bit n of timer channel enable status register 0 (TE0)TIOn:TIOn pin input signal
 - TCR0n: Timer count register 0n (TCR0n)
 - TDR0n: Timer data register 0n (TDR0n)



Figure 6-46. Example of Set Contents of Registers in External Event Counter Mode (1/2)

(a) Timer mode register 0n (TMR0nH, TMR0nL)







Figure 6-46. Example of Set Contents of Registers in External Event Counter Mode (2/2)





TOL0n 0

TOM0n 0 0: Setting is invalid because master channel output mode is set (TOM0n = 0).

(e) Timer output mode register 0 (TOM0)

TOM0

0: Sets master channel output mode.

Remark n: Channel number



	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to SFR of the TAU is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1 (when the TAU0EN bit is 0, read/write operation is disabled).	Power-on status. Each channel stops operating. (Clock supply is started and writing to SFR of the TAU is enabled.)
	Sets timer clock select register 0 (TPS0). Determines operating clock (CK00 and CK01) for each channel.	
Channel default setting	Sets noise filter enable register 1 (NFEN1). Sets timer mode register 0n (TMR0n) (determines operation mode for each channel and selects the detection edge). Sets number of counts in the timer data register 0n (TDR0n) (for the access procedure to the TDR0nH and TDR0nL registers, see 6.2.2 Timer data register 0n (TDR0n).	Channel stops operating.
	Clears the target bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the target bit of the TOL0 register to 0. Clears the target bit of timer output enable register 0 (TOE0) to 0.	
Operation start	Sets the target bit of TS0 register to 1. The target bit of TS0 register automatically returns to 0 because it is a trigger bit.	The target bit of TE0 register is set to 1, and count operation starts. Value of the TDR0n register is loaded to timer count register 0n (TCR0n) and detection of the TI0n pin input edge is awaited.
During operation	The set value of the TDR0n register can be changed. The TCR0n register can always be read (for the access procedure to the TCR0nH and TCR0nL registers, see 6.2.1 Timer counter register 0n (TCR0n)). The set values in the target bits of the TMR0n, TO0, TOE0, TOM0, and TOL0 registers cannot be changed.	Counter (TCR0n) counts down each time input edge of the TI0n pin has been detected. When count value reaches 0000H, the value of the TDR0n register is loaded to the TCR0n register again, and the count operation is continued. By detecting TCR0n = 0000H, the INTTM0n is generated. After that, the above operation is repeated.
Operation stop	Sets the target bit of TT0 register to 1 The target bit of TT0 automatically returns to 0 because it is a trigger bit.	The target bit of TE0 register is cleared to 0, and count operation stops. The TCR0n register holds count value and stops.
TAU stop	Clears the TAU0EN bit of the PER0 register to 0.	 Power-off status (Clock supply is stopped and SFR of the TAU is initialized.)

Remark n: Channel number

Operation is resumed.



6.8.3 Operation as frequency divider (only channels 0 and 3)

The timer array unit can be used as a frequency divider that divides a clock input to the TI0n pin and outputs the result clock from the TO0n pin.

The divided clock frequency output from TO0n can be calculated by the following expression.

- When rising edge/falling edge is selected:
- Divided clock frequency = Input clock frequency/{(Set value of TDR0n + 1) × 2}
- When both edges are selected:
- Divided clock frequency \cong Input clock frequency/(Set value of TDR0n + 1)

Timer count register 0n (TCR0n) operates as a down counter in the interval timer mode.

After the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, the TCR0n register loads the value of timer data register 0n (TDR0n) when the TI0n valid edge is detected.

If the MD00n bit of timer mode register 0n (TMR0n) is 0 at this time, INTTM0n is not output and TO0n is not toggled. If the MD00n bit of timer mode register 0n (TMR0n) is 1, INTTM0n is output and TO0n is toggled.

After that, the TCR0n register counts down at the valid edge of the TI0n pin. When TCR0n = 0000H, it toggles TO0n. At the same time, the TCR0n register loads the value of the TDR0n register again, and continues counting.

If detection of both the edges of the TI0n pin is selected, the duty factor error of the input clock affects the divided clock period of the TO0n output.

The period of the TOOn output clock includes a sampling error of a maximum of one operating clock (fmck) period.

```
Clock period of TO0n output = Ideal TO0n output clock period ± Operating clock period (error)
```

The TDR0n register can be rewritten at any time. The new value of the TDR0n register becomes valid during the next count period.




Figure 6-48. Block Diagram of Operation as Frequency Divider

Remark n = 0, 3






Figure 6-49. Example of Basic Timing of Operation as Frequency Divider (MD00n = 1)

Remark n: Channel number

TS0n: Bit n of timer channel start register 0 (TS0)

TE0n: Bit n of timer channel enable status register 0 (TE0)

TI0n: TI0n pin input signal

TCR0n: Timer count register 0n (TCR0n)


TDR0n: Timer data register 0n (TDR0n)

TO0n: TO0n pin output signal



Figure 6-50. Example of Set Contents of Registers During Operation as Frequency Divider (1/2)

(a) Timer mode register 0n (TMR0nH, TMR0nL)



RENESAS

Figure 6-50. Example of Set Contents of Registers During Operation as Frequency Divider (2/2)

(d) Timer output level register 0 (TOL0) Bit n



TOL0n 0

TOM0n

0

0: Setting is invalid because master channel output mode is set (TOM0n = 0).

(e) Timer output mode register 0 (TOM0) Bit n

TOM0

0: Sets master channel output mode.

Remark n: Channel number



	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to SFR of the TAU is disabled.)
Ū	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1 (when the TAU0EN bit is 0, read/write operation is disabled).	Power-on status. Each channel stops operating. (Clock supply is started and writing to SFR of the TAU is enabled.)
	Sets timer clock select register 0 (TPS0). Determines operating clock (CK00 and CK01) for each channel.	
Channel default setting	Sets noise filter enable register 1 (NFEN1). Sets timer mode register 0n (TMR0n) (determines operation mode for each channel and selects the detection edge). Sets interval (period) value in the timer data register 0n (TDR0n) (for the access procedure to the TDR0nH and TDR0nL registers, see 6.2.2 Timer data register 0n (TDR0n).	Channel stops operating.
	Clears the port register and port mode register to 0	The TO0n pin goes into Hi-Z state. (The port mode register is set to input mode.) TO0n does not change because channel stops operating (the TO0p pin is not affected even if the TO0p bit is modified). The level set in the TO0n bit is output from the TO0n pin.
Operation start	Sets the TOE0n bit to 1 and enables operation of TO0n (only when operation is resumed). Sets the target bit of TS0 register to 1. The target bit of TS0 register automatically returns to 0 because it is a trigger bit.	The target bit of TE0 register is set to 1, and count operation starts. Value of the TDR0n register is loaded to timer count register 0n (TCR0n) at the next count clock. INTTM0n is generated and TO0n performs toggle operation if the MD0n0 bit of the TMR0nL register is 1.
During operation	The set value of the TDR0n register can be changed. The TCR0n register can always be read (for the access procedure to the TCR0nH and TCR0nL registers, see 6.2.1 Timer counter register 0n (TCR0n)). The set values in the target bits of the TO0 and TOE0 registers can be changed. The set values in the target bits of the TMR0n, TOM0, and TOL0 registers cannot be changed.	Counter (TCR0n) counts down. When count value reaches 0000H, the value of the TDR0n register is loaded to the TCR0n register again, and the count operation is continued. By detecting TCR0n = 0000H, INTTM0n is generated and TO0n performs toggle operation. After that, the above operation is repeated.
Operation stop	Sets the target bit of TT0 register is to 1 The target bit of TT0 automatically returns to 0 because it is a trigger bit.	The target bit of TE0n register is cleared to 0, and count operation stops. The TCR0n register holds count value and stops. The TO0n output is not initialized but holds current status.
	Clears the TOE0n bit to 0 and sets a value in the TO0n bit. \longrightarrow	The level set in the TO0n bit is output from the TO0n pin.
TAU stop		The TO0n pin output level is held by port function.
		(Clock supply is stopped and SFR of the TAU is initialized.)

Figure 6-51. Procedure for Operating Frequency Divider

Remark n: Channel number

Operation is resumed.

n = 0 (for 10-pin products); n = 0, 3 (for 16-pin products).

RENESAS

6.8.4 Operation as input pulse interval measurement

The count value can be captured on detection of a valid edge of TI0n pin input and the interval of the pulse input to TI0n pin can be measured. In addition, the count value can be captured by setting TS0n to 1 by software during the period of TE0n = 1.

For the UART0 baud rate correction, set bit 1 (ISC1) of the input switch control register (ISC) to 1.

In the following descriptions, read TI0n as RXD0. When the ISC1 bit is set to 1, the input signal of the serial data input (RXD0) pin is selected as a timer input (TI01). The width at the baud rate (transfer rate) of the other party in communications can be measured by using the input pulse interval measurement mode with the input edge signal of the start bit as a trigger.

The input pulse interval can be calculated by the following expression.

TIOn input pulse interval = Period of count clock × ((10000H × TSR0n: OVF) + (Capture value of TDR0n + 1))

Caution The TI0n pin input is sampled using the operating clock (f_{MCK}) selected with the CKS0n1 bit of timer mode register 0n (TMR0n), so an error of one cycle of the operating clock (f_{MCK}) occurs.

Timer count register 0n (TCR0n) operates as an up counter in the capture mode.

When the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, the TCR0n register counts up from 0000H in synchronization with the count clock.

When the TI0n pin input valid edge is detected, the count value of the TCR0n register is transferred (captured) to timer data register 0n (TDR0n) and, at the same time, the TCR0n register is cleared to 0000H, and the INTTM0n is output. If the counter overflows at this time, the OVF bit of timer status register 0n (TSR0n) is set to 1. If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.


As soon as the count value has been captured to the TDR0n register, the OVF bit of the TSR0n register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSR0n register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Set the STS0n2 to STS0n0 bits of the TMR0n register to 001B to use the valid edges of TI0n as a start trigger and a capture trigger.

In addition, a software operation (TS0n = 1) can be used as a capture trigger, instead of using the TI0n pin input. When TS0n is set to 1 during TE0n = 1, the count value is captured in synchronization with the operating clock (f_{MCK}).

Figure 6-52. Block Diagram of Operation as Input Pulse Interval Measurement



Remark n: Channel number






Figure 6-53. Example of Basic Timing of Operation as Input Pulse Interval Measurement (MD0n0 = 0)

Remarks 1. n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)


- **2.** TS0n: Bit n of timer channel start register 0 (TS0)
 - TE0n: Bit n of timer channel enable status register 0 (TE0)
 - TIOn: TIOn pin input signal
 - TCR0n: Timer count register 0n (TCR0n)
 - TDR0n: Timer data register 0n (TDR0n)

OVF: Bit 0 of timer status register 0n (TSR0n)



Figure 6-54. Example of Set Contents of Registers to Measure Input Pulse Interval (1/2)

(a) Timer mode register 0n (TMR0nH, TMR0nL)



RENESAS

Figure 6-54. Example of Set Contents of Registers to Measure Input Pulse Interval (2/2)

(d) Timer output level register 0 (TOL0) Bit n



TOL0n 0

TOM0n 0 0: Setting is invalid because master channel output mode is set (TOM0n = 0).

(e) Timer output mode register 0 (TOM0)



0: Sets master channel output mode.

Remark n: Channel number



	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to SFR of the TAU is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1 (when the TAU0EN bit is 0, read/write operation is disabled).	Power-on status. Each channel stops operating. (Clock supply is started and writing to SFR of the TAU is enabled.)
	Sets timer clock select register 0 (TPS0). Determines operating clock (CK00 and CK01) for each channel.	
Channel default setting	Sets noise filter enable register 1 (NFEN1). Sets timer mode register 0n (TMR0n) (determines operation mode for each channel and selects the detection edge).	Channel stops operating.
	Clears the target bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the target bit of the TOL0 register to 0.	
	Clears the target bit of the timer output enable register (TOE0n) to 0.	
Operation start	Sets the target bit of TS0 register to 1. The target bit of TS0 register automatically returns to 0 because it is a trigger bit.	The target bit of TE0 register is set to 1, and count operation starts. Timer count register 0n (TCR0n) is cleared to 0000H at the next count clock. When the MD0n0 bit of the TMR0n register is 1, INTTM0n is generated.
During operation	The set values of only the CIS0n1 and CIS0n0 bits of the TMR0n register can be changed. The TDR0n register can always be read (for the access procedure to the TDR0nH and TDR0nL registers, see 6.2.2 Timer data register 0n (TDR0n)). The TCR0n register can always be read (for the access procedure to the TCR0nH and TCR0nL registers, see 6.2.1 Timer counter register 0n (TCR0n)). The TSR0n register can always be read. The set values in the target bits of the TO0, TOE0, TOM0n, and TOL0n registers cannot be changed.	Counter (TCR0n) counts up from 0000H. When the TI0n pin input valid edge is detected or the TS0n bit is set to 1, the count value is transferred (captured) to timer data register 0n (TDR0n). At the same time, the TCR0n register is cleared to 0000H, and the INTTM0n signal is generated. If an overflow occurs at this time, the OVF bit of timer status register 0n (TSR0n) is set; if an overflow does not occur, the OVF bit is cleared. After that, the above operation is repeated.
Operation stop	Sets the target bit of TT0 register is to 1 The target bit of TT0 register automatically returns to 0 because it is a trigger bit.	The target bit of TE0 register is cleared to 0, and count operation stops. The TCR0n register holds count value and stops. The OVF bit of the TSR0n register is also held.
TAU stop	Clears the TAU0EN bit of the PER0 register to 0.	Power-off status (Clock supply is stopped and SFR of the TAU is initialized.)

Figure 6-55. Procedure for Measuring Input Pulse Interval

Remark n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)

►

6.8.5 Operation as input signal high-/low-level width measurement

By starting counting at one edge of the TI0n pin input and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of TI0n can be measured. The signal width of TI0n can be calculated by the following expression.

Signal width of TIOn input = Period of count clock × ((10000H × TSR0n: OVF) + (Capture value of TDR0n + 1))

Caution The TI0n pin input is sampled using the operating clock (fmcκ) selected with the CKS0n1 bit of timer mode register 0n (TMR0n), so an error of one cycle of the operating clock (fmcκ) occurs.

Timer count register 0n (TCR0n) operates as an up counter in the capture & one-count mode.

When the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, the TE0n bit is set to 1 and the TI0n pin start edge detection wait status is set.

When the TI0n pin input start edge (rising edge of the TI0n pin input when the high-level width is to be measured) is detected, the counter counts up from 0000H in synchronization with the count clock. When the valid capture edge (falling edge of the TI0n pin input when the high-level width is to be measured) is detected later, the count value is transferred to timer data register 0n (TDR0n) and, at the same time, INTTM0n is output. If the counter overflows at this time, the OVF bit of timer status register 0n (TSR0n) is set to 1. If the counter does not overflow, the OVF bit is cleared. The TCR0n register stops at the value "value transferred to the TDR0n register + 1", and the TI0n pin start edge detection wait status is set. After that, the above operation is repeated.

As soon as the count value has been captured to the TDR0n register, the OVF bit of the TSR0n register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSR0n register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Whether the high-level width or low-level width of the TI0n pin is to be measured can be selected by using the CIS0n1 and CIS0n0 bits of the TMR0n register.

Because this function is used to measure the signal width of the TIOn pin input, the TSOn bit cannot be set to 1 while the TEOn bit is 1.

CIS0n1, CIS0n0 of TMR0n register = 10B: Low-level width is measured. CIS0n1, CIS0n0 of TMR0n register = 11B: High-level width is measured.








Figure 6-56. Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement





Remarks 1. n: Channel number


n = 0, 1 (for 10-pin products); $n = 0$ to 3 (for 16-pin prod	ucts)
---	-------

- 2. TS0n: Bit n of timer channel start register 0 (TS0)
 - TE0n: Bit n of timer channel enable status register 0 (TE0)
 - TIOn: TIOn pin input signal
 - TCR0n: Timer count register 0n (TCR0n)
 - TDR0n: Timer data register 0n (TDR0n)
 - OVF: Bit 0 of timer status register 0n (TSR0n)



Figure 6-58. Example of Set Contents of Registers to Measure Input Signal High-/Low-Level Width (1/2)

(a) Timer mode register 0n (TMR0nH, TMR0nL)



RENESAS

Figure 6-58. Example of Set Contents of Registers to Measure Input Signal High-/Low-Level Width (2/2)

(e) Timer output mode register 0 (TOM0) Bit n



TOM0n 0 0: Sets master channel output mode.

Remark n: Channel number



	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to SFR of the TAU is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1 (when the TAU0EN bit is 0, read/write operation is disabled).	Power-on status. Each channel stops operating. (Clock supply is started and writing to SFR of the TAU is enabled.)
	Sets timer clock select register 0 (TPS0). Determines operating clock (CK00 and CK01) for each channel.	
Channel default setting	Sets noise filter enable register 1 (NFEN1). Sets timer mode register 0n (TMR0n) (determines operation mode for each channel and selects the detection edge).	Channel stops operating.
	Clears the target bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the target bit of the TOL0 register to 0.	
	Clears the target bit of the timer output enable register (TOE0n) to 0.	
• Operation start	Sets the target bit of TS0 register to 1. The target bit of TS0 register automatically returns to 0 because it is a trigger bit.	The target bit of TE0 register is set to 1, and the TI0n pin start edge detection wait status is set.
	Detects the TI0n pin input count start valid edge.	Clears timer count register 0n (TCR0n) to 0000H and starts counting up.
During operation	The TDR0n register can always be read (for the access procedure to the TDR0nH and TDR0nL registers, see 6.2.2 Timer data register 0n (TDR0n)). The TCR0n register can always be read (for the access procedure to the TCR0nH and TCR0nL registers, see 6.2.1 Timer counter register 0n (TCR0n)). The TSR0n register can always be read. The set values in the target bits of the TO0, TOE0, TOM0n, and TOL0n registers cannot be changed.	When the TI0n pin start edge is detected, the counter (TCR0n) counts up from 0000H. If a capture edge of the TI0n pin is detected, the count value is transferred to time data register 0n (TDR0n) and INTTM0n is generated. If an overflow occurs at this time, the OVF bit of timer status register 0n (TSR0n) is set; if an overflow does not occur, the OVF bit is cleared. The TCR0n register stops the count operation until the next TI0n pin start edge is detected. After that, the above operation is repeated.
Operation stop	Sets the target bit of TT0 register to 1. The target bit of TT0 register automatically returns to 0 because it is a trigger bit.	The target bit of TE0 register is cleared to 0, and count operation stops. The TCR0n register holds count value and stops. The OVF bit of the TSR0n register is also held.
TAU stop	Clears the TAU0EN bit of the PER0 register to 0.	Power-off status (Clock supply is stopped and SFR of the TAU is initialized.)

Figure 6-59. Procedure for Measuring Input Signal High-/Low-Level Width

Remark n: Channel number

Operation is resumed.



6.8.6 Operation as delay counter

It is possible to start counting down when the valid edge of the TIOn pin input is detected (an external event), and then generate the interrupt request signal (INTTMOn) after any specified interval.

It can also generate INTTM0n at any interval by setting TS0n to 1 by software to start the count down during the period of TE0n = 1.

The interrupt request signal (INTTMOn) generation period can be calculated by the following expression.

Generation period of interrupt request signal (INTTM0n) = Period of count clock × (Set value of TDR0n + 1)

Caution The TI0n pin input is sampled using the operating clock (f_{MCK}) selected with the CKS0n1 bit of timer mode register 0n (TMR0n), so an error of one cycle of the operation clock (f_{MCK}) occurs.

When channel 1 or 3 is used as an 8-bit timer (SPLIT0n = 1), only the lower 8-bit timer can be used as the delay counter.

Timer count register 0n (TCR0n) operates as a down counter in the one-count mode.

When the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, the TE0n bit is set to 1 and the TI0n pin input valid edge detection wait status is set.

Timer count register 0n (TCR0n) starts operating upon TI0n pin input valid edge detection and loads the value of timer data register 0n (TDR0n). The TCR0n register counts down from the value of the TDR0n register it has loaded, in synchronization with the count clock. When TCR0n = 0000H, it outputs INTTM0n and stops counting with TCR0n = FFFFH until the next TI0n pin input valid edge is detected.

The TDR0n register can be rewritten at any time. The new value of the TDR0n register becomes valid from the next period.




Figure 6-60. Block Diagram of Operation as Delay Counter

Remark n: Channel number






Figure 6-61. Example of Basic Timing of Operation as Delay Counter



1.


n: Channel number

- n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)
- TS0n: Bit n of timer channel start register 0 (TS0)
 TE0n: Bit n of timer channel enable status register 0 (TE0)
 TI0n: TI0n pin input signal
 TCR0n: Timer count register 0n (TCR0n)
 - TDR0n: Timer data register 0n (TDR0n)



Figure 6-62. Example of Set Contents of Registers to Delay Counter (1/2)

(a) Timer mode register 0n (TMR0nH, TMR0nL)



RENESAS

Figure 6-62. Example of Set Contents of Registers to Delay Counter (2/2)

(d) Timer output level register 0 (TOL0) Bit n



TOL0n 0

TOM0n 0 0: Setting is invalid because master channel output mode is set (TOM0n = 0).

(e) Timer output mode register 0 (TOM0) Bit n



0: Sets master channel output mode.

Remark n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)



Operation is resumed.

		Software operation	Hardware status
	.U fault tting		Power-off status (Clock supply is stopped and writing to SFR of the TAU is disabled.)
		Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1 (when the TAU0EN bit is 0, read/write operation is disabled).	Power-on status. Each channel stops operating. (Clock supply is started and writing to SFR of the TAU is enabled.)
		Sets timer clock select register 0 (TPS0). Determines operating clock (CK00 and CK01) for each channel.	
def	annel fault tting	Sets noise filter enable register 1 (NFEN1). Sets timer mode register 0n (TMR0n) (determines operation mode for each channel and selects the detection edge). Sets INTTM0n output delay in the timer data register 0n (TDR0n) (for the access procedure to the TDR0nH and TDR0nL registers, see 6.2.2 Timer data register 0n (TDR0n) . Clears the target bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the target bit of the TOL0 register to 0. Clears the target bit of the timer output enable register (TOE0n) to 0.	Channel stops operating.
► Op sta	eration irt	The target bit of TS0 register automatically returns to 0 because it is a trigger bit. Count operation starts on detection of the next start	Target bit of TE0 register is set to 1, and the start trigger detection (the valid edge of the TI0n pin input is detected or the TS0n bit is set to 1) wait status is set. Value of the TDR0n register is loaded to the timer count register 0n (TCR0n), and count down operation starts.
	ring eration	The set value of the TDR0n register can be changed. The TCR0n register can always be read (for the access procedure to the TCR0nH and TCR0nL registers, see 6.2.1 Timer counter register 0n (TCR0n)). The set values in the target bits of theTMR0n, TO0, TOE0, TOM0n, and TOL0n registers cannot be changed.	The counter (TCR0n) counts down. When TCR0n counts down to 0000H, INTTM0n is generated, and counting stops (which leaves TCR0n at FFFFH) until the next start trigger is detected (the valid edge of the TI0n pin input is detected or the TS0n bit is set to 1). After that, the above operation is repeated.
Op sto	eration p	The target bit of TT0 register is set to 1. The target bit of TT0 register automatically returns to 0 because it is a trigger bit.	The target bit of TE0 register is cleared to 0, and count operation stops. The TCR0n register holds count value and stops.
TA sto			Power-off status (Clock supply is stopped and SFR of the TAU is initialized.)

Figure 6-63. Procedure for Operating Delay Counter

Remark n: Channel number

n = 0, 1 (for 10-pin products); n = 0 to 3 (for 16-pin products)

6.9 Simultaneous Channel Operation Function of Timer Array Unit

6.9.1 Operation as one-shot pulse output

By using two channels as a set, a one-shot pulse having any delay (output delay time) can be generated from the signal input to the TI0n pin.

In addition, by setting TS0n to 1 by software, the count down can be started during the period of TE0n = 1. The delay time and one-shot pulse width can be calculated by the following expressions.

Delay time = {Set value of TDR0n (master) + 2} × Count clock period One-shot pulse width = {Set value of TDR0p (slave)} × Count clock period

Caution The TI0n pin input is sampled using the operating clock (fmcκ) selected with the CKS0n1 bit of timer mode register 0n (TMR0n), so an error of one cycle of the operating clock (fmcκ) occurs.

The master channel operates in the one-count mode and counts the delays. Timer count register 0n (TCR0n) of the master channel starts operating upon start trigger detection and loads the value of timer data register 0n (TDR0n).

The TCR0n register counts down from the value of the TDR0n register it has loaded, in synchronization with the count clock (fTCLK). When TCR0n = 0000H, it outputs INTTM0n and stops counting until the next start trigger is detected.

The slave channel operates in the one-count mode and counts the one-shot pulse width. The TCR0p register of the slave channel starts operation using INTTM0n of the master channel as a start trigger, and loads the value of the TDR0p register. The TCR0p register counts down from the value of The TDR0p register it has loaded, in synchronization with the count value (f_{TCLK}). When TCR0p = 0000H, it outputs INTTM0p and stops counting with TCR0p = FFFFH until the next start trigger (INTTM0n of the master channel) is detected. The output level of TO0p becomes active one count clock (f_{TCLK}) after generation of INTTM0n from the master channel, and inactive when TCR0p = 0000H.

- Caution The timing of loading of timer data register 0n (TDR0n) of the master channel is different from that of the TDR0p register of the slave channel. If the TDR0n and TDR0p registers are rewritten during operation, therefore, an illegal waveform may be output. Rewrite the TDR0n register after INTTM0n is generated and the TDR0p register after INTTM0p is generated.
- **Remark** n: Master channel number (n = 0, 2) p: Slave channel number (n < $p \le 3$)






Figure 6-64. Block Diagram of Operation for One-shot Pulse Output

Remark n: Master channel number (n = 0, 2) p: Slave channel number (n < $p \le 3$)






Figure 6-65. Example of Basic Timing of Operation for One-shot Pulse Output

Remarks 1. n: Master channel number (n = 0, 2)


p: Slave channel number (n \leq 3)

TS0n, TS0p: Bit n, p of timer channel start register 0 (TS0)
TE0n, TE0p: Bit n, p of timer channel enable status register 0 (TE0)
TI0n, TI0p: TI0n and TI0p pins input signal
TCR0n, TCR0p: Timer count registers 0n, 0p (TCR0n, TCR0p)
TDR0n, TDR0p: Timer data registers 0n, 0p (TDR0n, TDR0p)
TO0n, TO0p: TO0n and TO0p pins output signal



Figure 6-66. Example of Set Contents of Registers for One-shot Pulse Output (Master Channel) (1/2)

(a) Timer mode register 0n (TMR0nH, TMR0nL)



Remark n: Master channel number (n = 0, 2)

RENESAS

Figure 6-66. Example of Set Contents of Registers for One-shot Pulse Output (Master Channel) (2/2)

(e) Timer output mode register 0 (TOM0) Bit n



0


0: Sets master channel output mode.

Remark n: Master channel number (n = 0, 2)



Figure 6-67. Example of Set Contents of Registers for One-shot Pulse Output (Slave Channel) (1/2)

(a) Timer mode register 0p (TMR0pH, TMR0pL)



RENESAS

Figure 6-67. Example of Set Contents of Registers for One-shot Pulse Output (Slave Channel) (2/2)

(e) Timer output mode register 0 (TOM0) Bit p



1

1: Sets the slave channel output mode.

Remark n: Master channel number (n = 0, 2) p: Slave channel number (n \leq 3)



	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to SFR of the TAU is disabled.)
	Sets the TAU0EN bit of peripheral enable registers 0 (PER0) to 1 (when the TAU0EN bit is 0, read/write operation is disabled).	Power-on status. Each channel stops operating. (Clock supply is started and writing to SFR of the TAU is enabled.)
	Sets timer clock select register 0 (TPS0). Determines operating clock (CK00 and CK01) for each channel.	
Channel default setting	Sets timer mode registers 0n, 0p (TMR0n, TMR0p) (determines operation mode for each channel and selects the detection edge). Sets an output delay of the master channel in the timer data register 0n (TDR0n), and a pulse width of the slave channel in the timer data register 0p (TDR0p) (for the access procedure to the TDR0nH and TDR0nL registers, see 6.2.2 Timer data register 0n (TDR0n).	Channel stops operating.
	Sets master channel. Sets noise filter enable register 1 (NFEN1). Clears the target bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the target bit of the TOL0 register to 0. Clears the target bit of the timer output enable register 0 (TOE0) to 0.	The TO0p pin goes into Hi-Z state. (The port mode register is set to input mode.)
	Sets slave channel. Sets the target bit of timer output mode register 0 (TOM0) to 1 (slave channel output mode). Sets the target bit of the TOL0 register. Sets the TO0p bit and determines default level of the TO0p output.	
	Sets the TOE0p bit to 1 and enables operation of TO0p. Clears the port register and port mode register to 0. (output mode is set)	TO0p does not change because channel stops operating (the TO0p pin is not affected even if the TO0p bit is modified). The level set in the TO0p bit is output from the TO0p pin.

Figure 6-68. Procedure for Outputting One-shot Pulse (1/2)

Remark n: Master channel number (n = 0, 2)

p: Slave channel number (n \leq 3)



	Software operation	Hardware status
Operation start	Sets the TOE0p bit of the slave channel to 1 to enable TO0p operation (only when operation is resumed). Sets the target bits of the TS0 register (master and slave) to 1 at the same time. The target bits of the TS0 register automatically return to 0 because they are trigger bits.	The target bits of the TE0 register are set to 1 and the master channel enters the TI0n pin input valid edge detection wait status.
	Count operation starts on detection of the next start triggers: - The TI0n pin input valid edge is detected. - The TS0n bit is set to 1 by software.	Value of the TDR0n register is loaded to the timer count register 0n (TCR0n) of the master channel, and count down operation starts.
During operation	Changes master channel setting. The TCR0n register can always be read (for the access procedure to the TCR0nH and TCR0nL registers, see 6.2.1 Timer counter register 0n (TCR0n)). The set values of only the CIS0n1 and CIS0n0 bits of the TMR0n register can be changed. The set values in the target bits of theTDR0n, TO0, TOE0, TOM0, and TOL0 registers cannot be changed. Changes slave channel setting. The TCR0p register can always be read. The set values in the target bits of the TO0p, TOE0p, TOM0, and TOL0 registers can be changed. The set values of the TMR0p and TDR0p registers cannot be changed.	The master channel counter (TCR0n) performs count down operation. When the count value reaches TCR0n = 0000H, INTTM0n is generated, and the counter stops at TCR0n = FFFFH until the next start trigger is detected (the TI0n pin input valid edge is detected or TS0n bit is set to 1). The slave channel, triggered by INTTM0n of the master channel, loads the value of the TDR0p register to the TCR0p register, and the counter starts counting down. The output level of TO0p becomes active one cycle of the count clock (frcLK) after generation of INTTM0n from the master channel. It becomes inactive when TCR0p = 0000H, and the counting operation is stopped at TCR0p = FFFFH. After that, the above operation is repeated.
Operation stop	Sets the target bits of the TT0 register (master and slave) to 1 at the same time. The target bits of the TT0 register automatically return to 0 because they are trigger bits. Clears the TOE0p bit of slave channel to 0 and sets a value to the TO0p bit.	The target bits of the TE0 register are cleared to 0, and count operation stops. The TCR0n and TCR0p registers hold count value and stop. The TO0p output is not initialized but holds current status. The level set in the TO0p bit is output from the TO0p pin.
TAU stop	To hold the TO0p pin output level Clears the TO0p bit to 0 after the value to be held (output latch) is set to the port register.	 The TO0p pin output level is held by port function. Power-off status (Clock supply is stopped and SFR of the TAU is initialized.)

Figure 6-68. Procedure for Outputting One-shot Pulse (2/2)

Remark n: Master channel number (n = 0, 2)

p: Slave channel number (n \leq 3)



6.9.2 Two-channel input with one-shot pulse output function

By using signal input to two pins (TI0n and TI0p), a one-shot pulse having any delay pulse width can be generated. The two-channel input with one-shot pulse output function is provided only in the 16-pin products.

The output delay time and one-shot pulse width can be calculated by the following expressions.

Delay time = {Set value of TDR0n (master) + 2} × count clock period One-shot pulse active-level width = count clock period × ((10000H + TSR0p:OVF) + (capture value of TDR0p (slave) + 1)

Caution The TI0n and TI0p pin inputs are each sampled using the operating clock (fMcK) selected with the CKS0n1 bit of the timer mode register (TMR0n), so an error of one cycle of the operating clock (fMcK) per pin occurs.

The master channel should be operated in the one-count mode to start counting the delays (output delay time) upon detection of a valid edge of the master channel TI0n pin input used as the start trigger. Upon detection of a start trigger (valid edge of TI0n pin input), the master channel loads the value of timer data register 0n (TDR0n) to the timer count register 0n (TCR0n), and performs counting down in synchronization with the count clock (fTCLK).

When TCR0n = 0000H, the master channel outputs INTTM0n and outputs the active level from the TO0p pin. It stops counting until the next start trigger is detected.

The slave channel should be operated in the capture mode to set the one-shot pulse to the inactive level upon detection of a valid edge of the slave channel TI0n pin input used as the end trigger. Upon detection of an end trigger (valid edge of TI0p pin input), the slave channel transfers (captures) the count value of the TCR0p register to the TDR0p register, and clears it to 0000H. Simultaneously, the slave channel outputs INTTM0p and the inactive level from the TO0p pin. Here, if the counter overflow has occurred, the OVF bit in the timer status register 0p (TSR0p) is set; if not, the OVF bit is cleared. After this, the same steps are repeated.

When the count value is captured to the TDR0p register, the OVF bit in the TSR0p register is updated depending on the overflow status during the active level period, which allows the overflow status of the captured value to be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSR0p register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Instead of using the TI0n pin input, the software operation (TS0n = 1) can be used as a start trigger for the master channel.

Remark n: Master channel number (n = 0, 2) p: Slave channel number (p = 3)






Figure 6-69. Block Diagram of Operation for Two-channel Input with One-shot Pulse Output Function

Remark n: Master channel number (n = 0, 2) p: Slave channel number (p = 3)







Figure 6-70. Example of Basic Timing of Operation for Two-channel Input with One-shot Pulse Output Function

Remarks 1. n: Master channel number (n = 0, 2)

p: Slave channel number (p = 3)

2. TS0n, TS0p: Bit n, p of timer channel start register 0 (TS0)
TE0n, TE0p: Bit n, p of timer channel enable status register 0 (TE0)
TI0n, TI0p: TI0n and TI0p pins input signal
TCR0n, TCR0p: Timer count registers 0n, 0p (TCR0n, TCR0p)
TDR0n, TDR0p: Timer data registers 0n, 0p (TDR0n, TDR0p)
TO0n, TO0p: TO0n and TO0p pins output signal

Figure 6-71. Example of Set Contents of Registers for Two-channel Input with One-shot Pulse Output Function (Master Channel) (1/2)



(a) Timer mode register 0n (TMR0nH, TMR0nL)

Remark n: Master channel number (n = 0, 2)

RENESAS

Figure 6-71. Example of Set Contents of Registers for Two-channel Input with One-shot Pulse Output Function (Master Channel) (2/2)

(e) Timer output mode register 0 (TOM0) Bit n




TOM0n 0 0: Sets master channel output mode.

Remark n: Master channel number (n = 0, 2)



Figure 6-72. Example of Set Contents of Registers for Two-channel Input with One-shot Pulse Output Function (Slave Channel) (1/2)



(a) Timer mode register 0p (TMR0pH, TMR0pL)



Figure 6-72. Example of Set Contents of Registers for Two-channel Input with One-shot Pulse Output Function (Slave Channel) (2/2)

(e) Timer output mode register 0 (TOM0) Bit p



том0р 1 1: Sets the slave channel output mode.

Remark p: Slave channel number (p = 3)



	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to SFR of the TAU is disabled.)
	Sets the TAU0EN bit of peripheral enable registers 0 (PER0) to 1 (when the TAU0EN bit is 0, read/write operation is disabled).	Power-on status. Each channel stops operating. (Clock supply is started and writing to SFR of the TAU is enabled.)
	Sets timer clock select register 0 (TPS0). Determines operating clock (CK00 and CK01) for each channel.	
Channel default setting	Sets noise filter enable register 1 (NFEN1). Sets timer mode register 0n, 0p (TMR0n, TMR0p) (determines operation mode for each channel and selects the detection edge).	Channel stops operating.
	Sets master channel Sets delay (output delay time) to timer data register 0n (TDR0n) (for the access procedure to the TDR0nH and TDR0nL registers, see 6.2.2 Timer data register 0n (TDR0n)). Clears the target bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the target bit of the TOL0 register to 0. Clears the target bit of the timer output enable register 0 (TOE0) to 0.	The TO0p pin goes into Hi-Z state. (The port mode register is set to input mode.)
	Sets slave channel. Sets the target bit of timer output mode register 0 (TOM0) to 1 (slave channel output mode). Sets the target bit of the TOL0 register. Sets the TO0p bit and determines default level of the TO0p output. Sets the TOE0p bit to 1 and enables operation of TO0p.	TO0p does not change because channel stops operating. (The TO0p pin is not affected even if the TO0p bit is
	Clears the port register and port mode register to 0. (output mode is set)	modified). The level set in the TO0p bit is output from the TO0p pin.

Figure 6-73. Procedure for Two-channel Input with One-shot Pulse Output Function (1/2)

Remark n: Master channel number (n = 0, 2)

p: Slave channel number (p = 3)



	Software operation	Hardware status
Operation start	Sets the TOE0p bit of the slave channel to 1 to enable TO0p operation (only when operation is resumed). Sets the target bits of the TS0 register (master and slave) to 1 at the same time. The target bits of the TS0 register automatically return to 0 because they are trigger bits. Count operation starts on detection of the next start triggers: - The TI0n pin input valid edge is detected. - The TS0n bit is set to 1 by software.	The target bits of the TE0 register are set to 1 and the master channel enters the TI0n pin input valid edge detection wait status. Value of the TDR0n register is loaded to the timer count register 0n (TCR0n) of the master channel, and count down operation starts.
During operation	Changes master channel setting. The TCR0n register can always be read (for the access procedure to the TCR0nH and TCR0nL registers, see 6.2.1 Timer counter register 0n (TCR0n)). The set values of only the CIS0n1 and CIS0n0 bits of the TMR0n register can be changed. The set values in the target bits of the TDR0n, TO0, TOE0, TOM0, and TOL0 registers cannot be changed. Changes slave channel setting. The TDR0p register can always be read. The TCR0p register can always be read. The TSR0p register can always be read. The set values of only the CIS0p1 and CIS0p0 bits of the TMR0p register can be changed. The set values in the target bits of the TO0p, TOE0p, TOM0, and TOL0 registers cannot be changed.	The master channel counter (TCR0n) performs count down operation. When the count value reaches TCR0n = 0000H, INTTM0n is generated, and the counter stops at TCR0n = FFFFH until the next start trigger is detected (the TI0n pin input valid edge is detected or TS0n bit is set to 1). The slave channel, triggered by INTTM0p of the master channel, clears the timer counter register 0p (TCR0p) to 0000H. The counter starts counting up from 0000H, and when the TI0p pin input valid edge is detected, the count value is transferred (captured) to the timer data register 0p (TDR0p) and TCR0p register is cleared to 0000H. At this time, INTTM0p is generated, which sets the TO0p output level to inactive After that, the above operation is repeated.
Operation stop	Sets the target bits of the TT0 register (master and slave) to 1 at the same time. The target bits of the TT0 register automatically return to 0 because they are trigger bits. Clears the TOE0p bit of slave channel to 0 and sets a	The target bits of the TE0 register are cleared to 0, and count operation stops. The TCR0n and TCR0p registers hold count value and stop. The TO0p output is not initialized but holds current status. The level set in the TO0p bit is output from the TO0p pin.
TAU stop	To hold the TO0p pin output level Clears the TO0p bit to 0 after the value to be held (output latch) is set to the port register.	 The TOOp pin output level is held by port function. Power-off status Clock supply is stopped and SFR of the TAU is initialized.

Figure 6-73. Procedure for Two-channel Input with One-shot Pulse Output Function (2/2)

Remark n: Master channel number (n = 0, 2)

p: Slave channel number (n \leq 3)

Operation is resumed.



6.9.3 Operation as PWM output function

Two channels can be used as a set to generate a pulse of any period and duty factor.

When channel 1 or 3 is used as an 8-bit timer (SPLIT0n = 1), only the lower 8-bit timer can be used as the slave channel for the PWM output function.

The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDR0n (master) + 1} × Count clock period Duty factor [%] = {Set value of TDR0p (slave)}/{Set value of TDR0n (master) + 1} × 100 0% output: Set value of TDR0p (slave) = 0000H (00H in 8-bit timer mode) 100% output: Set value of TDR0p (slave) ≥ {Set value of TDR0n (master) + 1}

Remark The duty factor exceeds 100% if the set value of TDR0p (slave) > (set value of TDR0n (master) + 1), the actually output PWM waveform has a 100% duty factor.

The master channel operates in the interval timer mode. If the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, the interrupt request signal (INTTM0n) is output, the value set to timer data register 0n (TDR0n) is loaded to timer count register 0n (TCR0n), and the counter counts down in synchronization with the count clock (fTCLK). When TCR0n reaches 0000H, INTTM0n is output, the value of the TDR0n register is loaded again to the TCR0n register, and the counter counts down. This operation is repeated until the channel stop trigger bit (TT0n) of timer channel stop register 0 (TT0) is set to 1.

During the PWM output function operation, the period until the master channel counts down to 0000H is the PWM output (TO0p) cycle.

The slave channel operates in one-count mode. By using INTTM0n from the master channel as a start trigger, the TCR0p register loads the value of the TDR0p register and TCR0p counts down to 0000H. When TCR0p reaches 0000H, it outputs INTTM0p, and stops counting with TCR0p = FFFFH until the next start trigger (INTTM0n from the master channel) is generated.

During the PWM output function operation, the period until the slave channel counts down to 0000H is the PWM output (TO0p) duty.

PWM output (TO0p) goes to the active level one count clock (fTCLK) after the master channel generates INTTM0n and goes to the inactive level when the TCR0p register of the slave channel becomes 0000H.

- Cautions 1. To rewrite both timer data register 0n (TDR0nH, TDR0nL) of the master channel and the TDR0pH and TDR0pL registers of the slave channel, a write access is necessary at least four times. The timing at which the values of the TDR0nH, TDR0nL, TDR0pH, and TDR0pL registers are loaded to the TCR0nH, TCR0nL, TCR0pH, and TCR0pL registers is upon generation of INTTM0n of the master channel. Thus, when rewriting is performed split before and after generation of INTTM0n of the master channel, the TO0p pin cannot output the expected waveform. To rewrite all of the TDR0nH, TDR0nL, TDR0pH, and TDR0pL registers, therefore, be sure to consecutively rewrite the four registers immediately after INTTM0n is generated from the master channel.
 - 2. To use the PWM output function in 8-bit timer mode, set 00H in TDR0nH of the master channel and set the pulse period for the 8-bit timer. The TDR0nL register value should be set within the range from 00H to FEH (0% to 100% output).
- **Remark** n: Master channel number (n = 0, 2)
 - p: Slave channel number (n \leq 3)






Figure 6-74. Block Diagram of Operation as PWM Output Function

Remarkn: Master channel number (n = 0, 2)p: Slave channel number (n \leq 3)







Figure 6-75. Example of Basic Timing of Operation as PWM Output Function




p: Slave channel number (n \leq 3)

2. TS0n, TS0p: Bit n, p of timer channel start register 0 (TS0)
TE0n, TE0p: Bit n, p of timer channel enable status register 0 (TE0)
TCR0n, TCR0p: Timer count registers 0n, 0p (TCR0n, TCR0p)
TDR0n, TDR0p: Timer data registers 0n, 0p (TDR0n, TDR0p)
TO0n, TO0p: TO0n and TO0p pins output signal



Figure 6-76. Example of Set Contents of Registers for PWM Output Function (Master Channel)


(a) Timer mode register 0n (TMR0nH, TMR0nL)



RENESAS

Figure 6-77. Example of Set Contents of Registers for PWM Output Function (Slave Channel) (1/2)





RENESAS

Figure 6-77. Example of Set Contents of Registers for PWM Output Function (Slave Channel) (2/2)

(e) Timer output mode register 0 (TOM0)

 Bit р

 TOM0
 ТОМ0р

 1

1: Sets the slave channel output mode.

Remark p: Slave channel number (n)



	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to SFR of the TAU is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1 (when the TAU0EN bit is 0, read/write operation is disabled).	Power-on status. Each channel stops operating. (Clock supply is started and writing to SFR of the TAU is enabled.)
	Sets timer clock select register 0 (TPS0). Determines operating clock (CK00 and CK01) for each channel.	
Channel default setting	Sets timer mode registers 0n, 0p (TMR0n, TMR0p) (determines operation mode for each channel). Sets an interval (period) value of the master channel and a duty factor of the slave channel in the timer data registers 0n and 0p (TDR0n and TDR0p) (for the access procedure to the TDR0nH and TDR0nL registers, see 6.2.2 Timer data register 0n (TDR0n)).	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets master channel Clears the target bit of the timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the target bit of the TOL0 register to 0. Clears the target bit of the timer output enable register 0 (TOE0) to 0.	The TO0p pin goes into Hi-Z state. (The port mode register is set to input mode.)
	Sets slave channel Sets the target bit of the timer output mode register 0 (TOM0) to 1 (slave channel output mode). Sets the target bit of the TOL0 register. Sets the TO0p bit and determines default level of the TO0p output. Sets the TOE0p bit to 1 and enables operation of TO0p. – Clears the port register and port mode register to 0. (output mode is set.)	TO0p does not change because channel stops operating (The TO0p pin is not affected even if the TO0p bit is modified). The level set in the TO0p bit is output from the TO0p pin.

Remark n: Master channel number (n = 0, 2)

p: Slave channel number (n \leq 3)



	Software operation	Hardware status
Operation start	Sets the TOE0p bit of the slave register to 1 and enables operation of TO0n (only when operation is resumed). Sets the target bits (master and slave) of the TS0 register to 1 at the same time. The target bits of the TS0 register automatically return to 0 because they are trigger bits.	The target bit of the TE0 register is set to 1, and the time counter register 0n (TCR0n) of the master channel is loaded with the TDR0n register value and starts counting down.
During operation	Changes master channel setting. The set values of the TDR0n register can be changed after INTTM0n of the master channel is generated. The TCR0n register can always be read (for the access procedure to the TCR0nH and TCR0nL registers, see 6.2.1 Timer counter register 0n (TCR0n)). The set values in the target bits of the TMR0n, TO0, TOE0, TOM0, and TOL0 registers cannot be changed. Changes slave channel setting. The set values of the TDR0p register can be changed after INTTM0n of the master channel is generated. The TCR0p register can always be read. The set values in the target bits of the TO0, TOE0, and TOL0 registers can be changed. The set values in the target bits of the TMR0p and TOM0 registers cannot be changed.	The timer counter register 0n (TCR0n) of the master channel performs count down operation. When the cour value reaches TCR0n = 0000H, INTTM0n output is generated. At the same time, the value of the TDR0n register is loaded to the TCR0n register, and the counter starts counting down again. At the slave channel, the value of the TDR0p register is loaded to the TCR0p register, triggered by INTTM0n of the master channel, and the counter starts counting dow The output level of TO0p becomes active one count cloc (frCLK) after generation of the INTTM0n output from the master channel. It becomes inactive when TCR0p = 0000H, and the counting operation is stopped with TCR0 = FFFFH. After that, the above operation is repeated.
Operation stop	The target bits of the TT0 registers automatically return to 0 because they are trigger bits.	The target bits of the TE0 register are cleared to 0, and count operation stops. The TCR0n and TCR0p registers hold count value and stop. The TO0p output is not initialized but holds current status.
	Clears the TOE0p bit of slave channel to 0 and sets a value to the TO0p bit.	The level set in the TO0p bit is output from the TO0p pin
TAU stop	To hold the TO0p pin output level Clears the TO0p bit to 0 after the value to be held (output latch) is set to the port register.	The TO0p pin output level is held by port function.
	Clears the TAU0EN bit of the PER0 register to 0.	 Power-off status (Clock supply is stopped and SFR of the TAU is initialized.)

Remark n: Master channel number (n = 0, 2)

p: Slave channel number (n \leq 3)



6.9.4 Operation as multiple PWM output function

By extending the PWM output function and using multiple slave channels, many PWM waveforms with different duty values can be output. The multiple PWM output function is provided only in the 16-pin products.

When channel 1 or 3 is used as an 8-bit timer (SPLIT0n = 1), only the lower 8-bit timer can be used as the slave channel for the PWM output function.

For example, when using two slave channels, the period and duty factor of an output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDR0n (master) + 1} × Count clock period Duty factor 1 [%] = {Set value of TDR0p (slave 1)}/{Set value of TDR0n (master) + 1} × 100 Duty factor 2 [%] = {Set value of TDR0q (slave 2)}/{Set value of TDR0n (master) + 1} × 100

Remark Although the duty factor exceeds 100% if the set value of TDR0p (slave 1) > {set value of TDR0n (master) + 1} or if the {set value of TDR0q (slave 2)} > {set value of TDR0n (master) + 1}, the actually output PWM waveform has a 100% duty factor.

The master channel counts the pulse periods. When operated in interval timer mode, it loads the TDR0n value to the TCR0n register to start counting down.

The slave channel 1 counts the duty factor, and outputs any PWM waveform from the TO0p pin. When operated in one-count mode, it loads the TDR0p register value to the TCR0p register using INTTM0n from the master channel as a start trigger, and performs count down operation until TCR0p reaches 0000H. When TCR0p = 0000H, TCR0p outputs INTTM0p and stops counting with TCR0q = FFFFH until the next start trigger (INTTM0n from the master channel) has been input.

In the same way as the slave channel 1, the slave channel 2 counts the duty factor, and outputs a desired PWM waveform from the TO0q pin. When operated in one-count mode, the counter loads the TDR0q register value to the TCR0q register using INTTM0n from the master channel as a start trigger, and performs counting down until TCR0q reaches 0000H. When TCR0q = 0000H, the TCR0q register outputs INTTM0q and stops counting with TCR0p = FFFFH until the next start trigger (INTTM0n from the master channel) has been input.

The PWM output level (TO0p or TO0q) becomes active one count clock (f_{TCLK}) after generation of INTTM0n from the master channel, and inactive when TCR0p = 0000H or TCR0q = 0000H.

When channel 0 is used as the master channel as above, up to three types of PWM signals can be output at the same time.

- Cautions 1. To rewrite both timer data register 0n (TDR0nH, TDR0nL) of the master channel and the TDR0pH and TDR0pL registers of the slave channel, write access is necessary at least four times. Since the values of the TDR0nH, TDR0nL, TDR0pH, and TDR0pL registers are loaded to the TCR0nH, TCR0nL, TCR0pH, and TCR0pL registers after INTTM0n is generated from the master channel, if rewriting is performed separately before and after generation of INTTM0n from the master channel, the TO0p pin cannot output the expected waveform. To rewrite all of the TDR0nH, TDR0nL, TDR0pH, and TDR0pL registers, be sure to consecutively rewrite the four registers immediately after INTTM0n is generated from the master channel.
 - 2. To use the multiple PWM output function in 8-bit timer mode, set 00H in TDR0nH of the master channel and set the pulse period for the 8-bit timer. The TDR0nL register value should be set within the range from 00H to FEH (0% to 100% output).
- **Remark** n: Master channel number (n = 0)

p: Channel number of slave channel 1, q: Channel number of slave channel 2

n (Where p and q are consecutive integers greater than n)




Figure 6-79. Block Diagram of Operation as Multiple PWM Output Function (Output Two Types of PWMs)

Remark n: Channel number (n = 0)

p: Channel number of slave channel 1, q: Channel number of slave channel 2

n (Where p and q are consecutive integers greater than n)






Figure 6-80. Example of Basic Timing of Operation as Multiple PWM Output Function (Output Two Types of PWMs)


(Remarks are listed on the next page.)



Remarks 1. n: Channel number (n = 0)

p: 8	p: Slave channel number 1, q: Slave channel number 2		
n <	n \leq 3 (Where p and q are consecutive integers greater than n)		
2 . TS)n, TS0p, TS0q:	Bit n, p, q of timer channel start register 0 (TS0)	
TE	Dn, TE0p, TE0q:	Bit n, p, q of timer channel enable status register 0 (TE0)	
TC	R0n, TCR0p, TCR0q:	Timer count registers 0n, 0p, 0q (TCR0n, TCR0p, TCR0q)	
TD	R0n, TDR0p, TDR0q:	Timer data registers 0n, 0p, 0q (TDR0n, TDR0p, TDR0q)	
то	0n, TO0p, TO0q:	TO0n, TO0p, and TO0q pins output signal	

Figure 6-81. Example of Set Contents of Registers for Multiple PWM Output Function (Master Channel) (1/2)



(a) Timer mode register 00 (TMR00)



Figure 6-81. Example of Set Contents of Registers for Multiple PWM Output Function (Master Channel) (2/2)

(b) Timer output register 0 (TO0)

Bit 0

TO00

0

0

Bit 0

TOL00 0

0



0: Outputs 0 from TO00.

(c) Timer output enable register 0 (TOE0)



0: Stops the TO00 output operation by counting operation.

(d) Timer output level register 0 (TOL0)



0: Setting is invalid because master channel output mode is set (TOM00 = 0).


(e) Timer output mode register 0 (TOM0)



0: Sets master channel output mode.




Figure 6-82. Example of Set Contents of Registers for Multiple PWM Output Function (Slave Channel) (Output Two Types of PWMs) (1/2)



(a) Timer mode register 0p, 0q (TMR0p, TMR0q)



Figure 6-82. Example of Set Contents of Registers for Multiple PWM Output Function (Slave Channel) (Output Two Types of PWMs) (2/2)



0 (Where p and q are consecutive integers greater than 0)



	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to SFR of the TAU is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1 (when the TAU0EN bit is 0, read/write operation is disabled).	Power-on status. Each channel stops operating. (Clock supply is started and writing to SFR of the TAU is enabled.)
	Sets timer clock select register 0 (TPS0). Determines operating clock (CK00 and CK01) for each channel.	
Channel default setting	Sets timer mode registers 00, 0p, 0q (TMR00, TMR0p, TMR0q) (determines operation mode for each channels). Sets an interval (period) value of the master channel and a duty factor of the slave channels to the timer data registers 00, 0p, and 0q (TDR00, TDR0p, and TDR0q) (for the access procedure to the TDR0nH and TDR0nL registers, see 6.2.2 Timer data register 0n (TDR0n)).	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets master channel. Clears the target bit of the timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the target bit of the TOL0 register to 0. Clears the target bit of the timer output enable register 0 (TOE0) to 0.	The TO0p and TO0q pins go into Hi-Z state. (The port mode register is in output mode.)
	Sets slave channel. Sets the target bit of the timer output mode register 0 (TOM0) to 1 (slave channel output mode). Sets the target bit of the TOL0 register. Sets the TO0p and TO0q bits and determines default level of the TO0p and TO0q outputs. Sets the TOE0p and TOE0q bits to 1 and enables TO0p and TO0q outputs based on count operation.	TO0p and TO0q do not change because channels stop operating. (The TO0p pin is not affected even if the TO0p or TO0q bit is modified).
	Clears the port register and port mode register to 0. (output mode is set.)	The levels set in the TO0p and TO0q bits are output from the TO0p and TO0q pins.

Figure 6-83. Procedure for Using Multiple PWM Output Function (Output Two Types of PWMs) (1/2)

Remark p: Channel number of slave channel 1, q: Channel number of slave channel 2 n (Where p and q are a consecutive integer greater than n)



	Software operation	Hardware status
Operation start	Sets the TOE0p and TOE0q bits of the slave register to 1 and enables the TO0p and TO0q outputs by the count operation (only when resuming operation). Sets the target bits of the TS0 register (master and slave) to 1 at the same time. The target bits of TS0 register automatically return to 0 because they are trigger bits.	The target bit of the TE0 register is set to 1, and the time counter register 00 (TCR00) of the master channel is loaded with the TDR00 register value and starts counting down.
During operation	 Changes master channel setting. The set values of the TDR00 register can be changed after INTTM00 of the master channel is generated. The TCR00 register can always be read (for the access procedure to the TCR00H and TCR00L registers, see 6.2.1 Timer counter register 0n (TCR0n)). The set values in the target bits of the TMR00, TO0, TOE0, TOM0, and TOL0 registers cannot be changed. Changes slave channel setting. The set values of the TDR0p and TDR0q registers can be changed after INTTM00 of the master channel is generated. The TCR0p and TCR0q register can always be read. The set values in the target bits of the TO0, TOE0, and TOL0 registers can be changed. The set values in the target bits of the TMR0p, TMR0q, and TOM0 registers cannot be changed. 	The timer counter register 00 (TCR00) of the master channel performs count down operation. When the coun value reaches TCR00 = 0000H, INTTM00 is generated. At the same time, the value of the TDR00 register is loaded to the TCR00 register, and the counter starts counting down again. At the slave channel, the values of the TDR0p and TDR0 registers are loaded to the TCR0p and TCR0q registers, triggered by INTTM00 of the master channel, and the counter starts counting down. The output levels of TO0p and TO0q become active one count clock (frcLk) after generation of the INTTM00 output from the master channel. They become inactive when TCR0p = 0000H and TCR0q = 0000H, and the counting operation is stopped at TCR0p = FFFFH and TCR0q = FFFFH. After that, the above operation is repeated.
Operation stop	The target bits of the TT0 register automatically return to 0 because they are trigger bits.	The target bits of the TE0 register are cleared to 0, and count operation stops. The TCR00, TCR0p, and TCR0q registers hold count value and stop. The TO0p and TO0q outputs are not initialized but hol current status.
	Clears the TOE0p and TOE0q bits of slave channels to 0 and sets a value to the TO0p and TO0q bits.	The levels set in the TO0p and TO0q bit are output from the TO0p and TO0q pins.
TAU stop	To hold the TO0p and TO0q pin output levels Clears the TO0p and TO0q bits to 0 after the value to be held (output latch) is set to the port register.	The TO0p and TO0q pin output levels are held by port function.
	Clears the TAU0EN bit of the PER0 register to 0.	Power-off status (Clock supply is stopped and SFR of the TAU is initialized.)

Figure 6-83. Procedure for Using Multiple PWM Output Function (Output Two Types of PWMs) (2/2)

Remark p: Channel number of slave channel 1, q: Channel number of slave channel 2

0 (Where p and q are a consecutive integer greater than 0)

Operation is resumed.



6.10 Cautions When Using Timer Array Unit

6.10.1 Cautions when using timer output

Depending on the product, a timer output and other alternate functions may be assigned to some pins. In such case, the outputs of the other alternate functions must be set to their initial states.

For details, see 4.5 Register Settings When an Alternate Function Is Used.



CHAPTER 7 12-BIT INTERVAL TIMER

Caution 16-pin products have a single 12-bit interval timer.

7.1 Functions of 12-bit Interval Timer


An interrupt request signal (INTIT) is generated at any previously specified time interval. It can be utilized as the trigger for waking up from STOP mode and HALT mode.

7.2 Configuration of 12-bit Interval Timer

The 12-bit interval timer includes the following hardware.

Item	Configuration			
Counter	12-bit counter			
Control registers	Peripheral enable register 0 (PER0)			
	Operation speed mode control register (OSMC)			
Interval timer control register H (ITMCH) Interval timer control register L (ITMCL)				

Figure 7-1. Block Diagram of 12-bit Interval Timer





7.3 Registers Controlling 12-bit Interval Timer

The 12-bit interval timer is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Operation speed mode control register (OSMC)
- Interval timer control register (ITMC)

7.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.

When using the 12-bit interval timer, be sure to set bit 7 (TMKAEN) to 1 at first.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W

<6> <5> Symbol <7> 3 <2> <0> 4 1 PER0 TMKAEN^{Note} **CMPEN**^{Note} ADCEN 0 SAU0EN 0 TAU0EN 0

TMKAEN	Control of 12-bit interval timer input clock supply
0	Stops input clock supply.SFR used by the 12-bit interval timer cannot be written.The 12-bit interval timer is in the reset status.
1	Enables input clock supply.SFR used by the 12-bit interval timer can be read and written.

Note 16-pin products only.

- Cautions 1. Set the WUTMMCK0 bit of the OSMC register to 1 to determine the clock source for counting before supplying an input clock signal to the 12-bit interval timer (TMKAEN = 1).
 - When setting the 12-bit interval timer, be sure to first set the TMKAEN bit to 1 and then set the following registers, while oscillation of the count clock is stable. If TMKAEN = 0, writing to the 12-bit interval timer is ignored, and all read values are default values (except for the operation speed mode control register (OSMC)).
 - Interval timer control register H (ITMCH)
 - Interval timer control register L (ITMCL)
 - Be sure to clear the following bits to 0.
 10-pin products: Bits 1, 3, 4, 6, and 7
 16-pin products: Bits 1, 3, and 4



7.3.2 Operation speed mode control register (OSMC)

The WUTMMCK0 bit can be used to control supply of the 12-bit interval timer count clock.

Set the WUTMMCK0 bit to 1 before operating the 12-bit interval timer.

Do not clear WUTMMCK0 to 0 before counter operation has stopped.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-3. Format of Operation Speed Mode Control Register (OSMC)

Address: F00F3H After reset: 00H			R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	0	0	0	WUTMMCK0	0	0	0	0

WUTMMCK0	Supply of count clock for 12-bit interval timer
0	Clock supply stop.
1	Low-speed on-chip oscillator clock (f∟) supply



7.3.3 Interval timer control register (ITMCH, ITMCL)

This register is used to set up the starting and stopping of the 12-bit interval timer operation and to specify the timer compare value.

Set the eight lower-order bits (ITCMP7 to ITCMP0) of the value for comparison in the ITMCL register and then set the four higher-order bits (ITCMP11 to ITCMP8) of the value for comparison and make the setting to stop or start counter operation in the ITMCH register.

The ITMCH and ITMCL registers can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets the ITMCH and ITMCL registers to 0FH and FFH, respectively.

Figure 7-4. Format of Interval Timer Control Register (ITMCH, ITMCL)

Address: FFF	91H After re	eset: 0FH R/	W								
Symbol	7	6	5	4		3 to	o 0				
ITMCH	RINTE	0	0	0	ITCMP11 to ITCMP8						
Address: FFF	90H After re	eset: FFH R/	W								
Symbol	7 6 5 4 3 2 1 0										
ITMCL	ITCMP7 to ITCMP0										
-	RINTE	12-bit interval timer operation control									
	0	Count operation stopped (count clear)									
	1	Count operation started									
	ITCMP11	to ITCMP0	Specification of the 12-bit interval timer compare value								
	00	01H	These bits generate an interrupt at the fixed cycle (count clock cycles × (ITCMP								
	•	••	setting + 1)).								
	FF	FH									
	00	000H Setting prohibited									
	Example interrupt cycles when 001H or FFFH is specified for ITCMP11 to ITCMP0										
	 ITCMP11 to ITCMP0 = 001H, count clock: when f_{IL} = 15 kHz 1/15 [kHz] × (1 + 1) ÷ 0.1333 [ms] = 133.3 [μs] 										
	 ITCMP11 to ITCMP0 = FFFH, count clock: when f_{iL} = 15 kHz 1/15 [kHz] × (4095 + 1) ÷ 273 [ms] 										

- Cautions 1. Set the TMKAMK flag to 1 to disable processing of the INTIT interrupt before stopping the counter (by clearing the RINTE bit to 0). Clear the TMKAIF flag to 0 to enable INTIT interrupt processing before restarting counter operation (by setting the RINTE bit to 1).
 - 2. The value read from the RINTE bit is applied one count clock cycle after setting the RINTE bit to 1.
 - 3. When setting the RINTE bit after returned from standby mode and entering standby mode again, confirm that the written value of the RINTE bit is reflected, or wait that more than one clock of the count clock has elapsed after returned from standby mode. Then enter standby mode.
 - 4. Only change the setting of the ITCMP11 to ITCMP0 bits when the counting operation is stopped (RINTE = 0).

However, it is possible to change the settings of the ITCMP11 to ITCMP8 bits at the same time as when changing the setting of the RINTE bit from 0 to 1 or 1 to 0.

7.4 12-bit Interval Timer Operation

7.4.1 12-bit interval timer operation timing

The count value specified for the ITCMP11 to ITCMP0 bits is used as an interval to operate a 12-bit interval timer that repeatedly generates interrupt requests (INTIT).

When the RINTE bit is set to 1, the 12-bit counter starts counting.

When the 12-bit counter value matches the value specified for the ITCMP11 to ITCMP0 bits, the 12-bit counter value is cleared to 0, counting continues, and an interrupt request signal (INTIT) is generated at the same time.

The basic operation of the 12-bit interval timer is shown in Figure 7-5.




Figure 7-5. 12-bit Interval Timer Operation Timing (ITCMP11 to ITCMP0 = 0FFH, count clock: f⊫ = 15 kHz




7.4.2 Start of count operation and re-enter to HALT/STOP mode after returned from HALT/STOP mode

When setting the RINTE bit after returned from HALT or STOP mode and entering HALT or STOP mode again, write 1 to the RINTE bit, and confirm the written value of the RINTE bit is reflected or wait for at least one cycle of the count clock. Then, enter HALT or STOP mode.

- After setting RINTE to 1, confirm by polling that the RINTE bit has become 1, and then enter HALT or STOP mode (see Example 1 in **Figure 7-6**).
- After setting RINTE to 1, wait for at least one cycle of the count clock and then enter HALT or STOP mode (see Example 2 in **Figure 7-6**).

Figure 7-6. Procedure of Entering to HALT or STOP Mode After Setting RINTE to 1



Example 1

Example 2




CHAPTER 8 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

8.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for clock output for supply to peripheral ICs. Buzzer output is a function to output a square wave of buzzer frequency. One pin can be used to output a clock or buzzer sound. The PCLBUZ0 pin outputs a clock selected by clock output select register 0 (CKS0). Figure 8-1 shows the block diagram of clock output/buzzer output controller.





Caution The PCLBUZ0 pin can output a frequency, see 23.4 AC Characteristics.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



8.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

Table 8-1. Configuration of Clock Output/Buzzer Output Controller

Item	Configuration		
Control registers	Clock output select register 0 (CKS0)		
	Port mode register 0 (PM0) [Port mode register 4 (PM4)]		
	Port register 0 (P0) [Port register 4 (P4)]		
	Port mode control register 0 (PMC0)		
	Peripheral I/O redirection register (PIOR)		

Remark Functions in brackets in the above table can be assigned via settings in the peripheral I/O redirection register (PIOR).

8.3 Registers Controlling Clock Output/Buzzer Output Controller

The following registers are used to control the clock output/buzzer output controller.

- Clock output select register 0 (CKS0)
- Port mode register 0 (PM0) [Port mode register 4 (PM4)]
- Port mode control register 0 (PMC0)
- Peripheral I/O redirection register (PIOR)

Remark Functions in brackets can be assigned via settings in the peripheral I/O redirection register (PIOR).



8.3.1 Clock output select register 0 (CKS0)

This register sets output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZ0), and sets the output clock.

The CKS0 register is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 8-2. Format of Clock Output Select Register 0 (CKS0)

Address: F	FFA5H A	ter reset: 00H	R/W					
Symbol	<7>	6	5	4	3	2	1	0
CKS0	PCLOE0	0	0	0	0	CCS02	CCS01	CCS00

PCLOE0	PCLBUZ0 pin output enable/disable specification
0	Output disable (default)
1	Output enable

CCS02	CCS01	CCS00	PCLBUZ0 pin output clock selection					
					fmain (MHz)			
				1.25	2.5	5	10	20
0	0	0	fmain	1.25 MHz	2.5 MHz	5 MHz ^{Note}	10 MHz ^{Note}	Setting prohibited ^{Note}
0	0	1	fmain/2	625 kHz	1.25 MHz	2.5 MHz	5 MHz ^{Note}	10 MHz ^{Note}
0	1	0	fmain/2 ²	312.5 kHz	625 kHz	1.25 MHz	2.5 MHz	5 MHz ^{Note}
0	1	1	fmain/2 ³	156.3 kHz	312.5 kHz	625 kHz	1.25 MHz	2.5 MHz
1	0	0	fmain/2 ⁴	78.1 kHz	156.3 kHz	312.5 kHz	625 kHz	1.25 MHz
1	0	1	fmain/2 ¹¹	610 Hz	1.22 kHz	2.44 kHz	4.88 kHz	9.77 kHz
1	1	0	$f_{\text{MAIN}}/2^{12}$	305 Hz	610 Hz	1.22 kHz	2.44 kHz	4.88 kHz
1	1	1	fmain/2 ¹³	153 Hz	305 Hz	610 Hz	1.22 kHz	2.44 kHz

Note The available output clock varies depending on the operating voltage range. For detail, see **23.4 AC Characteristics**.

- Cautions 1. Change the output clock after disabling the PCLBUZ0 pin output (PCLOE0 = 0).
 - 2. To shift to STOP mode, execute the STOP instruction when at least 1.5 cycles of the clock used for the PCLBUZ0 pin output have elapsed after the PCLBUZ0 pin output has been disabled.

Remark fmain: Main system clock frequency



8.3.2 Registers controlling port functions of clock output/buzzer output pin

Using the port pin for the clock output/buzzer output controller requires setting of the registers that control the port function multiplexed on the clock output/buzzer output pin (PCLBUZ0 pin): (port mode registers 0, 4 (PM0, PM4), port registers 0, 4 (P0, P4), port mode control register 0 (PMC0), peripheral I/O redirection register (PIOR)).

For details on the registers that control the port functions, see 4.3.1 Port mode registers 0, 4 (PM0, PM4), 4.3.2 Port registers 0, 4, 12, 13 (P0, P4, P12, P13), 4.3.5 Port mode control register 0 (PMC0), and 4.3.6 Peripheral I/O redirection register (PIOR).

When you intend to use the PCLBUZ0 pin, set the corresponding bits in the port mode register 0 (PM0) and port mode control register 0 (PMC0) to 0 and the corresponding bits in the port register 0 (P0) and port output mode register 0 (POM0) to 1.

For details, see 4.5.3 Example of register settings for port and alternate functions used.

PCLBUZ0 pin output can be assigned to pin P40 by setting the PIOR bit in the peripheral I/O redirection register (PIOR) to 1.



8.4 Operations of Clock Output/Buzzer Output Controller

One pin can be used to output a clock or buzzer sound.

The PCLBUZ0 pin outputs a clock/buzzer selected by the clock output select register 0 (CKS0).


8.4.1 Operation as output pin

The PCLBUZ0 pin is output as the following procedure.

- <1> Set the bits in the port mode register (PM0/PM4), port register (P0/P4), and port mode control register 0 (PMC0) that correspond to the pin on which the PCLBUZ0 function is multiplexed to 0.
- <2> Select the output frequency with bits 0 to 2 (CCS00 to CCS02) of the clock output select register (CKS0) of the PCLBUZ0 pin (output in disabled).
- <3> Set bit 7 (PCLOE0) of the CKS0 register to 1 to enable clock/buzzer output.

PCLBUZ0 pin output has been disabled.

Remark The controller used for outputting the clock starts or stops outputting the clock one clock after enabling or disabling clock output (PCLOE0 bit) is switched. At this time, pulses with a narrow width are not output. Figure 8-3 shows enabling or stopping output using the PCLOE0 bit and the timing of outputting the clock.



Caution Entry to STOP mode within 1.5 clock cycles of the PCLBUZ0 pin output being disabled (PCLOE0 = 0) will shorten the width of the PCLBUZ0 pin output pulse. In such cases, only execute the STOP instruction when at least 1.5 cycles of the clock used for PCLBUZ0 output have elapsed after the

R01UH0400EJ0220 Rev. 2.20 Apr 06, 2018



CHAPTER 9 WATCHDOG TIMER

9.1 Functions of Watchdog Timer

The count operation is specified by the user option byte (000C0H) in the watchdog timer.

The watchdog timer operates on the low-speed on-chip oscillator clock.

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to the WDTE register

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of the RESF register, see **CHAPTER 16 RESET FUNCTION**.

When 75% of the overflow time is reached, an interval interrupt is generated.



9.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

Table 9-1. Configuration of Watchdog Timer

Item	Configuration
Control register	Watchdog timer enable register (WDTE)

How the counter operation is controlled and overflow time are set by the option byte.

Table 9-2. Setting of Option Bytes and Watchdog Timer

Setting of Watchdog Timer	Option Byte (000C0H)
Controlling counter operation of watchdog timer	Bit 4 (WDTON)
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)
Controlling counter operation of watchdog timer (in HALT/STOP mode)	Bit 0 (WDSTBYON)

Remark For the option byte, see CHAPTER 18 OPTION BYTE.




Figure 9-1. Block Diagram of Watchdog Timer



9.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

9.3.1 Watchdog timer enable register (WDTE)

Writing "ACH" to the WDTE register clears the watchdog timer counter and starts counting again. This register can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to 1AH or 9AH^{Note}.

Figure 9-2. Format of Watchdog Timer Enable Register (WDTE)

Address:	FFFABH	After reset: 1/	AH/9AH Note	R/W				
Symbol	7	6	5	4	3	2	1	0
WDTE								

Note The WDTE register reset value differs depending on the WDTON bit setting value of the option byte (000C0H). To operate watchdog timer, set the WDTON bit to 1.

WDTON Bit Setting Value	WDTE Register Reset Value
0 (watchdog timer count operation disabled)	1AH
1 (watchdog timer count operation enabled)	9AH

Cautions 1. If a value other than "ACH" is written to the WDTE register, an internal reset signal is generated.

- 2. If a 1-bit memory manipulation instruction is executed for the WDTE register, an internal reset signal is generated.
- 3. The value read from the WDTE register is 1AH/9AH (this differs from the written value (ACH)).



9.4 Operation of Watchdog Timer

9.4.1 Controlling operation of watchdog timer

<1> When the watchdog timer is used, its operation is specified by the option byte (000C0H).

• Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (000C0H) to 1 (the counter starts operating after a reset release) (for details, see CHAPTER 18).

WDTON Watchdog Timer Counter				
0	Counter operation disabled (counting stopped after reset)			
1	Counter operation enabled (counting started after reset)			

• Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H) (for details, see 9.4.2 and CHAPTER 18).

<2> After a reset release, the watchdog timer starts counting.

- <3> By writing "ACH" to the watchdog timer enable register (WDTE) after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
- <4> If the overflow time expires without "ACH" written to the WDTE register, an internal reset signal is generated. An internal reset signal is generated in the following cases.
 - If a 1-bit manipulation instruction is executed on the WDTE register
 - If data other than "ACH" is written to the WDTE register
- Cautions 1. If the watchdog timer is cleared by writing "ACH" to the WDTE register, the actual overflow time may become shorter than the overflow time set by the option byte by up to one clock cycle of f⊾.
 - 2. The watchdog timer can be cleared immediately before the count value overflows.
 - 3. The operation of the watchdog timer in the HALT and STOP modes differs as follows depending on the set value of bit 0 (WDSTBYON) of the option byte (000C0H).

WDSTBYON = 0 : Watchdog timer operation stops. WDSTBYON = 1 : Watchdog timer operation continues.

If WDSTBYON = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is cleared to 0 and counting starts.

4. Setting WDTON = 0 and WDSTBON = 1 is prohibited.



9.4.2 Setting time of watchdog timer

Set the overflow time and interval interrupt time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H).

If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing "ACH" to the watchdog timer enable register (WDTE) before the overflow time.

When 75% of the overflow time is reached, an interval interrupt is generated.

The following overflow time and interval interrupt time can be set.

WDCS2	WDCS1	WDCS0	Overflow Time (WDTRES)	Interval Interrupt Time of Watchdog Timer
0	0	0	(2 ⁶ −1)/f⊫ (4.20 ms)	2 ⁶ /f⊩ × 0.75 (3.15 ms)
0	0	1	(2 ⁷ −1)/f⊫ (8.47 ms)	2 ⁷ /f⊩ × 0.75 (6.35 ms)
0	1	0	(2 ⁸ −1)/f⊫ (17.00 ms)	2 ⁸ /f⊩ × 0.75 (12.75 ms)
0	1	1	(2 ⁹ −1)/f⊫ (34.07 ms)	2 ⁹ /f⊩ × 0.75 (25.55 ms)
1	0	0	(2 ¹¹ −1)/fi∟ (136.47 ms)	2 ¹¹ /fı∟ × 0.75 (102.35 ms)
1	0	1	(2 ¹³ −1)/fi∟ (546.07 ms)	2 ¹³ /fı∟ × 0.75 (409.55 ms)
1	1	0	(2 ¹⁴ −1)/fi∟ (1092.20 ms)	2 ¹⁴ /fi∟ × 0.75 (819.15 ms)
1	1	1	(2 ¹⁶ −1)/fi∟ (4369.00 ms)	2 ¹⁶ /fi∟ × 0.75 (3276.75 ms)

- Cautions 1. The watchdog timer continues counting even after INTWDTI is generated (until ACH is written to the watchdog timer enable register (WDTE)). If ACH is not written to the WDTE register before the overflow time, an internal reset signal is generated.
 - 2. The watchdog timer always generates an interval interrupt when the specified time is reached unless this is specifically disabled. If the interval interrupt from the watchdog timer is not to be used, be sure to disable the interrupt by setting the WDTIMK bit to 1.

Remark fil: Low-speed on-chip oscillator clock frequency



CHAPTER 10 A/D CONVERTER

The number of analog input channels of the A/D converter differs, depending on the product.

- 10-pin products: 4 channels (ANI0 to ANI3)
- 16-pin products: 7 channels (ANI0 to ANI6)


10.1 Function of A/D Converter

The A/D converter is used to convert analog input signals into digital values, and is configured to control up to 7 channels of A/D converter analog inputs. Ten-bit or eight-bit resolution can also be selected by using the ADTYP bit of A/D converter mode register 2 (ADM2).

The A/D converter has the following function.

- 10-bit/8-bit resolution A/D conversion
 - Following the selection of one analog input channel from among ANI0 to ANI6, software initiates A/D conversion with 10-bit or 8-bit resolution. An A/D conversion end interrupt request signal (INTAD) is generated on completion of A/D conversion. The range of operating voltage for the A/D converter is from 2.4 to 5.5 V.





RENESAS

Figure 10-1. Block Diagram of A/D Converter

R7F0C801-805

223

16-pin products only.

ų

10.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

(1) ANI0 to ANI6^{Note} pins

These are the analog input pins of the 7 channels of the A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

Note For 10-pin products, only ANI0 to ANI3.

(2) Sample & hold circuit

The sample & hold circuit samples each of the analog input voltages sequentially sent from the input circuit, and sends them to the A/D voltage comparator. This circuit also holds the sampled analog input voltage during A/D conversion.

(3) A/D voltage comparator

This A/D voltage comparator compares the voltage generated from the voltage tap of the comparison voltage generator with the analog input voltage. If the analog input voltage is found to be greater than the reference voltage (1/2 V_{DD}) as a result of the comparison, the most significant bit (MSB) of the successive approximation register (SAR) is set. If the analog input voltage is less than the reference voltage (1/2 V_{DD}), the MSB bit of the SAR is reset. After that, bit 8 of the SAR register is automatically set, and the next comparison is made. The voltage tap of the comparison voltage generator is selected by the value of bit 9, to which the result has been already set.

Bit 9 = 0: (1/4 V_{DD}) Bit 9 = 1: (3/4 V_{DD})

The voltage tap of the comparison voltage generator and the analog input voltage are compared and bit 8 of the SAR register is manipulated according to the result of the comparison.

Analog input voltage \geq Voltage tap of comparison voltage generator: Bit 8 = 1 Analog input voltage \leq Voltage tap of comparison voltage generator: Bit 8 = 0

Comparison is continued like this to bit 0 of the SAR register. When performing A/D conversion at a resolution of 8 bits, the comparison continues until bit 2 of the SAR register.

(4) Comparison voltage generator

The comparison voltage generator generates the comparison voltage input from an analog input pin.

(5) Successive approximation register (SAR)

The SAR register is a register that sets voltage tap data whose values from the comparison voltage generator match the voltage values of the analog input pins, 1 bit at a time starting from the most significant bit (MSB).

If data is set in the SAR register all the way to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register (conversion results) are held in the A/D conversion result higher-order bit storage register (ADCRH) and the A/D conversion result lower-order bit storage register (ADCRL). When A/D conversion operations have ended, an A/D conversion end interrupt request signal (INTAD) is generated.

(6) A/D conversion result higher-order bit storage register (ADCRH)

ADCRH is an 8-bit register which holds the result of A/D conversion. The conversion result is loaded from the successive approximation register, and the eight higher-order bits of the A/D conversion result are stored in ADCRH. The two lower-order bits of the result of 10-bit A/D conversion are stored in ADCRL.



(7) A/D conversion result lower-order bit storage register (ADCRL)

ADCRL is an 8-bit register which holds the two lower-order bits (ADCR1, ADCR0) of the result of 10-bit A/D conversion. The six lower-order bits of this register are fixed to 0.

(8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates an A/D conversion end interrupt request signal (INTAD).



10.3 Registers Used in A/D Converter

The A/D converter is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- A/D converter mode register 0 (ADM0)
- A/D converter mode register 2 (ADM2)
- A/D conversion result higher-order bit storage register (ADCRH)
- A/D conversion result lower-order bit storage register (ADCRL)
- Analog input channel specification register (ADS)
- A/D test register (ADTES)
- Port mode register 0 (PM0)
- Port mode control register 0 (PMC0)

10.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the A/D converter is used, be sure to set bit 5 (ADCEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W

Symbol	<7>	<6>	<5>	4	3	<2>	1	<0>
PER0	TMKAEN ^{Note}	CMPEN ^{Note}	ADCEN	0	0	SAU0EN	0	TAU0EN

A	ADCEN	Control of A/D converter input clock supply
	0	Stops input clock supply.SFR used by the A/D converter cannot be written.The A/D converter is in the reset status.
	1	Enables input clock supply. • SFR used by the A/D converter can be read/written.

Note 16-pin products only.

- Cautions 1. When setting the A/D converter, be sure to set the following registers while the ADCEN bit is set to 1 first. If ADCEN = 0, the values of the A/D converter control registers are cleared to their initial values and writing to them is ignored (except for the port mode register 0 (PM0) and the port mode control register 0 (PMC0)).
 - A/D converter mode register 0 (ADM0)
 - A/D converter mode register 2 (ADM2)
 - A/D conversion result higher-order bit storage register (ADCRH)
 - A/D conversion result lower-order bit storage register (ADCRL)
 - Analog input channel specification register (ADS)
 - 2. Be sure to clear the following bits to 0.
 - 10-pin products: Bits 1, 3, 4, 6, and 7
 - 16-pin products: Bits 1, 3, and 4

RENESAS

10.3.2 A/D converter mode register 0 (ADM0)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.

The ADM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-3. Format of A/D Converter Mode Register 0 (ADM0)

Address: FFF30H After reset: 00H			/W					
Symbol	<7>	6	5	4	3	2	1	<0>
ADM0	ADCS	0	0	FR1 Note1	FR0 Note1	0	LV0 Note1	ADCE

ADCS	A/D conversion operation control						
0	0 Stops conversion operation (conversion stopped/standby status)						
1	1 Enables conversion operation (conversion operation status)						
<clear cond<="" td=""><td colspan="6"><clear conditions=""></clear></td></clear>	<clear conditions=""></clear>						
• 0 is writte	• 0 is written to ADCS.						
• The bit is	• The bit is automatically cleared to 0 when A/D conversion ends.						
<set condit<="" td=""><td colspan="6"><set condition=""></set></td></set>	<set condition=""></set>						
• 1 is writte	• 1 is written to ADCS when the ADCE bit is 1.						


ADCE	A/D voltage comparator operation control Note2						
0	tops A/D voltage comparator operation						
1	Enables A/D voltage comparator operation						

- Notes1. For details of the FR1, FR0, and LV0 bits and A/D conversion, see Table 10-2 10-bit Resolution A/D Conversion Time Selection or Table 10-3 8-bit Resolution A/D Conversion Time Selection.
 - 2. The operation of the A/D voltage comparator is controlled by the ADCS and ADCE bits, and it takes 0.1 µs from the start of operation for the operation to stabilize. Therefore, when the ADCS bit is set to 1 after 0.1 µs or more has elapsed from the time ADCE bit is set to 1, the conversion result at that time has priority over the first conversion result. If the ADCS bit is set to 1 to perform A/D conversion without waiting for at least 0.1 µs, ignore data of the conversion.
- Cautions1. Rewrite the values of the FR1, FR0, and LV0 bits in the conversion standby status (ADCS = 0, ADCE = 1) or in the conversion stopped status (ADCS = 0, ADCE = 0). Rewriting the values of the FR1, FR0, and LV0 bits, and ADCS bits by an 8-bit manipulation instruction at the same time is prohibited.
 - 2. Setting ADCS =1 and ADCE = 0 is prohibited. When 1 is written to the ADCS bit in the conversion stopped status (ADCE = 0, ADCS = 0), the ADCS bit is not set to 1.
 - 3. Changing the ADCE and ADCS bits from 0 to 1 at the same time by using an 8-bit manipulation instruction is prohibited. Be sure to set these bits in the order described in 10.7 A/D Converter Setup Flowchart.
 - 4. Be sure to clear bits 2, 5, and 6 to "0".
 - Setting the ADCS bit to 1 during conversion (ADCS = 1) is prohibited. When restarting the conversion for the same channel is required, stop conversion once (ADCS = 0), and then restart the A/D conversion (ADCS = 1).

ADCS	ADCE	A/D Conversion Operation
0	0	Conversion stopped state
0	1	Conversion standby state
1	0	Setting prohibited
1	1	Conversion-in-progress state

Table 10-1. Settings of ADCS and ADCE Bits





Note It requires at least 0.1 μs to stabilize the internal circuit until the A/D conversion operation is started (ADCS = 1) after the operation of the A/D voltage comparator is enabled (ADCE = 1). If the ADCS bit is set to 1 without waiting for at least 0.1 μs, ignore data of the first conversion.

	onvertei ster 0 (A		Conversion Clock	Number of Conversion	Conversion Time		Conversi	ion Time Selec	ction (µs)	
FR1	FR0	LV0		Clock		fclк = 1.25 MHz	f _{ськ} = 2.5 MHz	fclк = 5 MHz	f _{ськ} = 10 MHz	f _{CLK} = 20 MHz ^{Note}
0	0	0	fс∟к/8	23 fad (Number of	184/fськ	Setting prohibited	Setting prohibited	Setting prohibited	18.4	9.2
0	1		fськ/4	sampling	92/f ськ			18.4	9.2	4.6
1	0		fclк/2	clock: 9 fad)	46/f ськ		18.4	9.2	4.6	Setting
1	1		fclк		23/f ськ	18.4	9.2	4.6	Setting prohibited	prohibited
0	0	1 ^{Note}	fс∟к/8	17 fad (Number of	136/fськ	Setting prohibited	Setting prohibited	Setting prohibited	13.6	6.8
0	1		fськ/4	sampling	68/f ськ			13.6	6.8	3.4
1	0		fclк/2	clock: 3 f _{AD})	34/f ськ		13.6	6.8	3.4	Setting
1	1		fськ	100)	17/fс∟к	13.6	6.8	3.4	Setting prohibited	prohibited

Table 10-2. 10-bit Resolution A/D Conversion Time Selection

Note Setting prohibited when 2.4 V \leq V_{DD} < 2.7 V. Can be selected when 2.7 V \leq V_{DD} \leq 5.5 V.



	onverter ster 0 (A		Conversion Clock	Number of Conversion						
FR1	FR0	LV0		Clock		f _{ськ} = 1.25 MHz	f _{ськ} = 2.5 MHz	fc∟к = 5 MHz	f _{ськ} = 10 MHz	f _{CLK} = 20 MHz ^{Note}
0	0	0	fc∟к/8	21 fad (Number of	168/fськ	Setting prohibited	Setting prohibited	Setting prohibited	16.8	8.4
0	1		fськ/4	sampling	84/f ськ			16.8	8.4	4.2
1	0		fclк/2	clock: 9 fad)	42/f ськ		16.8	8.4	4.2	Setting
1	1		fськ		21/fськ	16.8	8.4	4.2	Setting prohibited	prohibited
0	0	1 ^{Note}	fс∟к/8	15 fad (Number of	120/fclк	Setting prohibited	Setting prohibited	Setting prohibited	12.0	6.0
0	1		fськ/4	sampling	60/f ськ			12.0	6.0	3.0
1	0		fськ/2	clock: 3 f _{AD})	30/f ськ		12.0	6.0	3.0	Setting
1	1		fськ	(MD)	15/fс⊥к	12.0	6.0	3.0	Setting prohibited	prohibited

Table 10-3. 8-bit Resolution A/D Conversion Time Selection

Note Setting prohibited when 2.4 V \leq V_{DD} < 2.7 V. Can be selected when 2.7 V \leq V_{DD} \leq 5.5 V.

- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 23.6.1 A/D converter characteristics.
 - Rewrite the values of the FR1, FR0, and LV0 bits to other than the same data in the conversion standby status (ADCS = 0, ADCE = 1) or in the conversion stopped status (ADCS = 0, ADCE = 0). Rewriting the values of the FR1, FR0, and LV0 bits, and ADCS bits by an 8-bit manipulation instruction at the same time is prohibited.
 - 3. The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

Remark fcLK: CPU/peripheral hardware clock frequency






Figure 10-5. A/D Converter Sampling and A/D Conversion Timing



10.3.3 A/D converter mode register 2 (ADM2)

This register is used to set the resolution of the A/D converter.

The ADM2 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-6. Format of A/D Converter Mode Register 2 (ADM2)

Address	: F0010H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	<0>
ADM2	0	0	0	0	0	0	0	ADTYP

ADTYP	Resolution of A/D conversion
0	10-bit resolution
1	8-bit resolution

Caution Rewrite the value of the ADM2 register in the conversion stopped status (while the ADCS and ADCE bits are set to 0).

10.3.4 A/D conversion result higher-order bit storage register (ADCRH)

ADCRH is an 8-bit register which holds the result of A/D conversion. The conversion result is loaded from the successive approximation register after A/D conversion ends. When 10-bit resolution is selected, the eight higher-order bits of the A/D conversion result are stored in this register and the two lower-order bits of the A/D conversion result are stored in ADCRL.

The ADCRH register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-7. Format of A/D Conversion Result Higher-Order Bit Storage Register (ADCRH)

Address: I	FFF1FH Afte	er reset: 00H	R						
Symbol	7	6	5	4	3	2	1	0	_
ADCRH	ADCR9	ADCR8	ADCR7	ADCR6	ADCR5	ADCR4	ADCR3	ADCR2	

Caution When writing to the A/D converter mode register 0 (ADM0) and the analog input channel specification register (ADS), the contents of the ADCRH/ADCRL register may become undefined. Read the conversion result following conversion completion before writing to the ADM0 and ADS registers. Using timing other than the above may cause an incorrect conversion result to be read.



10.3.5 A/D conversion result lower-order bit storage register (ADCRL)

This register is an 8-bit register that holds the two lower-order bits of the result of 10-bit A/D conversion. The six lower-order bits are fixed to 0.

The ADCRL register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-8. Format of A/D Conversion Result Lower-Order Bit Storage Register (ADCRL)

Address: I	FFF1EH Aft	er reset: 00H	R						
Symbol	7	6	5	4	3	2	1	0	
ADCRL	ADCR1	ADCR0	0	0	0	0	0	0	

Figure 10-9 shows the state after the result of 10-bit resolution A/D conversion has been stored. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register (SAR). The eight higherorder bits of the conversion result are stored in ADCRH and the two lower-order bits of the result are stored in ADCRL.

Figure 10-9. The State After Storage of the Result of 10-bit Resolution A/D Conversion

	ADCRH						ADCRL								
ADC R9	ADC R8	ADC R7	ADC R6	ADC R5	ADC R4	ADC R3	ADC R2	ADC R1	ADC R0	0	0	0	0	0	0

- Cautions 1. When writing to the A/D converter mode register 0 (ADM0) and analog input channel specification register (ADS), the contents of the ADCRH/ADCRL registers may become undefined. Read the conversion result following conversion completion before writing to the ADM0 and ADS registers. Using timing other than the above may cause an incorrect conversion result to be read.
 - 2. When the ADCRL register is read while 8-bit resolution A/D conversion is selected (when the ADTYP bit of A/D converter mode register 2 (ADM2) is 1), 0 is read from the two higher-order bits (ADCR1 and ADCR0). Note that, when ADCRL register is read before completion of A/D conversion while 8-bit resolution A/D conversion is selected, 0 may not be read from the two higher-order bits (ADCR1, ADCR0).



10.3.6 Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-10. Format of Analog Input Channel Specification Register (ADS)

Address	: FFF31H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADS	0	0	0	0	0	ADS2 ^{Note}	ADS1	ADS0

10-pin products

ADS1	ADS0	Target of A/D conversion	Analog input pin
0	0	ANIO	P01/ANI0 pin
0	1	ANI1	P02/ANI1 pin
1	0	ANI2	P03/ANI2 pin
1	1	ANI3	P04/ANI3 pin

16-pin products

ADS2	ADS1	ADS0	Target of A/D conversion	Analog input pin
0	0	0	ANIO	P01/ANI0 pin
0	0	1	ANI1	P02/ANI1 pin
0	1	0	ANI2	P03/ANI2 pin
0	1	1	ANI3	P04/ANI3 pin
1	0	0	ANI4	P05/ANI4 pin
1	0	1	ANI5	P06/ANI5 pin
1	1	0	ANI6	P07/ANI6 pin
1	1	1	Setting prohibited	-

Note 16-pin products only.

- Cautions 1. Rewrite the ADS register in the conversion standby status (ADCS = 0, ADCE = 1) or in the conversion stopped status (ADCS = 0, ADCE = 0).
 - Set the port used as an analog input port to the input mode by using the port mode register 0 (PM0) and to the analog input by using the port mode control register 0 (PMC0). Do not set the pin that is set by port mode control register 0 (PMC0) as digital I/O by the ADS register.
 - Be sure to clear the following bits to 0.
 10-pin products: Bits 2 to 7
 16-pin products: Bits 3 to 7



10.3.7 A/D test register (ADTES)

This register is used to select Vss as the analog input to be A/D converted. . The ADTES register can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to 00H.

Figure 10-11. Formats of A/D Test Register (ADTES)

Address	F0013H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADTES	0	0	0	0	0	0	ADTES1	0

ADTE	S1	Selection of target for A/D conversion
0		ANIx (This is specified using the analog input channel specification register (ADS).)
1		Vss (discharging the sampling capacitor)

Remark Be sure to clear bits 0 and 2 to 7 to "0".

10.3.8 Registers controlling port function of analog input pins

Set up the registers for controlling the functions of the ports shared with the analog input pins of the A/D converter (port mode register 0 (PM0) and port mode control register 0 (PMC0)). For details, see **4.3.1 Port mode registers 0, 4 (PM0, PM4)** and **4.3.5 Port mode control register 0 (PMC0)**.

For an example of settings when using a port pin for analog input of the A/D converter, see **4.5.3** Example of register settings for port and alternate functions used.

When using the ANI0 to ANI6 pins for analog input of the A/D converter, set the bits in the port mode register 0 (PM0) and port mode control register 0 (PMC0) corresponding to each port to 1.



10.4 A/D Converter Conversion Operations

The A/D converter conversion operations are described below.


- <1> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <2> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the sampled voltage is held until the A/D conversion operation has ended.
- <3> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) VDD by the tap selector.
- <4> The voltage difference between the series resistor string voltage tap and sampled voltage is compared by the voltage comparator. If the analog input is greater than (1/2) VDD, the MSB bit of the SAR register remains set to 1. If the analog input is smaller than (1/2) VDD, the MSB bit is reset to 0.
- <5> Next, bit 8 of the SAR register is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
 - Bit 9 = 1: (3/4) VDD
 - Bit 9 = 0: (1/4) VDD
 - The voltage tap and sampled voltage are compared and bit 8 of the SAR register is manipulated as follows.
 - Sampled voltage ≥ Voltage tap: Bit 8 = 1
 - Sampled voltage < Voltage tap: Bit 8 = 0
- <6> Comparison is continued in this way up to bit 0 of the SAR register.
- <7> Upon completion of the comparison of 10 bits, an effective digital result value remains in the SAR register, and the result value is transferred to the A/D conversion result register (ADCRH, ADCRL) and then latched. At the same time, the A/D conversion end interrupt request (INTAD) is generated.


After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the system enters the A/D conversion standby status.

Remark Two types of the A/D conversion result registers are available.

- ADCRH register (8 bits): Store eight higher-order bits of the result of 10-bit resolution A/D conversion or the result of 8-bit resolution A/D conversion.
- ADCRL register (2 bits): Store two lower-order bits of the result of 10-bit resolution A/D conversion.







A/D conversion is performed once when the bit 7 (ADCS) of the A/D converter mode register 0 (ADM0) is set to 1 by software. The ADCS bit is automatically cleared to 0 after A/D conversion ends.

Reset signal generation clears the A/D conversion result register (ADCRH, ADCRL) to 00H.



10.5 Input Voltage and Conversion Results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI6^{Note}) and the theoretical A/D conversion result (stored in the A/D conversion result register (ADCR = ADCRH + ADCRL)) is shown by the following expression.

SAR = INT
$$\left(\frac{V_{AIN}}{V_{DD}} \times 1024 + 0.5\right)$$

ADCR = SAR × 64

or

$$\left(\frac{\text{ADCR}}{64} - 0.5\right) \times \frac{\text{V}_{\text{DD}}}{1024} \le \text{V}_{\text{AIN}} < \left(\frac{\text{ADCR}}{64} + 0.5\right) \times \frac{\text{V}_{\text{DD}}}{1024}$$

where, INT(): Function which returns integer part of value in parentheses


VAIN: Analog input voltage

- ADCR: A/D conversion result register (ADCRH + ADCRL) value
- SAR: Successive approximation register

Note For 10-pin products, ANI0 to ANI3.

Figure 10-13 shows the relationship between the analog input voltage and the A/D conversion result.





RENESAS

10.6 A/D Converter Operation Modes

The operation of the A/D converter is described below. In addition, the setting procedure is described in **10.7** A/D Converter Setup Flowchart.

- <1> In the conversion stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the conversion standby status.
- <2> After the software counts up to the stabilization wait time (0.1 µs), the ADCS bit of the ADM0 register is set to 1 to start the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCRH, ADCRL), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the system enters the conversion standby status.
- <5> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the conversion standby status.
- <6> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the conversion stop status. Setting ADCS =1 and ADCE = 0 is prohibited. Specifying 1 for ADCS in the conversion stopped status (ADCS =0, ADCE = 0) is ignored and A/D conversion does not start.




Figure 10-14. Example of Operation Timing




10.7 A/D Converter Setup Flowchart

The A/D converter setup flowchart is described below.

10.7.1 Setting up A/D conversion of voltages on ANI0 to ANI6





- **Notes 1.** For 10-pin products, ANI0 to ANI3.
 - 2. 16-pin products only.

10.8 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

10.8.1 Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

1LSB = 1/2¹⁰ = 1/1024 = 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

10.8.2 Overall error

This shows the maximum error value between the actual measured value and the theoretical value.


Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.


10.8.3 Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.









10.8.4 Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0.....000 to 0.....001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....011 to 0.....010.

10.8.5 Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (full-scale - 3/2LSB) when the digital output changes from 1.....110 to 1.....111.

10.8.6 Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

10.8.7 Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.




Figure 10-18. Zero-Scale Error






Figure 10-19. Full-Scale Error





Figure 10-21. Differential Linearity Error





10.8.8 Conversion time

This expresses the time from the start of sampling to when the digital output is obtained. The sampling time is included in the conversion time in the characteristics table.

10.8.9 Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

← Sampling time ──►	
	Conversion time



10.9 Cautions for A/D Converter

10.9.1 Operating current in STOP mode

Shift to STOP mode after stopping the A/D converter (by setting bit 7 (ADCS) of A/D converter mode register 0 (ADM0) to 0). The operating current can be reduced by setting bit 0 (ADCE) of the ADM0 register to 0 at the same time.

10.9.2 Input range of ANI0 to ANI6 pins

Observe the rated range of the ANI0 to ANI6^{Note} pins input voltage. If a voltage exceeding V_{DD} or equal to or lower than V_{SS} (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

10.9.3 Conflicting operations

- <1> Reading from the ADCRH or ADCRL register has priority if conflict between writing to the A/D conversion result register (ADCRH, ADCRL) and reading from ADCRH or ADCRL register by software operation occurs at the end of conversion. After the read operation, the new conversion result is written to the ADCRH or ADCRH register.
- <2> Writing to the ADM0 register has priority if conflict between writing to the ADCRH or ADCRL register and writing to the A/D converter mode register 0 (ADM0) occurs at the end of conversion. Writing to the ADCRH or ADCRL register is not performed, nor is the A/D conversion end interrupt signal (INTAD) generated.

10.9.4 Noise countermeasures

- To maintain the 10-bit resolution, attention must be paid to noise input to the VDD and ANI0 to ANI6^{Note} pins.
- <1> Connect a capacitor with a low equivalent resistance and a good frequency response to the power supply.
- <2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting external C as shown in Figure 10-22 is recommended.
- <3> Do not switch these pins with other pins during conversion.
- <4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.

Note For 10-pin products, ANI0 to ANI3.






Figure 10-22. Analog Input Pin Connection

Note For 10-pin products, ANI0 to ANI3.

10.9.5 Analog input (ANIn) pins

- <1> The analog input pins (ANI0 to ANI6^{Note 1}) are also used as input port pins (P01 to P07^{Note 2}). When A/D conversion is performed with any of the ANI0 to ANI6 pins selected, do not change output value to alternate port P01 to P07^{Note 2} while conversion is in progress; otherwise the conversion resolution may be degraded.
- <2> If a pin adjacent to a pin that is being A/D converted is used as a digital I/O port pin, the A/D conversion result might differ from the expected value due to a coupling noise. Be sure to prevent such a pulse from being input or output.
- **Notes 1.** For 10-pin products, ANI0 to ANI3.
 - 2. P05 to P07 are provided only in the 16-pin products.

10.9.6 Input impedance of analog input (ANIn) pins

This A/D converter charges a sampling capacitor for sampling during sampling time.

Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states.

To make sure that sampling is effective, however, it is recommended to keep the output impedance of the analog input source to within 1 k Ω , and to connect a capacitor of about 0.1 μ F to the ANI0 to ANI6^{Note} pins (see **Figure 10-22**).

Note For 10-pin products, ANI0 to ANI3.



10.9.7 Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed. When A/D conversion is stopped and then resumed, clear ADIF flag before the A/D conversion operation is resumed.

10.9.8 Conversion results just after A/D conversion start

The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 0.1 µs after the ADCE bit was set to 1. Take measures such as polling the A/D conversion end interrupt request signal (INTAD) and removing the first conversion result.

10.9.9 A/D conversion result register (ADCRH, ADCRL) read operation

When a write operation is performed to A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), and port mode control register 0 (PMC0), the contents of the ADCRH and ADCRL registers may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, or PMC0 register.

10.9.10 Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.






Table 10-4. Resistance and Capacitance Values of Equivalent Circuit

AVREFP, VDD	ANIn Pins	R1 [kΩ]	C1 [pF]	C2 [pF]
$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	ANI0 to ANI6 ^{Note}	40	8	1.7
$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	ANI0 to ANI6 ^{Note}	200		

Note For 10-pin products, ANI0 to ANI3.

Remark The resistance and capacitance values shown in Table 10-4 are not guaranteed values.

10.9.11 Starting the A/D converter

The range of operating voltage for the A/D converter is from 2.4 to 5.5 V. Start the A/D converter after the V_{DD} voltage stabilizes.



CHAPTER 11 COMPARATOR

Caution The 16-pin product has one comparator channel.

11.1 Comparator Functions

The comparator integrates the following functions:

- The comparator response speed can be selected.
 High-speed mode: Decreased response delay time, with increased power consumption.
 Low-speed mode: Increased response delay time, with decreased power consumption.
- The comparator reference voltage can be either the externally input reference voltage or the internal reference voltage (0.815 V (typ.)).
- The integrated digital filter for noise elimination allows selecting the noise elimination width.
- The inverted/non-inverted comparator output can be output from the VCOUT0 pin.
- An interrupt (INTCMP0) can be generated upon detection of the effective edge of the comparator output signal.

11.2 Comparator Configuration

The comparator consists of the following hardware:

(1) IVCMP0 Pin

The comparator analog input pin. An analog signal to be compared by the comparator is input to this pin.

(2) IVREF0 Pin

A input pin to supply the reference voltage externally. The reference voltage of the comparator and analog input that is input to the IVCMP0 pin are compared.

In addition to the voltage supplied to the IVREF0 pin externally, the internal reference voltage (0.815 V (typ.)) can be selected for the comparator reference voltage.

For details on setting the comparator reference voltage, see **11.3.2** Comparator mode setting register (COMPMDR).


(3) VCOUT0 Pin

A pin to output the comparator comparison results. The inverted/non-inverted comparator output can be output from the VCOUT0 pin.

For use of the VCOUT0 pin as a comparator output, see **11.4.3** Comparator 0 output.


Figure 11-1 shows the block diagram of the comparator.





RENESAS

R7F0C801-805



11.3 Registers Controlling the Comparator

The following lists the registers to control the comparator.

- Peripheral enable register 0 (PER0)
- Comparator mode setting register (COMPMDR)
- Comparator filter control register (COMPFIR)
- Comparator output control register (COMPOCR)
- Port mode control register 0 (PMC0)
- Port mode register 0 (PM0)
- Port register 0 (P0)

11.3.1 Peripheral enable register 0 (PER0)

This register enables or disables clock supply to each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the comparator is used, be sure to set bit 5 (CMPEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W

Symbol	<7>	<6>	<5>	4	3	<2>	1	<0>
PER0	TMKAEN ^{Note}	CMPEN ^{Note}	ADCEN	0	0	SAU0EN	0	TAU0EN

CMPEN	Control of comparator input clock
0	Stops input clock supply.
	 SFR used by the comparator cannot be written.
	• The comparator is in the reset status.
1	Supplies input clock.
	• SFR used by the comparator can be read/written.

Note These bits are only available in the 16-pin products.

- Cautions 1. When setting the comparator, be sure to set the CMPEN bit to 1 first before setting the registers shown below. If CMPEN = 0, control registers of the comparator are cleared to their initial values and writing to them is ignored (except for port mode register 0 (PM0), port register 0 (P0), and port mode control register 0 (PMC0)).
 - Comparator mode setting register (COMPMDR)
 - Comparator filter control register (COMPFIR)
 - Comparator output control register (COMPOCR)
 - 2. Be sure to clear the following bits to 0.
 - 10-pin products: Bits 1, 3, 4, 6, and 7

16-pin products: Bits 1, 3, and 4



11.3.2 Comparator mode setting register (COMPMDR)

This register selects the comparator reference voltage, starts/stops the comparison operation, and indicates the comparison result state.

The COMPMDR register can be set by a 1-bit or 8-bit memory manipulation instruction. Note that the COMON bit can only be read.

Reset signal generation clears this register to 00H.

Figure 11-3. Format of Comparator Mode Setting Register (COMPMDR)

Address: FFF60H After reset: 00H R/WNote 1

Symbol	7	6	5	4	<3>	2	1	<0>
COMPMDR	0	0	0	0	COMON	C0VRF	0	C0ENB

COMON ^{Note 2}	Comparator 0 monitor flag			
0	VCMP0 < comparator 0 reference voltage			
1	IVCMP0 > comparator 0 reference voltage			

C0VRF	Comparator 0 reference voltage selection				
0	Supplied from the IVREF0 pin.				
1	upplied from the internal reference voltage (0.815 V (typ.))				

COENB	Comparator 0 operation control
0	Comparator 0 operation disabled
1	Comparator 0 operation enabled

Notes 1. Bit 3 is a read-only bit.

 After the comparator 0 operation is enabled (C0ENB = 1), the IVREF0 pin state can be read from the C0MON bit setting. When the comparator 0 operation is then disabled (C0ENB = 0), the C0MON bit value is undefined.



11.3.3 Comparator filter control register (COMPFIR)

This register selects the effective edge for the comparator interrupt signal, and enables or disables the digital filter.

If noise elimination is required, set the C0FCK1 and C0FCK0 bits so that the digital filter is enabled. When the digital filter is enabled, the comparator output is checked if its level remains the same for three consecutive digital filter sampling clock cycles.

The COMPFIR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-4. Format of Comparator Filter Control Register (COMPFIR)

Address: FFF61H After reset: 00H R/W

Sym

COM

mbol	7	6	5	4	3	2	1	0
MPFIR	0	0	0	0	C0EDG	C0EPO	C0FCK1	C0FCK0

C0EDG	C0EPO	Effective edge selection for comparator 0 interrupt signal ^{Note 1}
0	0	Rising edge
0	1	Falling edge
1	×	Both rising and falling edges

C0FCK1	C0FCK0	Comparator 0 digital filter enable/disable ^{Notes 1, 2, 3}
0	0	Digital filter disabled
0	1	Digital filter enabled, sampling clock: fськ
1	0	Digital filter enabled, sampling clock: fc⊥к/8
1	1	Digital filter enabled, sampling clock: fc⊥k/32

- Notes 1. If bit C0EDG, C0EPO, C0FCK1, or C0FCK0 is changed while operation of the comparator 0 is enabled, a comparator 0 interrupt (INTCMP0) may be generated. Change these bits only after clearing the COIE bit in the COMPOCR register to 0 to disable an interrupt request. Also, be sure to clear bit 2 (CMPIF0) in the interrupt request flag register 1L (IF1L) to 0 after changing these bits.
 - 2. If bit C0FCK1 or C0FCK0 is changed, a wait period of four cycles of the sampling clock is required to update the digital filter. To use the comparator 0 interrupt (INTCMP0), set the COIE bit in the COMPOCR register to 1 after this wait period.
 - 3. To use the comparator in STOP mode, disable the digital filter (C0FCK1 and C0FCK0 = 00B).

Remark ×: Don't care



11.3.4 Comparator output control register (COMPOCR)

This register selects the comparator response speed, controls the VCOUT0 output, and enables or disables the interrupt request signal.

The COMPOCR register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-5. Format of Comparator Output Control Register (COMPOCR)

Address: FFF62H After reset: 00H R/W

Symbol	<7>	6	5	4	3	<2>	<1>	<0>
COMPOCR	SPDMD	0	0	0	0	C00P	C00E	C0IE

SPDMD ^{Note}	Comparator speed selection
0	Low-speed mode
1	High-speed mode

C0OP	VCOUT0 output polarity selection
0	Non-inverted comparator 0 output is output from the VCOUT0 pin.
1	Inverted comparator 0 output is output from the VCOUT0 pin.

C00E	VCOUT0 pin output enable/disable
0	Comparator 0 VCOUT0 pin output disabled
1	Comparator 0 VCOUT0 pin output enabled

C0IE	Comparator 0 interrupt request enable/disable					
0	Comparator 0 interrupt request disabled					
1	Comparator 0 interrupt request enabled					

Note When rewriting the SPDMD bit, be sure to clear the C0ENB bit in the COMPMDR register to 0 in advance.

11.3.5 Registers controlling port functions of comparator I/O pins

The port mode register (PM0), the port register (P0), and the port mode control register (PMC0) should be appropriately set to control the functions of the port pins that are also used for input and output of the comparator. For details, see **4.3.1 Port mode registers 0, 4 (PM0, PM4)**, **4.3.2 Port registers 0, 4, 12, 13 (P0, P4, P12, P13)**, and **4.3.5 Port mode control register 0 (PMC0)**. For an example of settings when using a port pin for input and output of the comparator, see **4.5.3 Example of register settings for port and alternate functions used**.

When using the IVCMP0 and IVREF0 pins as analog inputs of the comparator, the appropriate bits should be set to 1 in the port mode register (PM0) and the port mode control register (PMC0) that correspond to each port.

When using the VCOUT0 pin as a comparator output, bits should be cleared to 0 in the port mode register (PM0), the port register (P0) and the port mode control register (PMC0). For details on the VCOUT0 pin setting, follow the setting procedure in **11.4.3 Comparator 0 output**.

11.4 Comparator Operation

The COMON bit in the COMPMDR register is set to 1 when the analog input voltage on the IVCMP0 pin is higher than the reference voltage. When lower, the COMON bit is set to 0.

When using the comparator 0 interrupt (INTCMP0), set the C0IE bit in the COMPOCR register to 1 (interrupt request enabled). If the comparison result changes at this time, a comparator 0 interrupt request signal is generated. For details on the comparator 0 interrupt request, see **11.4.2 Comparator 0 interrupt operation**.

Figure 11-6 shows an example of the comparator 0 operation (no digital filter (C0FCK1 and C0FCK0 in COMPFIR = 00B), both-edge detection on an interrupt (C0EDG = 1).




Figure 11-6. Example of Comparator 0 Operation (No Digital Filter, Both-Edge Detection on Interrupt)

- Note The output delay time depends on the comparator operating mode. For details, see 23.6.2 Comparator characteristics.
- Caution When the rising edge is specified as an effective edge for an interrupt (C0EDG = 0 and C0EPO = 0), INTCMP0 only changes at (A). When the folling edge is specified as an effective edge for an interrupt (C0EDG = 0 and C0EPO = 1).

When the falling edge is specified as an effective edge for an interrupt (C0EDG = 0 and C0EPO = 1), INTCMP0 only changes at (B).




11.4.1 Comparator 0 digital filter operation

Comparator 0 incorporates a digital filter. The sampling clock is selected by bits C0FCK1 and C0FCK0 in the COMPFIR register. The comparator 0 output signal is sampled every sampling clock, and when the level of the output signal matches three times, the digital filter output changes at the next sampling clock.

Figure 11-7 shows the comparator 0 digital filter and interrupt operation example.





Remark The operation example in Figure 11-7 applies when the digital filter is enabled (bits C0FCK1 and C0FCK0 in the COMPFIR register is 01B, 10B, or 11B).

11.4.2 Comparator 0 interrupt operation

When using the comparator 0 interrupt, set the C0IE bit in the COMPOCR register to 1 (interrupt request enabled). The condition for interrupt request generation can be set by the COMPFIR register. The comparator outputs can also be passed through the digital filter.

For details on the register setting, see **11.3.3** Comparator filter control register (COMPFIR) and **11.3.4** Comparator output control register (COMPOCR).

11.4.3 Comparator 0 output

The comparison result from the comparator can be output from the VCOUT0 pin. Bits C0OP and C0OE in the COMPOCR register are used to set the output polarity (inverted or non-inverted output) of the VCOUT0 pin and enable or disable the VCOUT0 pin output, respectively. For details on the register settings, see **11.3.4 Comparator output control register (COMPOCR)**.

To output the comparator comparison result from the VCOUT0 pin, follow the procedure shown in Figure 11-8, Procedure for Enabling Comparator Operation.

11.5 Comparator Setting Flowchart

Figure 11-8 shows the comparator setting flowchart.



11.5.1 Enabling comparator operation




Figure 11-8. Procedure for Enabling Comparator Operation



11.5.2 Disabling comparator operation




Figure 11-9. Procedure for Disabling Comparator Operation



CHAPTER 12 SERIAL ARRAY UNIT

Serial array unit 0 has two serial channels. Each channel can achieve 3-wire serial (CSI) and UART communication. Function assignment of each channel supported by the R7F0C801-805 is as shown below.

Unit	Channel	Used as CSI	Used as UART
0	0	CS100	UART0
	1	-	

A single channel cannot be used under multiple communication methods. When a different communication method is to be configured, use another channel



12.1 Functions of Serial Array Unit

Each serial interface supported by the R7F0C801-805 has the following features.

12.1.1 3-wire serial I/O (CSI00)

Data is transmitted or received in synchronization with the serial clock (SCK) output from the master channel. 3-wire serial communication is clocked communication performed by using three communication lines: one for the serial

clock (SCK), one for transmitting serial data (SO), one for receiving serial data (SI).

For details about the settings, see 12.5 Operation of 3-Wire Serial I/O (CSI00) Communication.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate^{Note}

During master communication: Max. fclk/4

During slave communication: Max. fmck/6

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

- Overrun error
- Note Use the clocks within a range satisfying the SCK cycle time (tkcr) characteristics. For details, see CHAPTER 23 ELECTRICAL SPECIFICATIONS.



12.1.2 UART (UART0)

This is a start-stop synchronization function using two lines: serial data transmission (TXD) and serial data reception (RXD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel).

For details about the settings, see 12.6 Operation of UART (UART0) Communication.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Select the MSB/LSB first
- Level setting of transmit/receive data and select of reverse
- Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

The ISC register can be used to set up the input signal on the RXD0 pin of UART0 as an external interrupt input or as a timer input for the timer array unit. The input pulse interval measurement mode of the timer array unit can then be used to measure the width at the baud rate of the other party in communications and make the required adjustments in response.



12.2 Configuration of Serial Array Unit

The serial array unit includes the following hardware.

ltem	Configuration
Shift register	8 bits
Buffer register	Serial data register 0nL (SDR0nL ^{Note})
Serial clock I/O	SCK00 pin (for 3-wire serial I/O)
Serial data input	SI00 pin (for 3-wire serial I/O), RXD0 pin (for UART)
Serial data output	SO00 pin (for 3-wire serial I/O), TXD0 pin (for UART)
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Serial clock select register 0 (SPS0) Serial channel enable status register 0 (SE0) Serial channel start register 0 (SS0) Serial channel stop register 0 (ST0) Serial output enable register 0 (SOE0) Serial output register 0 (SO0) Serial clock output register 0 (CK00) Serial clock output register 0 (SOL0) Serial output level register 0 (SOL0) Noise filter enable register 0 (NFEN0) Input switch control register (ISC) </registers>
	<registers channel="" each="" of=""> Serial data register 0n (SDR0nH, SDR0nL^{Note}) Serial mode register 0n (SMR0nH, SMR0nL) Serial communication operation setting register 0n (SCR0n) Serial status register 0n (SSR0n) Serial flag clear trigger register 0n (SIR0n) <</registers>
	 Port output mode register 0 (POM0) Port mode control register 0 (PMC0) Port mode register 0 (PM0) Port register 0 (P0)

Table 12-1.	Configuration	of Serial Array Unit
-------------	---------------	----------------------

Note The serial data register 0nL (SDR0nL) can be read or written as the following SFR, depending on the communication mode.

- During CSIp communication: SIOp (CSIp data register)
- During UART0 reception: RXD0 (UART0 receive data register)
- During UART0 transmission: TXD0 (UART0 transmit data register)

Remark n: Channel number (n = 0, 1), p: CSI number (p = 00)



Figure 12-1 shows the block diagram of the serial array unit 0.




Figure 12-1. Block Diagram of Serial Array Unit 0



(1) Shift register


This is an 8-bit register that converts parallel data into serial data or vice versa.

During reception, it converts data input to the serial pin into parallel data.

When data is transmitted, the value set to this register is output as serial data from the serial output pin.

The shift register cannot be directly manipulated by program.

To read or write to the shift register, use the lower 8 bits of serial data register 0nL (SDR0nL).



(2) Serial data register 0nL (SDR0nL)

The SDR0nL register is used as a transmit/receive buffer register of channel n.

When data is received, parallel data converted by the shift register is stored in the SDR0nL register. When data is to be transmitted, set transmit data to be transferred to the shift register in the SDR0nL register.

The length of data stored in the SDR0nL register is as follows, depending on the setting of bit 0 (DLS0n0) of serial communication operation setting register 0n (SCR0nL), regardless of the output sequence of the data.

- 7-bit data length (stored in bits 0 to 6 of SDR0nL register)
- 8-bit data length (stored in bits 0 to 7 of SDR0nL register)

The SDR0nL register is set by an 8-bit memory manipulation instruction when the operation is enabled (SE0n = 1). Writing to the SDR0nL register is prohibited when the operation is stopped (SE0n = 0). Reset signal generation clears the SDR0nL register to 00H.

Eight-bit memory manipulation instructions are used to set the SDR0nL register as a buffer for an SFR listed below, in accord with the communications protocol in use.

- During CSIp communication: SIOp (CSIp data register)
- During UART0 reception: RXD0 (UART0 receive data register)
- During UART0 transmission: TXD0 (UART0 transmit data register)

Remark n: Channel number (n = 0, 1), p: CSI number (p = 00, 01)

Figure 12-2. Format of Serial Data Register 0nL (SDR0nL) (n = 0, 1)

Address: FFF	Address: FFF10H (SDR00L), FFF12H (SDR01L) After reset: 00H R/W										
Symbol	7	6	5	4	3	2	1	0			
SDR0nL											

Remark For the function of the SDR0nH register, see 12.3 Registers Controlling Serial Array Unit.



12.3 Registers Controlling Serial Array Unit

Serial array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Serial clock select register 0 (SPS0)
- Serial mode register 0n (SMR0nH, SMR0nL)
- Serial communication operation setting register 0n (SCR0nH, SCR0nL)
- Serial data register 0n (SDR0nH, SDR0nL)
- Serial flag clear trigger register 0n (SIR0n)
- Serial status register 0n (SSR0n)
- Serial channel start register 0 (SS0)
- Serial channel stop register 0 (ST0)
- Serial channel enable status register 0 (SE0)
- Serial output enable register 0 (SOE0)
- Serial output level register 0 (SOL0)
- Serial output register 0 (SO0)
- Serial clock output register (CKO0)
- Noise filter enable register 0 (NFEN0)
- Input switch control register (ISC)
- Port output mode register 0 (POM0)
- Port mode control register 0 (PMC0)
- Port mode register 0 (PM0)
- Port register 0 (P0)

Remark n: Channel number (n = 0, 1)



12.3.1 Peripheral enable register 0 (PER0)

PER0 is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial array unit 0 is used, be sure to set bit 2 (SAU0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the PER0 register to 00H.

Figure 12-3. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W								
Symbol	<7>	<6>	<5>	4	3	<2>	1	<0>
PER0	TMKAEN ^{Note}	CMPEN ^{Note}	ADCEN	0	0	SAU0EN	0	TAU0EN

SAU0EN	Control of serial array unit 0 input clock supply
0	Stops supply of input clock.SFR used by serial array unit 0 cannot be written.Serial array unit 0 is in the reset status.
1	Enables input clock supply. • SFR used by serial array unit 0 can be read/written.

Note 16-pin products only.

- Cautions 1. When setting serial array unit 0, be sure to set the following registers while the SAU0EN bit is set to 1 first. If SAU0EN = 0, control registers of serial array unit 0 become default values and writing to them is ignored (except for the noise filter enable register 0 (NFEN0), input switch control register (ISC), port output mode register 0 (POM0), port mode register 0 (PM0), port mode control register 0 (PMC0), and port register 0 (P0)).
 - Serial clock select register 0 (SPS0)
 - Serial mode register 0n (SMR0nH, SMR0nL)
 - Serial communication operation setting register 0n (SCR0nH, SCR0nL)
 - Serial data register 0n (SDR0nH, SDR0nL)
 - Serial flag clear trigger register 0n (SIR0n)
 - Serial status register 0n (SSR0n)
 - Serial channel start register 0 (SS0)
 - Serial channel stop register 0 (ST0)
 - Serial channel enable status register 0 (SE0)
 - Serial output enable register 0 (SOE0)
 - Serial output level register 0 (SOL0)
 - Serial output register 0 (SO0)
 - Serial clock output register (CKO0)
 - 2. Be sure to clear the following bits to 0. 10-pin products: Bits 1, 3, 4, 6, and 7

16-pin products: Bits 1, 3, and 4



12.3.2 Serial clock select register 0 (SPS0)

The SPS0 register is an 8-bit register that is used to select two types of operation clocks (CK00, CK01) that are commonly supplied to each channel. CK01 is selected by bits 7 to 4 of the SPS0 register, and CK00 is selected by bits 3 to 0.

Rewriting the SPS0 register is prohibited when the operation is enabled (when SE0n = 1).

The SPS0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears the SPS0 register to 00H.

Figure 12-4. Format of Serial Clock Select Register 0 (SPS0)

Address: F0126H After reset: 00H R/W

Symbol	mbol 7 6		5	4	3	2	1	0
SPS0	PRS013	PRS012	PRS011	PRS010	PRS003	PRS002	PRS001	PRS000

PRS	PRS	PRS	PRS		Section of operation clock (CKn) ^{Note}						
0n3	0n2	0n1	0n0		fclк = 1.25 MHz	fc∟к = 2.5 MHz	fc∟к = 5 MHz	f _{с∟к} = 10 MHz	fc∟к = 20 MHz		
0	0	0	0	fськ	1.25 MHz	2.5 MHz	5 MHz	10 MHz	20 MHz		
0	0	0	1	fclк/2	625 kHz	1.25 MHz	2.5 MHz	5 MHz	10 MHz		
0	0	1	0	fclк/2 ²	313 kHz	625 kHz	1.25 MHz	2.5 MHz	5 MHz		
0	0	1	1	fclк/2 ³	156 kHz	313 kHz	625 kHz	1.25 MHz	2.5 MHz		
0	1	0	0	fclк/2 ⁴	78 kHz	156 kHz	313 kHz	625 kHz	1.25 MHz		
0	1	0	1	fськ/ 2 ⁵	39 kHz	78 kHz	156 kHz	313 kHz	625 kHz		
0	1	1	0	fськ/2 ⁶	19.5 kHz	39 kHz	78 kHz	156 kHz	313 kHz		
0	1	1	1	fclк/2 ⁷	9.8 kHz	19.5 kHz	39 kHz	78 kHz	156 kHz		
1	0	0	0	fськ/2 ⁸	4.9 kHz	9.8 kHz	19.5 kHz	39 kHz	78 kHz		
1	0	0	1	fськ/2 ⁹	2.5 kHz	4.9 kHz	9.8 kHz	19.5 kHz	39 kHz		
1	0	1	0	fськ/2 ¹⁰	1.22 kHz	2.5 kHz	4.9 kHz	9.8 kHz	19.5 kHz		
1	0	1	1	fськ/2 ¹¹	625 Hz	1.22 kHz	2.5 kHz	4.9 kHz	9.8 kHz		
1	1	0	0	fськ/2 ¹²	313 Hz	625 Hz	1.22 kHz	2.5 kHz	4.9 kHz		
1	1	0	1	fclк/2 ¹³	152 Hz	313 Hz	625 Hz	1.22 kHz	2.5 kHz		
1	1	1	0	fськ/2 ¹⁴	78 Hz	152 Hz	313 Hz	625 Hz	1.22 kHz		
1	1	1	1	fclк/2 ¹⁵	39 Hz	78 Hz	152 Hz	313 Hz	625 Hz		

Note When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register 0 (ST0) = 03H) the operation of the serial array unit (SAU).

Remarks 1. fcLK: CPU/peripheral hardware clock frequency

2. n: Channel number (n = 0, 1)



12.3.3 Serial mode register 0n (SMR0nH, SMR0nL)

The SMR0nH and SMR0nL registers are registers that set an operation mode of channel n. It is also used to select an operation clock (f_{MCK}), specify whether the serial clock (f_{SCK}) may be input or not, set a start trigger, an operation mode (CSI or UART), and an interrupt source. This register is also used to invert the level of the receive data only in the UART mode.

Rewriting the SMR0nH and SMR0nL registers is prohibited when the operation is enabled (when SE0n = 1). However, the MD0n0 bit can be rewritten even when the operation is enabled.

The SMR0nH and SMR0nL registers can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets the SMR0nH and SMR0nL registers to 00H and 20H, respectively.

Figure 12-5. Format of Serial Mode Register 0n (SMR0nH, SMR0nL) (1/2)

Address: F0111H (SMR00H), F0113H (SMR01H)								Address: F0110H (SMR00L), F0112H (SMR01L)									
After reset:	00H	R/W							After reset:	20H	R/W						
Symbol	7	6	5	4	3	2	1	0	Symbol	7	6	5	4	3	2	1	0
SMR0nH	CKS	ccs	0	0	0	0	0	STS	SMR0nL	0	SIS	1	0	0	0	MD	MD
	0n	0n						0n			0n0					0n1	0n0
		Note 3						Note 1			Note 2					1	Note 4

CKS0n	Selection of operation clock (fMCK) of channel n
0	Operation clock CK00 set by the SPS0 register
1	Operation clock CK01 set by the SPS0 register
On ensting all	

Operation clock (fMCK) is used by the edge detector. In addition, depending on the setting of the CCS0n bit and the SDR0nH register, a transfer clock (fTCLK) is generated.

CCS0n ^{Note 3}	Selection of transfer clock (frcLK) of channel n
0	Divided operation clock fMCK specified by the CKS0n bit
1	Clock input fsck from the SCKp pin (slave transfer in CSI mode)

Transfer clock f_{TCLK} is used for the shift register, communication controller, output controller, interrupt controller, and error controller. When CCS0n = 0, the division ratio of operation clock (f_{MCK}) is set by the higher 7 bits of the SDR0nH register.

STS0n ^{Note 1}	Selection of start trigger source								
0	Only software trigger is valid (selected for CSI and UART transmission).								
1	Valid edge of the RXD0 pin (selected for UART reception)								
Transfer is started when the above source is satisfied after 1 is set to the SS0 register.									

Notes 1. Provided in the SMR01H register only.

- 2. Provided in the SMR01L register only.
- 3. Provided in the SMR00H register only.
- 4. Provided in the SMR00L register only.

Caution Do not change the initial values of the following bits. SMR00H: Be sure to clear bits 0 to 5 to "0". SMR01H: Be sure to clear bits 1 to 6 to "0". SMR00L: Be sure to clear bits 2 to 4, 6, and 7 to "0", and set bit 5 to "1". SMR01L: Be sure to clear bits 0, 2 to 4, and 7 to "0", and set bit 5 to "1".

Remark n: Channel number (n = 0, 1)

RENESAS

Figure 12-5. Format of Serial Mode Register 0n (SMR0nH, SMR0nL) (2/2)

Address: F0111H (SMR00H), F0113H (SMR01H)									Address: F0110H (SMR00L), F0112H (SMR01L)								
After reset:	00H	R/W							After reset:	20H	R/W						
Symbol	7	6	5	4	3	2	1	0	Symbol	7	6	5	4	3	2	1	0
SMR0nH	CKS	CCS	0	0	0	0	0	STS	SMR0nL	0	SIS	1	0	0	0	MD	MD
	0n	0n						0n			0n0					0n1	0n0
		Note 3						Note 1			Note 2						Note 4

SIS0n0 Note 2	Controls inversion of level of receive data of UART0
0	Falling edge is detected as the start bit. The input communication data is captured as is.
1	Rising edge is detected as the start bit. The input communication data is inverted and captured.

MD0n1	Setting of operation mode of channel n
0	CSI mode
1	UART mode

MD0n0 Note 4	Selection of interrupt source of channel n
0	Transfer end interrupt
1	Buffer empty interrupt (Occurs when data is transferred from the SDR0nL register to the shift register.)
For successi has run out.	ve transmission, the next transmit data is written by setting the MD0n0 bit to 1 when SDR0nL data

Notes 1. Provided in the SMR01H register only.

- 2. Provided in the SMR01L register only.
- 3. Provided in the SMR00H register only.
- 4. Provided in the SMR00L register only.

Caution Do not change the initial values of the following bits.

SMR00H: Be sure to clear bits 0 to 5 to "0".

SMR01H: Be sure to clear bits 1 to 6 to "0".

SMR00L: Be sure to clear bits 2 to 4, 6, and 7 to "0", and set bit 5 to "1".

SMR01L: Be sure to clear bits 0, 2 to 4, and 7 to "0", and set bit 5 to "1".

Remark n: Channel number (n = 0, 1)



12.3.4 Serial communication operation setting register 0n (SCR0nH, SCR0nL)

The SCR0nH and SCR0nL registers are communication operation setting registers of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting the SCR0nH and SCR0nL registers is prohibited when the operation is enabled (when SE0n = 1).

The SCR0nH and SCR0nL registers can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets the SCR0nH and SCR0nL registers to 00H and 87H, respectively.

Figure 12-6. Format of Serial Communication Operation Setting Register 0n (SCR0nH, SCR0nL) (1/2)

Address: F0119H (SCR00H), F011BH (SCR01H)									Address: F0118H (SCR00L), F011AH (SCR01L)								
After reset:	00H	R/W							After reset:	87H	R/W						
Symbol	7	6	5	4	3	2	1	0	Symbol	7	6	5	4	3	2	1	0
SCR0nH	TXE	RXE	DAP	СКР	0	EOC	PTC0	PTC0	SCR0nL	DIR	0	SLC0	SLC0	0	1	1	DLS0
	0n	0n	0n	0n	1	0n	n1	n0		0n		n1	n0			1	n0
	Note 3		Note 3	Note 3								Note 1				1	

TXE0n ^{Note 3}	RXE0n	Setting of operation mode of channel n
0	0	Disable communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

DAP0n ^{Note 3}	CKP0n ^{Note 3}	Selection of data and clock phase in CSI mode	Туре
0	0	SCK00 ТЛЛЛЛЛЛЛЛЛ	1
		SO00 X D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0	
		SIO0 input timing	
0	1	scкоо	2
		SO00 XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0	
		SI00 input timing	
1	0	scкоо	3
		SO00 XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0	
		SIOO input timing	
1	1	scкоо	4
		SO00 XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0	
		SIO0 input timing	
Be sure to se	et DAP0n, CKI	P0n = 0, 0 in the UART mode.	

EOC0n	Selection of masking of error interrupt signal (INTSREx (x = 0, 1))
0	Disables generation of error interrupt INTSREx (INTSRx is generated).
1	Enables generation of error interrupt INTSREx (INTSRx is not generated if an error occurs).
Set EOC0n =	= 0 in the CSI mode and during UART transmission ^{Note 2} .

Notes 1. Provided in the SCR00L register only.

- **2.** If EOC0n is not cleared for CSI0n, error interrupt INTSREn may be generated.
- **3.** Provided in the SCR00H register only.

(Caution and Remark are listed on the next page.)



Address: F	0119H	(SCR0	00H), F	011BH	I (SCR	R01H)			Address: F(0118H	(SCR0	00L), F	011AH	(SCR	01L)		
After reset:	00H	R/W							After reset:	87H	R/W						
Symbol	7	6	5	4	3	2	1	0	Symbol	7	6	5	4	3	2	1	0
SCR0nH	TXE	RXE	DAP	СКР	0	EOC	PTC0	PTC0	SCR0nL	DIR	0	SLC0	SLC0	0	1	1	DLS0
	0n	0n	0n	0n		0n	n1	n0		0n		n1	n0				n0
	Note 3		Note 3	Note 3								Note 1					

Figure 12-6. Format of Serial Communication Operation Setting Register 0n (SCR0nH, SCR0nL) (2/2)

PTC	PTC	Setting of parity bit in UART mode						
0n1	0n0	Transmission	Reception					
0	0	Does not output the parity bit.	Receives without parity					
0	1	Outputs 0 parity ^{Note 2} .	No parity judgment					
1	0	Outputs even parity.	Judged as even parity.					
1 1 Outputs odd parity. Judges as odd parity.								
Be sure to set PTC0n1, PTC0n0 = 0, 0 in the CSI mode.								

DIR0n	Selection of data transfer sequence in CSI and UART modes
0	Inputs/outputs data with MSB first.
1	Inputs/outputs data with LSB first.

SLC0n	SLC0n	Setting of stop bit in UART mode
1.000	0	
0	0	No stop bit
0	1	Stop bit length = 1 bit
1	0	Stop bit length = 2 bits (n = 0 only)
1	1	Setting prohibited

When the transfer end interrupt is selected, the interrupt is generated when all stop bits have been completely transferred.

Set the stop bit length to 1 bit (SLC0n1, SLC0n0 = 0, 1) during UART reception.

Set no stop bit (SLC0n1, SLC0n0 = 0, 0) in the CSI mode.

Set the stop bit length to 1 bit (SLC0n1, SLC0n0 = 0, 1) or 2 bits (SLC0n1, SLC0n0 = 1, 0) during UART transmission.

DLS0n0	Setting of data length in CSI and UART modes
0	7-bit data length (stored in bits 0 to 6 of the SDR0nL register)
1	8-bit data length (stored in bits 0 to 7 of the SDR0nL register)

Notes 1. Provided in the SCR00L register only.

- 2. 0 is always added regardless of the data contents.
- 3. Provided in the SCR00H register only.

Caution Do not change the initial values of the following bits.

SCR00H: Be sure to clear bit 3 to "0".

SCR01H: Be sure to clear bits 3 to 5 and 7 to "0".

SCR00L: Be sure to clear bits 3 and 6 to "0", and set bits 1 and 2 to "1".

SCR01L: Be sure to clear bits 3, 5, and 6 to "0", and set bits 1 and 2 to "1".

Remark n: Channel number (n = 0, 1)

RENESAS

12.3.5 Serial data register 0n (SDR0nH, SDR0nL)

The SDR0nH and SDR0nL registers are the transmit/receive data registers of channel n.

The SDR0nH and SDR0nL registers are set by an 8-bit memory manipulation instruction.

Reset signal generation clears the SDR0nH and SDR0nL registers to 00H.

The SDR0nH register is used as a register that sets the division ratio of the operating clock (fmck).

If the CCS0n bit of the SMR0nH register is cleared to 0, the clock set by dividing the operating clock by the SDR0nH register is used as the transfer clock.

If the CCS0n bit of the SMR0nH register is set to 1, set the SDR0nH register to 00000000B. The input clock fsck from the SCKp pin (slave transmission in the CSI mode) is used as the transfer clock.


The SDR0nH register is set by an 8-bit memory manipulation instruction when the operation is stopped (SE0n = 0). Writing to the SDR0nH register is ignored when the operation is enabled (SE0n = 1), and 0 is always read from the SDR0nH register.

The SDR0nL register functions as a transmit/receive buffer register. During reception, the parallel data converted by the shift register is stored in the SDR0nL register. During transmission, the data to be transmitted to the shift register is set to the SDR0nL register.

The SDR0nL register is set by an 8-bit memory manipulation instruction when the operation is enabled (SE0n = 1). Writing to the SDR0nL register is prohibited when the operation is stopped (SE0n = 0).

Figure 12-7. Format of Serial Data Register 0n (SDR0n)

Address: FFF11H (SDR00H), FFF13H (SDR01H) After reset: 00H R/W Address: FFF10H (SDR00L), FFF12H (SDR01L) After reset: 00H R/W



		SD	R0nH[7	7:1]			Transfer clock setting by dividing the operating clock (f_{MCK})
0	0	0	0	0	0	0	fмск/2
0	0	0	0	0	0	1	fмск/4
0	0	0	0	0	1	0	fмск/6
0	0	0	0	0	1	1	fмск/8
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
•	•	٠	•	•	٠	٠	•
1	1	1	1	1	1	0	fмск/254
1	1	1	1	1	1	1	fмск/256

Caution Setting SDR0nH[7:1] = (0000000B, 0000001B) is prohibited when UART is used.

Remarks 1. For the function of the SDR0nL register, see 12.2 Configuration of Serial Array Unit.
2. n: Channel number (n = 0, 1)



12.3.6 Serial flag clear trigger register 0n (SIR0n)

The SIR0n register is a trigger register that is used to clear each error flag of channel n.

When each bit (FECT0n, PECT0n, OVCT0n) of this register is set to 1, the corresponding bit (FEF0n, PEF0n, OVF0n) of serial status register 0n (SSR0n) is cleared to 0. Because the SIR0n register is a trigger register, it is cleared immediately when the corresponding bit of the SSR0n register is cleared.

The SIR0n register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears the SIR0n register to 00H.

Figure 12-8. Format of Serial Flag Clear Trigger Register 0n (SIR0n)

Address: F0108H (SIR00) , F010AH (SIR01) , After reset: 00H R/W

Symbol:	7	6	5	4	3	2	1	0
SIR0n	0	0	0	0	0	FECT0n ^{Note}	PECT0n	OVCT0n

FECT0n ^{Note}	Clear trigger of framing error of channel n
0	Not cleared
1	Clears the FEF0n bit of the SSR0n register to 0.

PECT0n	Clear trigger of parity error flag of channel n
0	Not cleared
1	Clears the PEF0n bit of the SSR0n register to 0.

OVCT0n	Clear trigger of overrun error flag of channel n
0	Not cleared
1	Clears the OVF0n bit of the SSR0n register to 0.

Note Provided in the SIR01 register only.

Caution Be sure to clear the following bits to 0. SIR00 register: Bits 2 to 7 SIR01 register: Bits 3 to 7

Remarks 1. n: Channel number (n = 0, 1)

2. When the SIR0n register is read, 00H is always read.



12.3.7 Serial status register 0n (SSR0n)

The SSR0n register indicates the communication status and error occurrence status of channel n. The errors indicated by this register are framing errors, parity errors, and overrun errors.

The SSR0n register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears the SSR0n register to 00H.

Figure 12-9. Format of Serial Status Register 0n (SSR0n) (1/2)

Address: F0100H (SSR00) , F0102H (SSR01) , After reset: 00H R

Symbol:	7	6	5	4	3	2	1	0
SSR0n	0	TSF0n	BFF0n	0	0	FEF0n ^{Note}	PEF0n	OVF0n

TSF0n	Communication status indication flag of channel n						
0	Communication is stopped or suspended.						
1	Communication is in progress.						
set to 1	itions> In bit of the ST0 register is set to 1 (communication is stopped) or the SS0n bit of the SS0 register is (communication is suspended). nication ends.						
<set condition=""></set>							
Communication starts.							

BFF0n	Buffer register status indication flag of channel n			
0	Valid data is not stored in the SDR0nL register.			
1	Valid data is stored in the SDR0nL register.			
< Clear conditions >				

<Clear conditions>

- Transferring transmit data from the SDR0nL register to the shift register ends during transmission.
- Reading receive data from the SDR0nL register ends during reception.
- The ST0n bit of the ST0 register is set to 1 (communication is stopped) or the SS0n bit of the SS0 register is set to 1 (communication is enabled).

<Set conditions>

- Transmit data is written to the SDR0nL registers while the TXE0n bit of the SCR0nH register is set to 1 (transmission or transmission and reception mode in each communication mode).
- Receive data is stored in the SDR0nL registers while the RXE0n bit of the SCR0nH register is set to 1 (reception or transmission and reception mode in each communication mode).
- A reception error occurs.

Note Provided in the SSR01 register only.

Caution If data is written to the SDR0nL registers when BFF0n = 1, the transmit/receive data stored in the register is discarded and an overrun error (OVE0n = 1) is detected.

Remark n: Channel number (n = 0, 1)



Figure 12-9. Format of Serial Status Register 0n (SSR0n) (2/2)

Address: F0100H (SSR00) - F0102H (SSR01), After reset: 0000H R

Symbol:	7	6	5	4	3	2	1	0		
SSR0n	0	TSF0n	BFF0n	0	0	FEF0n ^{Note}	PEF0n	OVF0n		
	FEF0n ^{Note}	Framing error detection flag of channel n								
	0	No error occurs.								
	1	An error occurs (during UART reception).								
	<clear condition=""></clear>									
	 1 is written to the FECT0n bit of the SIR0n register. 									
	<set condition=""></set>									
	 A stop bit is not detected when UART reception ends. 									
1										
	PEF0n		Parity/ACK error detection flag of channel n							
	0	No error occu	No error occurs.							
	1	Parity error occurs (during UART reception).								
	<clear condition=""></clear>									
	 1 is writte 	1 is written to the PECT0n bit of the SIR0n register.								
	<set condition=""></set>									
	• The parity of the transmit data and the parity bit do not match when UART reception ends (parity error).									
	OVF0n	Overrun error detection flag of channel n								
	0	No error occurs.								
	1	An error occurs								
	<clear condition=""></clear>									
	 1 is written to the OVCT0n bit of the SIR0n register. 									
	<set condition=""></set>									
	• Even though receive data is stored in the SDR0nL registers, that data is not read and transmit data or the									
	next receive data is written while the RXE0n bit of the SCR0nH register is set to 1 (reception or transmission									
	and reception mode in each communication mode).									
	 Transmit data is not ready for slave transmission or transmission and reception in CSI mode. 									

Note Provided in the SSR01 register only.

Remark n: Channel number (n = 0, 1)



12.3.8 Serial channel start register 0 (SS0)

The SS0 register is a trigger register that is used to enable communication/count for each channel.

When 1 is written to a bit of this register (SS0n), the corresponding bit (SE0n) of serial channel enable status register 0 (SE0) is set to 1 (operation is enabled). Because the SS0n bit is a trigger bit, it is cleared immediately when SE0n = 1.

The SS0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears the SS0 register to 00H.

Figure 12-10. Format of Serial Channel Start Register 0 (SS0)

Address: F0122H (SS0) After reset: 00H R/W

Symbol:	7	6	5	4	3	2	1	0
SS0	0	0	0	0	0	0	SS01	SS00

	SS0n	Operation start trigger of channel n
ſ	0	No trigger operation
	1	Sets the SE0n bit to 1 and enters the communication wait status ^{Note} .

Note If SS0n is set to 1 during transfer operations, transfer stops and the interface enters the state of waiting. At this time, the control registers and the shift register, the SCK0n and SO0n pins, and the FEF0n, PEF0n, and OVF0n flags retain their values.

Cautions 1. Be sure to clear bits 2 to 7 to "0".

2. For the UART reception, set the RXE0n bit of SCR0nH register to 1, and then be sure to set SS0n to 1 after 4 or more fMck clocks have elapsed.

Remarks 1. n: Channel number (n = 0, 1)

2. When the SS0 register is read, 00H is always read.



12.3.9 Serial channel stop register 0 (ST0)

The ST0 register is a trigger register that is used to enable stopping communication/count for each channel.

When 1 is written to a bit of this register (ST0n), the corresponding bit (SE0n) of serial channel enable status register 0 (SE0) is cleared to 0 (operation is stopped). Because the ST0n bit is a trigger bit, it is cleared immediately when SE0n = 0. The ST0 register is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the ST0 register to 00H.

Figure 12-11. Format of Serial Channel Stop Register 0 (ST0)

Address: F0124H After reset: 00H R/W

Symbol:	7	6	5	4	3	2	1	0
ST0	0	0	0	0	0	0	ST01	ST00

ST0n	Operation stop trigger of channel n
0	No trigger operation
1	Clears the SE0n bit to 0 and stops the communication operation ^{Note}

Note The control registers and the shift register, the SCK0n and SO0n pins, and the FEF0n, PEF0n, and OVF0n flags retain their values.

Caution Be sure to clear bits 2 to 7 to "0".

Remarks 1. n: Channel number (n = 0, 1)

2. When the ST0 register is read, 00H is always read.



12.3.10 Serial channel enable status register 0 (SE0)

The SE0 register indicates whether the data transmission/reception operation of each channel is enabled or disabled.

When 1 is written to a bit of serial channel start register 0 (SS0), the corresponding bit of this register is set to 1. When 1 is written to a bit of serial channel stop register 0 (ST0), the corresponding bit of this register is cleared to 0.

If the operation of channel n is enabled, the value of the CKO0n bit (serial clock output of channel n) of serial output register 0 (SQ0) cannot be rewritten by software, and a value is output from the serial clock pin according to the communication operation.

If the operation of channel n is disabled, the value of the CKO0n bit of the SQ0 register can be set by software and its value is output from the serial clock pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.

The SE0 register can be read by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the SE0 register to 00H.

Figure 12-12. Format of Serial Channel Enable Status Register 0 (SE0)

	SEOn		Indiaat	ion of operatio	n onabla/diaab	la atatua of oha	nnol n	
SEU	0	0	0	0	0	0	3201	3E00
SE0	0	0	0	0	0	0	SE01	SE00
Symbol:	7	6	5	4	3	2	1	0
Address:	F0120H (SE0)	After reset:	00H R					

SE0n	Indication of operation enable/disable status of channel n						
0	Operation is disabled (stopped)						
1	Operation is enabled.						

Caution Be sure to clear bits 2 to 7 to 0.

Remark n: Channel number (n = 0, 1)



12.3.11 Serial output enable register 0 (SOE0)

The SOE0 register is used to enable or disable output of the serial communication operation of each channel.

If serial output is enabled for channel n, the value of the SO0n bit of serial output register 0 (SO0) cannot be rewritten by software, and a value is output from the serial data output pin according to the communication operation.

If serial output is disabled for channel n, the SO0n bit value of the SO0 register can be set by software, and its value is output from the serial data output pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.

The SOE0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the SOE0 register to 00H.

Figure 12-13. Format of Serial Output Enable Register 0 (SOE0)

Address:	F012AH (SOE	0) After rese	et: 00H R/W					
Symbol:	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	SOE00

SOE0n	Serial output enable/disable of channel n
0	Disables output by serial communication operation.
1	Enables output by serial communication operation.

Caution Be sure to clear bits 1 to 7 to "0".

Remark n: Channel number (n = 0)



12.3.12 Serial output register 0 (SO0)

The SO0 register is a buffer register for serial output of each channel.

The value of the SO0n bit of this register is output from the serial data output pin of channel n.

The SO0n bit of this register can be rewritten by software only when serial output is disabled (SOE0n = 0). When serial output is enabled (SOE0n = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.

To use the pin for serial interface as a port function pin, set the corresponding SO0n bit to 1.

The SO0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears the SO0 register to 03H.

Figure 12-14. Format of Serial Output Register 0 (SO0)

Address:	F0128H (SO0)) After reset	:03H R/W					
Symbol:	7	6	5	4	3	2	1	0
SO0	0	0	0	0	0	0	1	SO00

SO0n	Serial data output of channel n
0	Serial data output value is "0".
1	Serial data output value is "1".

Caution Be sure to set bit 1 to 1, and clear bits 2 to 7 to "0".

Remark n: Channel number (n = 0)



12.3.13 Serial clock output register (CKO0)

The CKO0 register is a buffer register for serial clock output of each channel.

The value of the CKO0n bit of this register is output from the serial clock output pin of channel n.

The CKO0n bit of this register can be rewritten by software only when channel operation is disabled (SE0n = 0). When channel operation is enabled (SE0n = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.

To use the pin for serial interface as a port function pin, set the corresponding CKO0n bit to 1.

The CKO0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears the CKO0 register to 03H.

Figure 12-15. Format of Serial Clock Output Register (CKO0)

Addres	s: F0129H (Cł	(O0) After re	set: 03H R/	W				
Symbol:	7	6	5	4	3	2	1	0
CKO0	0	0	0	0	0	0	1	CKO00
	CKO0n			Serial clo	ock output of ch	nannel n		
	0	Serial clock ou	tput value is "	D".				
	1	Serial clock ou	tput value is "	1".				

Caution Be sure to set bit 1 to 1, and clear bits 2 to 7 to "0".

Remark n: Channel number (n = 0)



12.3.14 Serial output level register 0 (SOL0)

The SOL0 register is used to set inversion of the data output level of channel 0.

This register can be set only in the UART mode. Be sure to set 0 to corresponding bit in the CSI mode.

Inverting channel 0 by using this register is reflected on pin output only when serial output is enabled (SOE00 = 1). When serial output is disabled (SOE00 = 0), the value of the SO00 bit is output as is.

Rewriting the SOL0 register is prohibited when the operation is enabled (SE00 = 1).

The SOL0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears the SOL0 register to 00H.

Figure 12-16. Format of Serial Output Level Register 0 (SOL0)

Address: F0134H (SOL0) After reset: 00H R/W Symbol: 7 6 3 2 0 5 4 1 SOL0 0 0 0 0 0 0 0 SOL00


SOL00	Selects inversion of the level of the transmit data of channel 0 in UART mode
0	Communication data is output as is.
1	Communication data is inverted and output.

Caution Be sure to clear bits 1 to 7 to "0".


Figure 12-17 shows examples in which the level of transmit data is reversed during UART transmission.

Figure 12-17. Examples of Reverse Transmit Data

(a) Non-reverse Output (SOL00 = 0)



(b) Reverse Output (SOL00 = 1)





12.3.15 Noise filter enable register 0 (NFEN0)

The NFEN0 register is used to set whether the noise filter can be used for the input signal from the serial data input pin of UART.

Disable the noise filter of the pin used for CSI communication, by clearing the corresponding bit of this register to 0.

Enable the noise filter of the pin used for UART communication, by setting the corresponding bit of this register to 1.

When the noise filter is enabled, after synchronization with the operating clock (f_{MCK}) for the target channel, whether the signal keeps the same value for two clock cycles is detected.

When the noise filter is disabled, the input signal is only synchronized with the operating clock (f_{MCK}) for the target channel.

The NFEN0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the NFEN0 register to 00H.

Figure 12-18. Format of Noise Filter Enable Register 0 (NFEN0)

Address: F00	70H After re	eset: 00H R	W					
Symbol	7	6	5	4	3	2	1	0
NFEN0	0	0	0	0	0	0	0	SNFEN00
-								
	SNFEN00			Use of r	ioise filter of R	XD0 pin		
	0	Noise filter O	=F					
	1	Noise filter Ol	N					
		EN00 bit to 1 to		•				
	Clear the SN	FEN00 bit to 0	to use other tha	an the RXD0 pi	า.			

Caution Be sure to clear bits 1 to 7 to "0".



12.3.16 Input switch control register (ISC)

The ISC1 and ISC0 bits in the ISC register are used to handle the combination of the external interrupt and the timer array unit at the time of baud rate correction of UART0.

When bit 0 is set to 1, the input signal on the serial data input (RXD0) pin is input to the external interrupt input (INTP0), making detection of the input edge signal of the start bit in the form of the INTP0 interrupt possible.

When bit 1 is set to 1, the input signal on the serial data input (RXD0) pin is input to the timer input pin (TI01). The width at the baud rate (transfer rate) of the other party can be measured by using the timer array unit input pulse interval measurement mode with the input edge signal of the start bit as a trigger.

The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

5

Reset signal generation clears the ISC register to 00H.

6

Figure 12-19. Format of Input Switch Control Register (ISC)

4

Address: F00730H After reset: 00H R/W 7

Symbol

ISC

	0	0	0	0	0	0	ISC1	ISC0				
r												
	ISC1	Switching the channel 1 of the timer array unit										
	0	Select the input signal on TI01 pin as the timer input (normal operation)										
	1	Select the input signal on RXD0 pin as the timer input										
		(Detection of t	he wake-up si	gnal and pulse-	width-measure	ement for baud	rate correction))				

3

2

1

0

ISC0	Switching the external interrupt (INTP0)
0	Select the input signal on INTP0 pin as the external interrupt input (normal operation)
1	Select the input signal on RXD0 pin as the external interrupt input (detection of the wake-up signal)

Caution Be sure to clear bits 2 to 7 to "0".



12.3.17 Registers controlling port functions of serial input/output pins

Using the serial array unit requires setting of the registers that control the port functions multiplexed on the target channel (port mode register 0 (PM0), port register 0 (P0), port output mode register 0 (POM0), port mode control register 0 (PMC0)).

For details, see 4.3.1 Port mode registers 0, 4 (PM0, PM4), 4.3.2 Port registers 0, 4, 12, 13 (P0, P4, P12, P13), 4.3.4 Port output mode register 0 (POM0), and 4.3.5 Port mode control register 0 (PMC0).

For an example of settings when using a port pin for serial input and output, see **4.5.3** Example of register settings for port and alternate functions used.

Specifically, using a port pin with a multiplexed serial data or serial clock output function (e.g. P02/ANI1/SCK00/PCLBUZ0/KR3/VCOUT0) for serial data or serial clock output, requires setting the corresponding bits in the port mode control register 0 (PMC0) and port mode register 0 (PM0) to 0, and the corresponding bit in the port register 0 (P0) to 1.

When using the port pin in N-ch open-drain output (V_{DD} tolerance) mode, set the corresponding bit in the port output mode register 0 (POM0) to 1.

Example: When P02/ANI1/SCK00/PCLBUZ0/KR3/VCOUT0 is to be used for serial data output

Set the PMC02 bit of port mode control register 0 to 0.

- Set the PM02 bit of port mode register 0 to 0.
- Set the P02 bit of port register 0 to 1.

Specifically, using a port pin with a multiplexed serial data or serial clock input function (e.g. P01/ANI0/SI00/RXD0/KR2) for serial data or serial clock input, requires setting the corresponding bit in the port mode register 0 (PM0) to 1, and the corresponding bit in the port mode control register 0 (PMC0) to 0. In this case, the corresponding bit in the port register 0 (P0) can be set to 0 or 1.

Example: When P01/ANI0/SI00/RXD0/KR2 is to be used for serial data input Clear the PMC01 bit of port mode control register 0 to 0. Set the PM01 bit of port mode register 0 to 1. Clear the P01 bit of port register 0 to 0, or set to 1.



12.4 Operation Stop Mode

Each serial interface of serial array unit has the operation stop mode.

In this mode, serial communication cannot be executed, thus reducing the power consumption.

In addition, the serial interface function alternate pins can be used as port function pins in this mode.

12.4.1 Stopping the operation by units

The stopping of the operation by units is set by using peripheral enable register 0 (PER0).

The PER0 register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

Figure 12-20. Peripheral Enable Register 0 (PER0) Setting When Stopping Operation by Units

(a) Peripheral enable register 0 (PER0) ... Set only the bit of SAU0 to be stopped to 0.

	<7>	<6>	<5>	4	3	<2>	1	<0>
PER0	TMKAEN ^{Note}	CMPEN ^{Note}	ADCEN			SAU0EN		TAU0EN
	×	×	×	0	0	0/1	0	×
		0	control of SAU : Stops supply : Supplies inp	of input clock				

- Note 16-pin products only.
- Cautions 1. When setting serial array unit 0, be sure to first set the control registers of the serial array unit 0 with the SAU0EN bit set to 1. If SAU0EN = 0, control registers of serial array unit 0 become default values and writing to them is ignored (except for the noise filter enable register 0 (NFEN0), input switch control register (ISC), port output mode register 0 (POM0), port mode register 0 (PM0), port mode control register 0 (PMC0), and port register 0 (P0)).
 - Be sure to clear the following bits to 0.
 10-pin products: Bits 1, 3, 4, 6, and 7
 16-pin products: Bits 1, 3, and 4
- **Remark** : Setting disabled (fixed by hardware)

×: Bits not used with serial array units (depending on the settings of other peripheral functions) 0/1: Set to 0 or 1 depending on the usage of the user.



12.4.2 Stopping the operation by channels

The stopping of the operation by channels is set using each of the following registers.

Figure 12-21. Each Register Setting When Stopping Operation by Channels

(a) Serial channel stop register 0 (ST0) ... This register is a trigger register that is used to enable stopping communication/count by each channel.

SE0 0	Symbol:	7	6	5	4	3	2	1	0								
I claus the SEOn bit to and stops the communication operation * Because the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * * Secause the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. * Secause the STOn bit status register (SEOE) This register is a register that is used to enable or stop of of the serial communication operation of each channel. * Secause the secause the second of the SOO register can be set by software. * Secause the second output is stopped, the SOOn bit value of the SOO register can be set by software * secause the second output register 0 (CKOO) This register is a buffer register for serial output of channel. Symbol: 7	ST0																
* Because the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. (b) Serial Channel Enable Status Register 0 (SE0) This register indicates whether data transmission/reception operation of each channel is enabled or stopped. Stop • 0. Operation stops • 0. Ope		0	0	0	0	0	0	0/1	0/1								
* Because the STOn bit is a trigger bit, it is cleared immediately when SEOn = 0. (b) Serial Channel Enable Status Register 0 (SE0) This register indicates whether data transmission/reception operation of each channel is enabled or stopped. Stop • 0. Operation stops • 0. Ope									_								
(a) Serial Channel Enable Status Register 0 (SE0) This register indicates whether data transmission/reception operation of each channel is enabled or stopped. Set (a)										when SE	=0n - (n					
transmission/reception operation of each channel is enabled or stopped. Set Set		Deca		51010	it is a trig	ger bit,			leulately w		-011 - 0	J.					
Symbol: 7 6 5 4 3 2 1 0 SE0 0 <td< td=""><td>(b) Se</td><td>erial C</td><td>hanne</td><td>l Ena</td><td>ble Sta</td><td>atus F</td><td>Registe</td><td>er 0 (S</td><td>;E0) Т</td><td>This re</td><td>egist</td><td>er in</td><td>dicate</td><td>s whe</td><td>ther da</td><td>ata</td><td></td></td<>	(b) Se	erial C	hanne	l Ena	ble Sta	atus F	Registe	er 0 (S	;E0) Т	This re	egist	er in	dicate	s whe	ther da	ata	
SE0 0	tra	ansmis	ssion/	recep	tion o	perati	ion of	each	channel	is en	able	d or :	stoppe	ed.			
0 0	Symbol:	7	6	5	4	3	2	1	0								
Coperation stops The SED register is a read-only status register. Operation is stopped by using the STO register is a read-only status register 0 (SOE0) This register is a register that is used to enable or stop or of the serial communication operation of each channel. Symbol: 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	SE0																
 * The SED register is a read-only status register. Operation is stopped by using the STO register can be set by software. (c) Serial output enable register 0 (SOE0) This register is a register that is used to enable or stop of of the serial communication operation of each channel. Symbol: 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		0	0	0	0	0	0	0/1	0/1								
register. For a channel whose operation is disabled, the value of the CKO0n bit of the SO0 register can be set by software. (c) Serial output enable register 0 (SOE0) This register is a register that is used to enable or stop of of the serial communication operation of each channel. Symbol: 7 6 5 4 3 2 0 SOE0 0 0 0 0 0/1 0 0 0/1 0: Stops output by serial communication operation • <					road on	ly ototu	o rogioto	r Oper		nnod by	uning	the C.	TO				
can be set by software. (c) Serial output enable register 0 (SOE0) This register is a register that is used to enable or stop of of the serial communication operation of each channel. SVTDO: 7 6 5 4 3 2 1 0 SOE0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		registe	er.			-	-		-		-						
(c) Serial output enable register 0 (SOE0) This register is a register that is used to enable or stop of the serial communication operation of each channel. SYMDOL: 7 6 5 4 3 2 1 0						n is dis	abled, th	e value	of the CKC	00n bit o	of the S	SO0 re	gister				
of the serial communication operation of each channel. Symbol: 7 6 5 4 3 2 1 0 SOE0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		oun p	5 001 2 9	oonna													
of the serial communication operation of each channel. Symbol: 7 6 5 4 3 2 1 0 SOE0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(c) Se	erial ou	utput (enable	e reais	ster 0	(SOE)) Т	his reai	ster i	s a re	eaist	er that	t is use	ed to e	enable c	or stop
Symbol: 7 6 5 4 3 2 1 0 SOE0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			-		-		-	-	-			U					•
O O O O O O O O O O O O O O O O O	Symbol:								-								
• Stops output by serial communication operation • For channel n whose serial output is stopped, the SOOn bit value of the SOO register can be set by software. (d) Serial clock output register 0 (CKO0)This register is a buffer register for serial output of channel. Symbol: 7 6 5 7 7 6 5 7 6 5 7 7 7 6 5 7 7 7 7	SOE0								SOE00								
 * For channel n whose serial output is stopped, the SOOn bit value of the SOO register can be set by software. (d) Serial clock output register 0 (CKO0)This register is a buffer register for serial output of channel. Symbol: 7 6 5 4 3 2 1 0 CKO0 0 0 0 0 0 1 0/1 t. Serial dock output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding CKO0n bit to "1". (e) Serial output register 0 (SO0)This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 Somo 0 0 0 0 0 1 0/1 This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 Somo 0 0 0 0 0 0 1 0/1 This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 Somo 1 6 0 0 0 0 0 0 1 0/1 This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 Somo 1 6 0 0 0 0 0 0 1 0/1 This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 Somo 1 6 0 0 0 0 0 0 1 0/1 This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 Somo 1 6 0 0 0 0 0 0 1 0/1 This register is a register that is used to set a value of serial output each channel. 		0	0	0	0	0	0	0	0/1								
software. (d) Serial clock output register 0 (CKO0)This register is a buffer register for serial output of channel. Symbol: 7 6 5 4 3 2 1 0 CKO0 0 0 0 0 0 0 1 0/1 1. Serial clock output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding CKO0n bit to "1". (e) Serial output register 0 (SO0)This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 SO0 0 0 0 0 0 0 1 0/1 1. Serial data output value is "1" 1. Serial data output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding SO0n bit to "1".		0: Stops ou	tput by seria	al communi	cation opera	tion											
Symbol: 7 6 5 4 3 2 1 0 CKO0 0 0 0 0 1 0/1 1: Serial dock output value is "1" * * * When using pins corresponding to each channel as port function pins, set the corresponding CKO0n bit to "1". (e) Serial output register 0 (SO0) This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 SO0 0 0 0 0 1 0/1 * When using pins corresponding to each channel as port function pins, set the corresponding CKO0n bit to "1". * * * *				whose	serial ou	utput is	stopped	, the SC	0n bit valu	e of the) SO0 r	registe	r can be	set by			
Symbol: 7 6 5 4 3 2 1 0 CKO0 0 0 0 0 0 0 1 0/1 1: Serial clock output value is "1" * * When using pins corresponding to each channel as port function pins, set the corresponding CKO0n bit to "1". (e) Serial output register 0 (SO0) This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 SO0 0 0 0 0 1 0/1 This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 SO0 0 0 0 0 1 0/1 * Serial data output value is "1"	(d) Se	erial c	lock d	outpu	t regis	ster 0	(CKC	00)	This reg	gister	is a	a bul	fer re	gister	for s	erial ou	utput of
CKO0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ch	annel	•														
CKOU 0 0 0 0 0 1 0/1 1: Serial clock output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding CKOOn bit to "1". (e) Serial output register 0 (SOO)This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 SOO 0 0 0 0 1 0/1 1: Serial data output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding SOOn bit to "1".	Symbol:	7	6	5	4	3	2	1	0								
i: Serial dock output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding CKO0n bit to "1". (e) Serial output register 0 (SO0)This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 SO0 1: Serial data output value is "1" 1: Serial data output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding CKO0n bit to "1".	CKO0																
*When using pins corresponding to each channel as port function pins, set the corresponding CKO0n bit to "1". (e) Serial output register 0 (SO0)This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 SO0 0 0 0 0 0 0 1 0/1 1: Serial data output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding SO0n bit to "1".		0	0	0	0	0	0	1	0/1								
(e) Serial output register 0 (SO0) This register is a register that is used to set a value of serial output each channel. Symbol: 7 6 5 4 3 2 1 0 SO0 0 0 0 0 0 0 0 1 0/1 1: Serial data output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding SO0n bit to "1".		1: Serial cl	ock output v	alue is "1"	_												
each channel. Symbol: 7 6 5 4 3 2 1 0 SO0 0 0 0 0 0 0 0 1 0/1 1: Serial data output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding SO0n bit to "1".		* Wher	ı using pi	ins corre	esponding	g to eac	h channe	el as por	function pir	ns, set tł	he corr	espond	ling CKC)0n bit to	"1".		
each channel. Symbol: 7 6 5 4 3 2 1 0 SO0 0 0 0 0 0 0 0 1 0/1 1: Serial data output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding SO0n bit to "1".	(e) Se	erial ou	utput i	regist	er 0 (S	OO).	This	regist	ter is a r	egiste	er tha	at is	used t	to set a	a valu	e of seri	ial outp
Symbol: 7 6 5 4 3 2 1 0 SO0 0 0 0 0 0 1 0/1 1: Serial data output value is "1" * When using pins corresponding to each channel as port function pins, set the corresponding SO0n bit to "1".			-	-	•	,		U		Ũ							•
0 0 0 0 1 0/1 1: Serial data output value is "1"	Symbol:	7	6		4	3	2	1	0								
1: Serial data output value is "1"	SO0								SO00								
* When using pins corresponding to each channel as port function pins, set the corresponding SO0n bit to "1".		0	0	0	0	0	0	1	0/1								
* When using pins corresponding to each channel as port function pins, set the corresponding SO0n bit to "1".																	
				•				b obor		ort func	ntion n	ino o	ot tho c	orroop	andina (200n hit	to "1"
Channel number (n = 0, 1)		vvn	ะก นรท	y pins	corresp	onan	y io ead	ai char	nei as po	nt iunc	μοη ρ	1115, S	SUNE C	onespo	mung s		ι Ο Γ.
Channel number (n = 0, 1)																	
	Channel	numb	er (n =	0, 1)													

Remark : Setting disabled (fixed by hardware), 0/1: Set to 0 or 1 depending on the usage of the user

12.5 Operation of 3-Wire Serial I/O (CSI00) Communication

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines. [Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate^{Note}
 - During master communication: Max. fclk/4
 - During slave communication: Мах. fмск/6

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- [Error detection flag]
 - Overrun error
- Note Use the clocks within a range satisfying the SCK cycle time (tkcy) characteristics. For details, see CHAPTER 23 ELECTRICAL SPECIFICATIONS.

Unit	Channel	Used as CSI	Used as UART
0	0	CS100	UART0
U	1	_	

3-wire serial I/O (CSI00) performs the following seven types of communication operations.

- Master transmission (See 12.5.1.)
- Master reception (See 12.5.2.)
- Master transmission/reception (See 12.5.3.)
- Slave transmission (See 12.5.4.)
- Slave reception (See 12.5.5.)
- Slave transmission/reception (See 12.5.6.)



12.5.1 Master transmission

Master transmission is that the R7F0C801-805 output a transfer clock and transmits data to another device.

3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SO00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	None
Transfer data length	7 or 8 bits
Transfer rate ^{Note}	Max. fcLk/4 [Hz] (SDR0nH[7:1] = 1 or more) Min. fcLk/(2 × 2 ¹⁵ × 128) [Hz]
Data phase	 Selectable by the DAP0n bit of the SCR0nH register DAP0n = 0: Data output starts at the start of the operation of the serial clock. DAP0n = 1: Data output starts half a clock before the start of the serial clock operation.
Clock phase	 Selectable by the CKP0n bit of the SCR0nH register CKP0n = 0: Non-reverse (data output at the falling edge and data input at the rising edge of SCK) CKP0n = 1: Reverse (data output at the rising edge and data input at the falling edge of SCK)
Data direction	MSB or LSB first

Note Use this operation within a range that satisfies the conditions above and the peripheral function characteristics in the electrical specifications (see CHAPTER 23 ELECTRICAL SPECIFICATIONS).


Remarks 1. fclk: System clock frequency

2. n = 0



(1) Register setting

Figure 12-22. Example of Contents of Registers for Master Transmission of 3-Wire Serial I/O (CSI00) (1/2)



phase is non-inversion (the CKP0n bit of the SCR0nH = 0). If the clock phase is inverted (CKP0n = 1), communication starts when these bits are 0.

(Remarks are listed on the next page.)



(e) Serial output register 0 (SO0) ... Sets only the bits of the target channel. Symbol: SO0 SO00 0/1 Serial output enable register 0 (SOE0) ... Sets only the bits of the target channel to 1. (f) Symbol: SOE0 SOE00 0/1 (g) Serial channel start register 0 (SS0) ... Sets only the bits of the target channel to 1. Symbol: SS0 SS01 SS00 0/1

Remarks 1. n = 0, p: CSI number (p = 00)

2. : Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user.

Figure 12-22. Example of Contents of Registers for Master Transmission of 3-Wire Serial I/O (CSI00) (2/2)



(2) Operation procedure




Figure 12-23. Initial Setting Procedure for Master Transmission






Figure 12-24. Procedure for Stopping Master Transmission






Figure 12-25. Procedure for Resuming Master Transmission

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-transmission mode)




Figure 12-26. Timing Chart of Master Transmission (in Single-Transmission Mode) (Type 1: DAP0n = 0, CKP0n = 0)



Remark n = 0, p: CSI number (p = 00)




Figure 12-27. Flowchart of Master Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)




Figure 12-28. Timing Chart of Master Transmission (in Continuous Transmission Mode) (Type 1: DAP0n = 0, CKP0n = 0)

- **Note** If transmit data is written to the SDR0nL register while the BFF0n bit of serial status register 0n (SSR0n) is 1 (valid data is stored in serial data register 0n (SDR0nL)), the transmit data is overwritten.
- Caution The MD0n0 bit of serial mode register 0n (SMR0nL) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Remark n = 0, p: CSI number (p = 00)






Figure 12-29. Flowchart of Master Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in **Figure 12-28** Timing Chart of Master Transmission (in Continuous Transmission Mode).

RENESAS

12.5.2 Master reception

Master reception is that the R7F0C801-805 output a transfer clock and receives data from other device.

3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVF0n) only
Transfer data length	7 or 8 bits
Transfer rate ^{Note}	Max. fcLk/4 [Hz] (SDR0nH[7:1] = 1 or more) Min. fcLk/(2 × 2 ¹⁵ × 128) [Hz]
Data phase	 Selectable by the DAP0n bit of the SCR0nH register DAP0n = 0: Data input starts at the start of the operation of the serial clock. DAP0n = 1: Data input starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKP0n bit of the SCR0nH register • CKP0n = 0: Non-inversion • CKP0n = 1: Inverted
Data direction	MSB or LSB first

Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 23 ELECTRICAL SPECIFICATIONS**).


Remarks 1. folk: System clock frequency


2. n = 0



(1) Register setting

Figure 12-30. Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSI00) (1/2)





(**Remarks** are listed on the next page.)



Figure 12-30. Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSI00) (2/2)

(f) Serial output enable register 0 (SOE0) ... The register that not used in this mode.

Symbol:	7	6	5	4	3	2	1	0
SOE0								SOE00
	0	0	0	0	0	0	1	×

(g) Serial channel start register 0 (SS0) ... Sets only the bits of the target channel to 1.

Symbol:	7	6	5	4	3	2	1	0
SS0							SS01	SS00
	0	0	0	0	0	0	0/1	0/1

Remarks 1. n = 0, p: CSI number (p = 00)

2. : Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value)
*: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure






Figure 12-31. Initial Setting Procedure for Master Reception





If there is any data being transferred, wait for their completion. (If there is an urgent must stop, do not wait)

Write 1 to the ST0n bit of the target channel. (SE0n = 0: to operation stop status)

Set the SOE0n bit to 0 and stop the output of the target channel.

The level of the serial clock (CKO0n) on the target channel can be changed if necessitated by an emergency.

Reset the serial array unit by stopping the clock supply to it.

The master transmission is stopped. Go to the next processing.






Figure 12-33. Procedure for Resuming Master Reception

Wait until stop the communication target (slave) or communication operation completed

Disable clock output of the target channel by setting a port register and a port mode register.

Re-set the register to change the operation clock setting.

Re-set the register to change the transfer baud rate setting (setting the transfer clock by dividing the operation clock (fMCK)).

Re-set the register to change serial mode register 0n (SMR0nH/L) setting.

Re-set the register to change serial communication operation setting register 0n (SCR0nH/L) setting.

Set the initial output level of the serial clock (CKO0n).

If the OVF flag remain set, clear this using serial flag clear trigger register 0n (SIR0n).

Enable clock output of the target channel by setting a port register and a port mode register.

Set the SS0n bit of the target channel to 1 (SE0n bit = 1: to enable operation).


Setting is completed Sets dummy data to the SIOp register (SDR0nL register) and start communication.

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-reception mode)

Figure 12-34. Timing Chart of Master Reception (in Single-Reception Mode) (Type 1: DAP0n = 0, CKP0n = 0)



Remark n = 0, p: CSI number (p = 00)






Figure 12-35. Flowchart of Master Reception (in Single-Reception Mode)



(4) Processing flow (in continuous reception mode)


SS0n <1> ST0n <8> SE0n Receive data 3 SDR0nL Dummy data Receive data 1 Dummy data Receive data 2 Dummy data <2>∆Write <2> \Urite <2>∆Write Read Read Read SCKp pin ЦЦЦ Ц SIp pin Receive data 1 Receive data 2 Receive data 3 Shift Reception & shift operation Reception & shift operation Reception & shift operation register 0n INTCSIp Data reception Data reception Data reception MD0n0 <5> TSF0n BFF0n <3> <3> <4> <3> <4> <6><7>

Figure 12-36. Timing Chart of Master Reception (in Continuous Reception Mode) (Type 1: DAP0n = 0, CKP0n = 0)


Caution The MD0n0 bit can be rewritten even during operation. However, rewrite it before receive of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last receive data.

- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 12-37 Flowchart of Master Reception (in Continuous Reception Mode).
 - **2.** n = 0, p: CSI number (p = 00)









RENESAS

12.5.3 Master transmission/reception

Master transmission/reception is that the R7F0C801-805 output a transfer clock and transmits/receives data to/from other device.

3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00, SO00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVF0n) only
Transfer data length	7 or 8 bits
Transfer rate ^{Note}	Max. fcьк/4 [Hz] (SDR0nH[7:1] = 1 or more) Min. fcьк/(2 × 2 ¹⁵ × 128) [Hz]
Data phase	 Selectable by the DAP0n bit of the SCR0nH register DAP0n = 0: Data I/O starts at the start of the operation of the serial clock. DAP0n = 1: Data I/O starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKP0n bit of the SCR0nH register • CKP0n = 0: Non-inversion • CKP0n = 1: Inverted
Data direction	MSB or LSB first

Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 23 ELECTRICAL SPECIFICATIONS**).


Remarks 1. fclk: System clock frequency

2. n = 0



(1) Register setting

Figure 12-38. Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSI00) (1/2)



(Remarks are listed on the next page.)



Figure 12-38. Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSI00) (2/2)

(f) Serial output enable register 0 (SOE0) ... Sets only the bits of the target channel to 1.

Symbol:	7	6	5	4	3	2	1	0	
SOE0								SOE00	
	0	0	0	0	0	0	0	0/1	
									4
(g) Sei	rial ch	annel	start i	registe	er 0 (S	SO)	. Sets	only	the bits of the target channel to 1.
(g) Sei Symbol:	rial cha 7	annel 6	start i 5	registo 4	er 0 (S 3	3S0) 2	. Sets 1	only f	the bits of the target channel to 1.
				-	-	-		-	the bits of the target channel to 1.

Remarks 1. n = 0, p: CSI number (p = 00)

2. : Setting is fixed in the CSI master transmission/reception mode

E: Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure




Figure 12-39. Initial Setting Procedure for Master Transmission/Reception






Figure 12-40. Procedure for Stopping Master Transmission/Reception







Figure 12-41. Procedure for Resuming Master Transmission/Reception

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-transmission/reception mode)

Figure 12-42. Timing Chart of Master Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAP0n =0, CKP0n = 0)



Remark n = 0, p: CSI number (p = 00)






Figure 12-43. Flowchart of Master Transmission/Reception (in Single-Transmission/Reception Mode)



(4) Processing flow (in continuous transmission/reception mode)




Figure 12-44. Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAP0n = 0, CKP0n = 0)

- **Notes 1.** If transmit data is written to the SDR0nL register while the BFF0n bit of serial status register 0n (SSR0n) is 1 (valid data is stored in serial data register 0n (SDR0nL)), the transmit data is overwritten.
 - **2.** The transmit data can be read by reading the SDR0nL register during this period. At this time, the transfer operation is not affected.
- Caution The MD0n0 bit of serial mode register 0n (SMR0nL) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 12-45 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).
 - **2.** n = 0, p: CSI number (p = 00)

Note 1






Figure 12-45. Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 12-44 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).



12.5.4 Slave transmission

Slave transmission is that the R7F0C801-805 transmit data to another device in the state of a transfer clock being input from another device.


3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SO00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVF0n) only
Transfer data length	7 or 8 bits
Transfer rate	Max. f _{MCK} /6 [Hz] ^{Notes 1, 2}
Data phase	 Selectable by the DAP0n bit of the SCR0nH register DAP0n = 0: Data output starts at the start of the operation of the serial clock. DAP0n = 1: Data output starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKP0n bit of the SCR0nH register • CKP0n = 0: Non-inversion • CKP0n = 1: Inverted
Data direction	MSB or LSB first

- Notes 1. Because the external serial clock input to the SCK00 pin is sampled internally and used, the fastest transfer rate is fMck/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 23 ELECTRICAL SPECIFICATIONS).
- Remarks 1. fMCK: Operation clock frequency of target channel
 - **2.** n = 0



(1) Register setting

Figure 12-46. Example of Contents of Registers for Slave Transmission of 3-Wire Serial I/O (CSI00) (1/2)



(Remarks are listed on the next page.)



Figure 12-46. Example of Contents of Registers for Slave Transmission of 3-Wire Serial I/O (CSI00) (2/2)

(f) Serial output enable register 0 (SOE0) ... Sets only the bits of the target channel to 1.

Symbol:	7	6	5	4	3	2	1	0	
SOE0								SOE00	
	0	0	0	0	0	0	0	0/1	
(g) Sei	rial ch	annel	start	regist	er 0 (S	SSO)	. Sets	only	the bits of the target channel to 1.
Symbol:	7	6	5	4	3	2	1	0	
SS0							SS01	SS00	
	0	0	0	0	0	0	0/1	0/1	

Remarks 1. n = 0 p: CSI number (p = 00)

2. : Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure

Starting initial setting	
Setting the PER0 register	Release the serial array unit from the reset status and start clock supply.
Setting the SPS0 register	Set the operation clock.
Setting the SMR0nH/L register	Set an operation mode, etc.
Setting the SCR0nH/L register	Set a communication format.
Setting the SDR0nH register	Set bits 7 to 1 to 0000000B for baud rate setting.
Setting the SO0 register	Set the initial output level of the serial data (SO0n).
Setting the SOE0 register	Set the SOE0n bit to 1 and enable data output of the target channel.
Setting port	Enable data output of the target channel by setting a port register and a port mode register.
Writing to the SS0 register	Set the SS0n bit of the target channel to 1 (SE0n bit = 1: to enable operation).
Completing initial setting	Initial setting is completed. Set transmit data to the SIOp register (the SDR0nL register) and wait for a clock from

the master.

Figure 12-47. Initial Setting Procedure for Slave Transmission






Figure 12-48. Procedure for Stopping Slave Transmission







Figure 12-49. Procedure for Resuming Slave Transmission

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-transmission mode)

Figure 12-50. Timing Chart of Slave Transmission (in Single-Transmission Mode) (Type 1: DAP0n = 0, CKP0n = 0)



Remark n = 0, p: CSI number (p = 00)






Figure 12-51. Flowchart of Slave Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)




Figure 12-52. Timing Chart of Slave Transmission (in Continuous Transmission Mode) (Type 1: DAP0n = 0, CKP0n = 0)

- **Note** If transmit data is written to the SDR0nL register while the BFF0n bit of serial status register 0n (SSR0n) is 1 (valid data is stored in serial data register 0n (SDR0nL)), the transmit data is overwritten.
- Caution The MD0n0 bit of serial mode register 0n (SMR0nL) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.
- **Remark** n = 0, p: CSI number (p = 00)







Figure 12-53. Flowchart of Slave Transmission (in Continuous Transmission Mode)



RENESAS

12.5.5 Slave reception

Slave reception is that the R7F0C801-805 receive data from another device in the state of a transfer clock being input from another device.


3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVF0n) only
Transfer data length	7 or 8 bits
Transfer rate	Max. f _{MCK} /6 [Hz] ^{Notes 1, 2}
Data phase	 Selectable by the DAP0n bit of the SCR0nH register DAP0n = 0: Data output starts at the start of the operation of the serial clock. DAP0n = 1: Data output starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKP0n bit of the SCR0nH register • CKP0n = 0: Non-inversion • CKP0n = 1: Inverted
Data direction	MSB or LSB first

- Notes 1. Because the external serial clock input to the SCK00 pin is sampled internally and used, the fastest transfer rate is fMck/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 23 ELECTRICAL SPECIFICATIONS).
- Remarks 1. fmck: Operation clock frequency of target channel
 - **2.** n = 0



(1) Register setting

Figure 12-54. Example of Contents of Registers for Slave Reception of 3-Wire Serial I/O (CSI00) (1/2)




(Remarks are listed on the next page.)



Figure 12-54. Example of Contents of Registers for Slave Reception of 3-Wire Serial I/O (CSI00) (2/2)

(f) Serial output enable register 0 (SOE0) ... The Register that not used in this mode.



Remarks 1. n = 0, p: CSI number (p = 00)

2. : Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value)
*: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure






Figure 12-55. Initial Setting Procedure for Slave Reception










Figure 12-57. Procedure for Resuming Slave Reception

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-reception mode)





Figure 12-58. Timing Chart of Slave Reception (in Single-Reception Mode) (Type 1: DAP0n = 0, CKP0n = 0)








Figure 12-59. Flowchart of Slave Reception (in Single-Reception Mode)



12.5.6 Slave transmission/reception

Slave transmission/reception is that the R7F0C801-805 transmit/receive data to/from another device in the state of a transfer clock being input from another device.


3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00, SO00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVF0n) only
Transfer data length	7 or 8 bits
Transfer rate	Max. f _{MCK} /6 [Hz] ^{Notes 1, 2}
Data phase	 Selectable by the DAP0n bit of the SCR0nH register DAP0n = 0: Data output starts at the start of the operation of the serial clock. DAP0n = 1: Data output starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKP0n bit of the SCR0nH register • CKP0n = 0: Non-inversion • CKP0n = 1: Inverted
Data direction	MSB or LSB first

- Notes 1. Because the external serial clock input to the SCK00 pin is sampled internally and used, the fastest transfer rate is fмcκ/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 23 ELECTRICAL SPECIFICATIONS).
- Remarks 1. fmck: Operation clock frequency of target channel
 - **2.** n = 0



(1) Register setting

Figure 12-60. Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00) (1/2)




(Caution, and Remarks are listed on the next page.)



Figure 12-60. Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00) (2/2)

(f) Serial output enable register 0 (SOE0) ... Sets only the bits of the target channel to 1.



Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remarks 1. n = 0, p: CSI number (p = 00)

2. : Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value)
 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure




Figure 12-61. Initial Setting Procedure for Slave Transmission/Reception

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.






Figure 12-62. Procedure for Stopping Slave Transmission/Reception



Starting setting for resumption Wait until stop the communication target No Completing master (Essential) (master) preparations? Disable data output of the target channel Yes by setting a port register and a port (Essential) Port manipulation mode register. Re-set the register to change the (Selective) Changing setting of the SPS0 register operation clock setting. Re-set the register to change serial mode Changing setting of the SMR0nH/L register (Selective) register 0n (SMR0n) setting. Re-set the register to change serial (Selective) Changing setting of the SCR0nH/L register communication operation setting register 0n (SCR0n) setting. If the OVF flag remain set, clear this using Clearing error flag (Selective) serial flag clear trigger register 0n (SIR0n). Set the SOE0n bit to 0 to stop output Changing setting of the SOE0 register (Selective) from the target channel. Set the initial output level of the serial Changing setting of the SO0 register (Selective) data (SO0n). Set the SOE0n bit to 1 and enable output Changing setting of the SOE0 register (Selective) from the target channel. Enable data output of the target channel Port manipulation (Essential) by setting a port register and a port mode register. Set the SS0n bit of the target channel to 1 (Essential) Writing to the SS0 register (SE0n = 1: to enable operation). Sets transmit data to the SIOp register (Essential) Starting communication (the SDR0nL register) and wait for a clock from the master. Completing resumption setting


Figure 12-63. Procedure for Resuming Slave Transmission/Reception


- Cautions 1. Be sure to set transmit data to the SIOp register before the clock from the master is started.
 - 2. If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-transmission/reception mode)

Figure 12-64. Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAP0n = 0, CKP0n = 0)













Figure 12-65. Flowchart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)






(4) Processing flow (in continuous transmission/reception mode)






- **Notes 1.** If transmit data is written to the SDR0nL register while the BFF0n bit of serial status register 0n (SSR0n) is 1 (valid data is stored in serial data register 0n (SDR0nL)), the transmit data is overwritten.
 - **2.** The transmit data can be read by reading the SDR0nL register during this period. At this time, the transfer operation is not affected.
- Caution The MD0n0 bit of serial mode register 0n (SMR0nL) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 12-67 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).
 - **2.** n = 0, p: CSI number (p = 00)







Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remark <1> to <8> in the figure correspond to <1> to <8> in **Figure 12-66 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)**.

12.5.7 Calculating transfer clock frequency

The transfer clock frequency for 3-wire serial I/O (CSI00) communication can be calculated by the following expressions.

(1) Master

(Transfer clock frequency) = {Operation clock (fMCK) frequency of the target channel} ÷ (SDR0nH[7:1] + 1) ÷ 2 [Hz]

(2) Slave

(Transfer clock frequency) = {Frequency of serial clock (SCK) supplied by master}^{Note} [Hz]

- **Note** The permissible maximum transfer clock frequency is fMCK/6.
- **Remark** The value of SDR0nH[7:1] is the value of bits 7 to 1 of serial data register 0nH (SDR0nH) (0000000B to 111111B) and therefore is 0 to 127.

The operation clock (fMCK) is determined by serial clock select register 0 (SPS0) and bit 7 (CKS0n) of serial mode register 0n (SMR0nH).



SMR0n Register	SPS0 Register							Operation	Clock (f _{MCK}) ^{Note}	
CKS0n	PRS 13	PRS 12	PRS 11	PRS 10	PRS 03	PRS 02	PRS 01	PRS 00		fclk = 20 MHz
0	Х	Х	Х	Х	0	0	0	0	fclк	20 MHz
	Х	Х	Х	Х	0	0	0	1	fclk/2	10 MHz
	Х	Х	Х	Х	0	0	1	0	fclk/2 ²	5 MHz
	Х	Х	Х	Х	0	0	1	1	fclк/2 ³	2.5 MHz
	Х	Х	Х	Х	0	1	0	0	fclk/2 ⁴	1.25 MHz
	Х	Х	Х	Х	0	1	0	1	fc∟ĸ/2⁵	625 kHz
	Х	Х	Х	Х	0	1	1	0	fclk/2 ⁶	312.5 kHz
	Х	Х	Х	Х	0	1	1	1	fclk/2 ⁷	156.2 kHz
	Х	Х	Х	Х	1	0	0	0	fclk/2 ⁸	78.1 kHz
	Х	Х	Х	Х	1	0	0	1	fclк/2 ⁹	39.1 kHz
	Х	Х	Х	Х	1	0	1	0	fclк/2 ¹⁰	19.5kHz
	Х	Х	Х	Х	1	0	1	1	fclк/2 ¹¹	9.77 kHz
	Х	Х	Х	Х	1	1	0	0	fськ/2 ¹²	4.88 kHz
	Х	Х	Х	Х	1	1	0	1	fclk/2 ¹³	2.44 kHz
	Х	Х	Х	Х	1	1	1	0	fськ/2 ¹⁴	1.22 kHz
	Х	Х	Х	Х	1	1	1	1	fclк/2 ¹⁵	610 Hz
1	0	0	0	0	Х	Х	Х	Х	fclк	20 MHz
	0	0	0	1	Х	Х	Х	Х	fclk/2	10 MHz
	0	0	1	0	Х	Х	Х	Х	fclk/2 ²	5 MHz
	0	0	1	1	Х	Х	Х	Х	fclk/2 ³	2.5 MHz
	0	1	0	0	Х	Х	Х	Х	fclk/2 ⁴	1.25 MHz
	0	1	0	1	Х	Х	Х	Х	fc∟ĸ/2⁵	625 kHz
	0	1	1	0	Х	Х	Х	Х	fськ/2 ⁶	312.5 kHz
	0	1	1	1	Х	Х	Х	Х	fclk/2 ⁷	156.2 kHz
	1	0	0	0	Х	Х	Х	Х	fclk/2 ⁸	78.1 kHz
	1	0	0	1	Х	Х	Х	Х	fськ/2 ⁹	39.1 kHz
	1	0	1	0	Х	Х	Х	Х	fclк/2 ¹⁰	19.5 kHz
	1	0	1	1	Х	Х	Х	Х	fclк/2 ¹¹	9.77 kHz
	1	1	0	0	Х	Х	Х	Х	fclк/2 ¹²	4.88 kHz
	1	1	0	1	Х	Х	Х	Х	fclк/2 ¹³	2.44 kHz
	1	1	1	0	Х	Х	Х	Х	fclк/2 ¹⁴	1.22 kHz
	1	1	1	1	Х	Х	Х	Х	fclк/2 ¹⁵	610 Hz

Table 12-2. Selection of Operation Clock For 3-Wire Serial I/O

Note When changing the clock selected for f_{CLK} (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register 0 (ST0) = 03H) the operation of the serial array unit (SAU).

Remarks 1. X: don't care

2. n = 0, 1

12.5.8 Procedure for processing errors that occurred during 3-wire serial I/O (CSI00) communication

The procedure for processing errors that occurred during 3-wire serial I/O (CSI00) communication is described in Figure 12-68.

Software Manipulation	Hardware Status	Remark
Reads serial data register 0n (SDR0nL). —	The BFF0n bit of the SSR0n register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register 0n (SSR0n).		Error type is identified and the read value is used to clear error flag.
Writes 1 to serial flag clear trigger ——— register 0n (SIR0n).	 Error flag is cleared. 	Error can be cleared only during reading, by writing the value read from the SSR0n register to the SIR0n register without modification.

Figure 12-68. Processing Procedure in Case of Overrun Error

Remark n = 0



12.6 Operation of UART (UART0) Communication

This is a start-stop synchronization function using two lines: serial data transmission (TXD) and serial data reception (RXD) lines. By using these two communication lines, each data frame, which consists of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (an even-numbered channel) and a channel dedicated to reception (an odd-numbered channel).

[Data transmission/reception]

- Data length of 7 or 8 bits
- Select the MSB/LSB first
- Level setting of transmit/receive data and select of reverse (selecting whether to reverse the level)
- Parity bit appending and parity check functions
- Stop bit appending and stop bit check functions

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

The ISC register can be used to set up the input signal on the RXD0 pin of UART0 as an external interrupt input or as a timer input for the timer array unit. The input pulse interval measurement mode of the timer array unit can then be used to measure the width at the baud rate of the other party in communications and make the required adjustments in response.

Unit	Channel	Used as CSI	Used as UART
0	0	CS100	UART0
	1	_	

Caution When UART operation is selected, the even-numbered channel can only be used for transmission and the odd-numbered channel can only be used for reception.

UART performs the following four types of communication operations.

- UART transmission (See 12.6.1.)
- UART reception (See **12.6.2**.)



12.6.1 UART transmission

UART transmission is an operation to transmit data from the R7F0C801-805 to another device asynchronously (startstop synchronization).

Of the two channels used for UART, the even-numbered channel is used for UART transmission.

UART	UART0
Target channel	Channel 0 of SAU0
Pins used	TXD0
Interrupt	INTSTO
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	None
Transfer data length	7 or 8 bits (UART0 only)
Transfer rate ^{Note}	Max. fмcк/6 [bps] (SDR0nH[7:1] = 2 or greater, Min. fcLk/(2 × 2 ¹⁵ × 128) [bps]
Data phase	Non-inverted output (default: high level) Inverted output (default: low level)
Parity bit	The following selectable No parity bit Appending 0 parity Appending even parity Appending odd parity
Stop bit	The following selectable Appending 1 bit Appending 2 bits
Data direction	MSB or LSB first

- **Note** Use this operation within a range that satisfies the conditions above and the peripheral function characteristics in the electrical specifications (see **CHAPTER 23 ELECTRICAL SPECIFICATIONS**).
- Remarks 1. fmck: Operation clock frequency of target channel

fclk: System clock frequency


2. n: Channel number (n = 0)




(1) Register setting

Figure 12-69. Example of Contents of Registers for UART Transmission (UART0) (1/2)







0: Prescaler output clock CK00 set by the SPS0 register 1: Prescaler output clock CK01 set by the SPS0 register




(b) Serial communication operation setting register 0n (SCR0nH, SCR0nL) Symbol: SCR0nH Symbol: SCR0nL



(c) Serial data register 0n (SDR0nH, SDR0nL)



(d) Serial output level register 0 (SOL0)... Sets only the bits of the target channel.



1: Inverted transmission

Remarks 1. n = 0

2. Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value) 0/1: Set to 0 or 1 depending on the usage of the user

Figure 12-69. Example of Contents of Registers for UART Transmission (UART0) (2/2)

(e) Serial clock output register 0 (CKO0) ... Sets only the bits of the target channel.

Symbol:	7	6	5	4	3	2	1	0	
CKO0	0	0	0	0	0	0	1	скооо ×	
									s of the target channel.
Symbol:	7	6	5	4	3	2	1	0	
SO0	0	0	0	0	0	0	1	sooo 0/1	
			•	ut value ut value					
(g) Sei	rial ou	tput e	nable	regis	ter 0 ((SOE0)) S	ets on	ly the bits of the target channel to 1.
Symbol:	7	6	5	4	3	2	1	0	
SOE0	0	0	0	0	0	0	0	SOE00 0/1 ^{Note}	
				-	-	-		-	the bits of the target channel to 1.
Symbol:	7	6	5	4	3	2	1	0	
SS0							SS01	SS00	

Note Before transmission is started, be sure to set to 1 when the SOL00 bit of the target channel is set to 0, and set to 0 when the SOL00 bit of the target channel is set to 1. The value varies depending on the communication data during communication operation.

0/1

Remark : Setting disabled (set to the initial value)

0

0

0

0

×

0

0

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure

Starting initial setting	
Setting the PER0 register	Release the serial array unit from the reset status and start clock supply.
Setting the SPS0 register	Set the operation clock.
Setting the SMR0nH/L register	Set an operation mode, etc.
Setting the SCR0nH/L register	Set a communication format.
Setting the SDR0nH register	Set a transfer baud rate (setting the transfer clock by dividing the operation clock (fмск)).
Setting the SOL0 register	Set an output data level.
Setting the SO0 register	Set the initial output level of the serial data (SO00).
Setting the SOE0 register	Set the SOE00 bit to 1 and enable data output of the target channel.
Setting port	Enable data output of the target channel by setting a port register and a port mode register.
Writing to the SS0 register	Set the SS00 bit of the target channel to 1 and set the SE0n bit to 1 (to enable operation).
Completing initial setting	Initial setting is completed. Communication starts by setting transmit data

Figure 12-70. Initial Setting Procedure for UART Transmission



to the TXD0 register (SDR0nL register).




Figure 12-71. Procedure for Stopping UART Transmission






Figure 12-72. Procedure for Resuming UART Transmission

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-transmission mode)





Figure 12-73. Timing Chart of UART Transmission (in Single-Transmission Mode)



Remark q: UART number (q = 0), n = 0







(4) Processing flow (in continuous transmission mode)





Figure 12-75. Timing Chart of UART Transmission (in Continuous Transmission Mode)

Caution The MD0n0 bit of serial mode register 0n (SMR0nL) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Remark q: UART number (q = 0), n = 0



Note If transmit data is written to the SDR0nL register while the BFF0n bit of serial status register 0n (SSR0n) is 1 (valid data is stored in serial data register 0n (SDR0nL)), the transmit data is overwritten.





Remark <1> to <6> in the figure correspond to <1> to <6> in **Figure 12-75 Timing Chart of UART Transmission (in Continuous Transmission Mode)**.

RENESAS

12.6.2 UART reception

UART reception is an operation wherein the R7F0C801-805 asynchronously receives data from another device (startstop synchronization).

For UART reception, the odd-number channel of the two channels used for UART is used. The SMR register of both the odd- and even-numbered channels must be set.

UART	UART0
Target channel	Channel 1 of SAU0
Pins used	RXD0
Interrupt	INTSR0
	Transfer end interrupt only (setting the buffer empty interrupt is prohibited)
Error interrupt	INTSRE0
Error detection flag	 Framing error detection flag (FEF0n) Parity error detection flag (PEF0n) Overrun error detection flag (OVF0n)
Transfer data length	7 or 8 bits (UART0 only)
Transfer rate ^{Note}	Max. fмcк/6 [bps] (SDR0nH[7:1] = 2 or more), Min. fcLk/(2 × 2 ¹⁵ × 128) [bps]
Data phase	Non-inverted output (default: high level) Inverted output (default: low level)
Parity bit	The following selectable No parity check No parity specified (0 parity) Appending even parity Appending odd parity
Stop Bit	1 bit check
Data direction	MSB or LSB first

Note Use this operation within a range that satisfies the conditions above and the peripheral characteristics in the electrical specifications (see CHAPTER 23 ELECTRICAL SPECIFICATIONS).


Remarks 1. fMCK: Operation clock frequency of target channel

- fclk: System clock frequency
- **2.** n: Channel number (n = 1)



(1) Register setting

Figure 12-77. Example of Contents of Registers for UART Reception (UART0) (1/2)



Remarks 1. n: Channel number (n = 1),

- r: Channel number (r = n 1) q: UART number (q = 0)
- 2. : Setting is fixed in the UART master transmission mode, : Setting disabled (set to the initial value)

0/1: Set to 0 or 1 depending on the usage of the user

RENESAS

Figure 12-77. Example of Contents of Registers for UART Reception (UART0) (2/2)

(e) Serial clock output register 0 (CKO0) ... The register that not used in this mode.

Symbol:	7	6	5	4	3	2	1	0	
CKO0	0	0	0	0	0	0	1	СКО00 ×	
(f) Se i Symbol:	rial ou 7	tput r 6	egiste 5	er 0 (Se 4	O0) . 3	. The r 2	registe	er that 0	not used in this mode.
SO0	0	0	0	0	0	0	1	SO00 ×	
(g) Se i Symbol:	rial ou 7	tput e	nable 5	regis 4	ter 0 (3	SOE0] 2) Tł 1	ne reg 0	ister that not used in this mode.
SOE0	0	0	0	0	0	0	0	SOE00 ×	
(h) Sei Symbol:	rial ch	annel 6	start	regist 4	er 0 (S 3	5S0) 2	. Sets 1	only 0	the bits of the target channel is 1.
SS0							SS01	SS00	

Caution For UART reception, be sure to set the SMR00 register of channel 0 that is to be paired with channel 1.

×

Remark : Setting disabled (set to the initial value)

0

0

0

0

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

0

0/1

0



(2) Operation procedure




Figure 12-78. Initial Setting Procedure for UART Reception

Caution After setting the RXE0n bit of SCR0n register to 1, be sure to set SS0n to 1 after 4 or more fclk clocks have elapsed.




Figure 12-79. Procedure for Stopping UART Reception







Figure 12-80. Procedure for Resuming UART Reception

Caution After setting the RXE0n bit of SCR0n register to 1, be sure to set SS0n to 1 after 4 or more fclk clocks have elapsed.

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow







Remark n: Channel number (n = 1) r: Channel number (r = n - 1) q: UART number (q = 0)




Figure 12-82. Flowchart of UART Reception



12.6.3 Calculating baud rate

(1) Baud rate calculation expression

The baud rate for UART (UART0) communication can be calculated by the following expressions.

(Baud rate) = {Operation clock (fMCK) frequency of target channel} ÷ (SDR0nH[7:1] + 1) ÷ 2 [bps]

Caution Setting serial data register 0n (SDR0nH) SDR0nH[7:1] = (0000000B, 0000001B) is prohibited.

- **Remarks 1.** When UART is used, the value of SDR0nH[7:1] is the value of bits 7 to 1 of the SDR0nH register (0000010B to 111111B) and therefore is 2 to 127.
 - **2.** n = 0, 1

The operation clock (f_{MCK}) is determined by serial clock select register 0 (SPS0) and bit 15 (CKS0n) of serial mode register 0n (SMR0n).



SMR0n			:	SPS0 F	Registe	r			Operation	Clock (f _{MCK}) ^{Note}
Register										
CKS0n	PRS 13	PRS 12	PRS 11	PRS 10	PRS 03	PRS 02	PRS 01	PRS 00		fclk = 20 MHz
							-			00.0444
0	X	X	X	X	0	0	0	0	fclk	20 MHz
	Х	Х	X	X	0	0	0	1	fclk/2	10 MHz
	Х	Х	Х	Х	0	0	1	0	fclк/2 ²	5 MHz
	Х	Х	Х	Х	0	0	1	1	fclк/2 ³	2.5 MHz
	Х	Х	Х	Х	0	1	0	0	fclk/2 ⁴	1.25 MHz
	Х	Х	Х	Х	0	1	0	1	fclк/2 ⁵	625 kHz
	Х	Х	Х	Х	0	1	1	0	fс∟к/2 ⁶	312.5 kHz
	Х	Х	Х	Х	0	1	1	1	fсlк/2 ⁷	156.2 kHz
	Х	Х	Х	Х	1	0	0	0	fclk/2 ⁸	78.1 kHz
	Х	Х	Х	Х	1	0	0	1	fclк/2 ⁹	39.1 kHz
	Х	Х	Х	Х	1	0	1	0	fclк/2 ¹⁰	19.5 kHz
	Х	Х	Х	Х	1	0	1	1	fськ/2 ¹¹	9.77 kHz
	Х	Х	Х	Х	1	1	0	0	fсlк/2 ¹²	4.88 kHz
	Х	Х	Х	Х	1	1	0	1	fськ/2 ¹³	2.44 kHz
	Х	Х	Х	Х	1	1	1	0	fськ/2 ¹⁴	1.22 kHz
	Х	Х	Х	Х	1	1	1	1	fclk/2 ¹⁵	610 Hz
1	0	0	0	0	Х	Х	Х	Х	fclk	20 MHz
	0	0	0	1	Х	Х	Х	Х	fclk/2	10 MHz
	0	0	1	0	Х	Х	Х	Х	fclk/2 ²	5 MHz
	0	0	1	1	Х	Х	Х	Х	fclk/2 ³	2.5 MHz
	0	1	0	0	Х	Х	Х	Х	fclk/2 ⁴	1.25 MHz
	0	1	0	1	Х	Х	Х	Х	fc∟ĸ/2⁵	625 MHz
	0	1	1	0	Х	Х	Х	Х	fclk/2 ⁶	312.5 kHz
	0	1	1	1	Х	Х	Х	Х	fclk/2 ⁷	156.2 kHz
	1	0	0	0	х	х	Х	Х	fclк/2 ⁸	78.1 kHz
	1	0	0	1	Х	Х	Х	Х	fclк/2 ⁹	39.1 kHz
	1	0	1	0	Х	Х	Х	Х	fськ/2 ¹⁰	19.5 kHz
	1	0	1	1	Х	Х	Х	Х	fclк/2 ¹¹	9.77 kHz
	1	1	0	0	х	Х	Х	Х	fськ/2 ¹²	4.88 kHz
	1	1	0	1	х	Х	Х	Х	fськ/2 ¹³	2.44 kHz
	1	1	1	0	х	Х	Х	Х	fclк/2 ¹⁴	1.22 kHz
	1	1	1	1	х	Х	х	х	fclк/2 ¹⁵	610 Hz

Table 12-3.	Selection	of Operation	Clock For UART
	0010011011	or operation	

Note When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register 0 (ST0) = 03H) the operation of the serial array unit (SAU).

Remarks 1. X: don't care

2. n = 0, 1

(2) Baud rate error during transmission

The baud rate error of UART (UART0) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Baud rate error) = (Calculated baud rate value) ÷ (Target baud rate) × 100 – 100 [%]

Here is an example of setting a UART baud rate at f_{CLK} = 20 MHz.

UART Baud Rate	fclk = 20 MHz							
(Target Baud Rate)	Operation Clock (fмск)	SDR0nH[7:1]	Calculated Baud Rate	Error from Target Baud Rate				
300 bps	fclк/2 ⁹	64	300.48 bps	+0.16%				
600 bps	fclк/2 ⁸	64	600.96 bps	+0.16%				
1200 bps	fclк/2 ⁷	64	1201.92 bps	+0.16%				
2400 bps	fclк/ 2 ⁶	64	2403.85 bps	+0.16%				
4800 bps	fc∟ĸ/2⁵	64	4807.69 bps	+0.16%				
9600 bps	fclk/2 ⁴	64	9615.38 bps	+0.16%				
19200 bps	fclк/2 ³	64	19230.8 bps	+0.16%				
31250 bps	fclк/2 ³	39	31250.0 bps	±0.0%				
38400 bps	fclk/2²	64	38461.5 bps	+0.16%				
76800 bps	fclĸ/2	64	76923.1 bps	+0.16%				
153600 bps	fclĸ	64	153846 bps	+0.16%				
312500 bps	fclĸ	31	312500 bps	±0.0%				



(3) Permissible baud rate range for reception

The permissible baud rate range for reception during UART (UART0) communication can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Maximum receivable baud rate) =	$\frac{2 \times k \times Nfr}{2 \times k \times Nfr - k + 2}$	— × Brate
(Minimum receivable baud rate) =	2 × k × (Nfr – 1) 2 × k × Nfr – k – 2	— × Brate


Brate: Calculated baud rate value at the reception side (See 12.6.3 (1) Baud rate calculation expression.)


k: SDR0nH[7:1] + 1

Nfr: 1 data frame length [bits]

= (Start bit) + (Data length) + (Parity bit) + (Stop bit)

Remark n = 1





As shown in Figure 12-83 the timing of latching receive data is determined by the division ratio set by bits 7 to 1 of serial data register 0nH (SDR0nH) after the start bit is detected. If the last data (stop bit) is received before this latch timing, the data can be correctly received.



12.6.4 Procedure for processing errors that occurred during UART (UART0) communication

The procedure for processing errors that occurred during UART (UART0) communication is described in Figures 12-84 and 12-85.

Software manipulation	Hardware status	Remark	
Reads serial data register 0n ———— (SDR0nL).	The BFF0n bit of the SSR0n register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.	
Reads serial status register 0n (SSR0n).		Error type is identified and the read value is used to clear error flag.	
Writes 1 to serial flag clear trigger ———— register 0n (SIR0n).	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSR0n register to the SIR0n register without modification.	

Figure 12-84.	Processing Procedure in Case of Parity Error or Overrun Error

Eiguro 12 85	Processing Procedure in Case of Er	amina Error
Figure 12-05.	Processing Procedure in Case of Fra	anning Error

Software manipulation	Hardware status	Remark
Reads serial data register 0n	The BFF0n bit of the SSR0n register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register 0n (SSR0n).		Error type is identified and the read value is used to clear error flag.
Writes serial flag clear trigger register 0n ⊣ (SIR0n).	 Error flag is cleared. 	Error can be cleared only during reading, by writing the value read from the SSR0n register to the SIR0n register without modification.
Sets the ST0n bit of serial channel stop → register 0 (ST0) to 1.	The SE0n bit of serial channel enable status register 0 (SE0) is set to 0 and channel n stops operating.	
Synchronization with other party of communication		Synchronization with the other party of communication is re-established and communication is resumed because it is considered that a framing error has occurred because the start bit has been shifted.
Sets the SS0n bit of serial channel start register 0 (SS0) to 1.	The SE0n bit of serial channel enable status register 0 (SE0) is set to 1 and channel n is enabled to operate.	

Remark n = 0, 1



CHAPTER 13 INTERRUPT FUNCTIONS

The interrupt function switches the program execution to other processing. When the branch processing is finished, the program returns to the interrupted processing.

The number of interrupt sources differs, depending on the product.

		10-pin Products	16-pin Products
Maskable interrupts	External	3	5
	Internal	8	13

13.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into four priority groups by setting the priority specification flag registers (PR00L, PR00H, PR10L, PR10H, PR01L, PR11L).

Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the priority of vectored interrupt servicing. For the priority order, see **Table 13-1, Table 13-2**.

A standby release signal is generated and STOP and HALT modes are released.

External interrupt requests and internal interrupt requests are provided as maskable interrupts.

(2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

13.2 Interrupt Sources and Configuration

Interrupt sources include maskable interrupts and software interrupts. In addition, they also have up to four reset sources (see **Table 13-1, Table 13-2**). The vector codes that store the program start address when branching due to the generation of a reset or various interrupt requests are two bytes each, so interrupts jump to a 64 K address of 00000H to 0FFFFH.



Interrupt Type	Default Priority Note 1		Interrupt Source	Internal /External	Vector Table Address	Basic Configuration Type ^{Note 2}
<u>_</u>		Name	Trigger			0
Maskable	0	INTWDTI	Watchdog timer interval (75% of overflow time +3/(4 × f _I ∟))	Internal	0004H	(a)
Ma	1	INTP0	Pin input edge detection	External	0006H	(b)
	2	INTP1			0008H	
	3	INTST0/ INTCSI00	UART0 transmission transfer end or buffer empty interrupt/CSI00 transfer end or buffer empty interrupt	Internal	000AH	(a)
	4	INTSR0	UART0 reception transfer end		000CH	
	5	INTSRE0	UART0 reception communication error occurrence		000EH	
	6	INTTM01H	End of counting or start of operations by timer channel 1 (at higher 8-bit timer operation)		0010H	
	7	INTTM00	End of counting, completion of capture, or start of operations by timer channel 0		0012H	
	8	INTTM01	End of counting, completion of capture, or start of operations by timer channel 1 (at 16-bit or lower 8-bit timer operation)		0014H	
	9	INTAD	End of A/D conversion		0016H	
	10	INTKR	Key return signal detection	External	0018H	(c)
Software	_	BRK	Execution of BRK instruction	-	007EH	(d)
Reset	-	RESET	RESET pin input	_	0000H	-
۲ ۲		SPOR	Selectable power-on-reset			
		WDT	Overflow of watchdog timer			
		TRAP	Execution of illegal instruction ^{Note 3}			

Table 13-1. Interrupt Source List (10-pin Products)

- **Notes 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 10 indicates the lowest priority.
 - 2. Basic configuration types (a) to (d) correspond to (a) to (d) in Figure 13-1.
 - 3. When the instruction code in FFH is executed.

No reset is issued even if an illegal instruction is executed during emulation with the on-chip debug emulator.

Interrupt Type	Default Priority Note 1		Interrupt Source	Internal /External	Vector Table Address	Basic Configuration Type ^{Note 2}
		Name	Trigger		-	-
Maskable	0	INTWDTI	Watchdog timer interval (75% of overflow time +3/(4 × f⊾))	Internal	0004H	(a)
Ř	1	INTP0	Pin input edge detection	External	0006H	(b)
	2	INTP1			0008H	
	3	INTST0/ INTCSI00	UART0 transmission transfer end or buffer empty interrupt/CSI00 transfer end or buffer empty interrupt	Internal	000AH	(a)
	4	INTSR0	UART0 reception transfer end		000CH	
	5	INTSRE0	UART0 reception communication error occurrence		000EH	
	6	INTTM01H	End of counting or start of operations by timer channel 1 (at higher 8-bit timer operation)		0010H	
	7	INTTM00	End of counting, completion of capture, or start of operations by timer channel 0		0012H	
	8	INTTM01	End of counting, completion of capture, or start of operations by timer channel 1 (at 16-bit or lower 8-bit timer operation)		0014H	
	9	INTAD	End of A/D conversion		0016H	
	10	INTKR	Key return signal detection	External	0018H	(c)
	11	INTP2	Pin input edge detection		001AH	(b)
	12	INTP3			001CH	
	13	INTTM03H	End of counting or start of operations by timer channel 3 (at higher 8-bit timer operation)	Internal	001EH	(a)
	14	INTTM02	End of counting, completion of capture, or start of operations by timer channel 2		0022H	
	15	INTTM03	End of counting, completion of capture, or start of operations by timer channel 3 (at 16-bit or lower 8-bit timer operation)		0024H	
	17	INTIT	Signal detection by the interval timer		0026H	
	18	INTCMP0	Valid edge detection by the comparator		0028H	
Software	_	BRK	Execution of BRK instruction	-	007EH	(d)
Reset	_	RESET	RESET pin input	_	0000H	_
Re		SPOR	Selectable power-on-reset	1		
		WDT	Overflow of watchdog timer	1		
		TRAP	Execution of illegal instruction ^{Note 3}	1		
L	1			1		

Table 13-2.	Interrupt	Source	List (1	6-pin	Products)
-------------	-----------	--------	---------	-------	-----------

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 10 indicates the lowest priority.


3. When the instruction code in FFH is executed.

No reset is issued even if an illegal instruction is executed during emulation with the on-chip debug emulator.


RENESAS


^{2.} Basic configuration types (a) to (d) correspond to (a) to (d) in Figure 13-1.

Figure 13-1. Basic Configuration of Interrupt Function (1/2)



(a) Internal maskable interrupt






- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP0: In-service priority flag 0
- ISP1: In-service priority flag 1
- MK: Interrupt mask flag
- PR0: Priority specification flag 0
- PR1: Priority specification flag 1

Remark 10-pin product: n = 0, 1

16-pin product: n = 0 to 3



Figure 13-1. Basic Configuration of Interrupt Function (2/2)




(c) External maskable interrupt (INTKR)

- IF:
- IE:
- ISP0:
- ISP1:
- MK:
- PR0: Priority specification flag 0
- PR1: Priority specification flag 1

Remark n = 0 to 5

(d) Software interrupt





13.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag registers (IF0L, IF0H, IF1L)
- Interrupt mask flag registers (MK0L, MK0H, MK1L)
- Priority specification flag registers (PR00L, PR00H, PR10L, PR10H, PR01L, PR11L)
- External interrupt rising edge enable register 0 (EGP0)
- External interrupt falling edge enable register 0 (EGN0)
- Program status word (PSW)

Tables 13-3 and 13-4 show a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Interrupt Source	Interrupt Rec	uest Flag	Interrupt Mask	Flag	Priority Specification Flag	
		Register		Register		Register
INTWDTI	WDTIIF	IF0L	WDTIMK	MK0L	WDTIPR0, WDTIPR1	PR00L,
INTP0	PIF0		PMK0		PPR00, PPR10	PR10L
INTP1	PIF1		PMK1		PPR01, PPR11	
INTST0 ^{Note} INTCSI00 ^{Note}	STIF0 ^{Note} CSIIF00 ^{Note}		STMK0 ^{Note} CSIMK00 ^{Note}		STPR00, STPR10 ^{Note} CSIPR000, CSIPR100 ^{Note}	
INTSR0	SRIF0		SRMK0		SRPR00, SRPR10	
INTSRE0	SREIF0		SREMK0		SREPR00, SREPR10	
INTTM01H	TMIF01H		ТММК01Н		TMPR001H, TMPR101H	
INTTM00	TMIF00		ТММК00		TMPR000, TMPR100	
INTTM01	TMIF01	IF0H	TMMK01	МК0Н	TMPR001, TMPR101	PR00H,
INTAD	ADIF	Ĩ	ADMK		ADPR0, ADPR1	PR10H
INTKR	KRIF		KRMK		KRPR0, KRPR1	

Table 13-3. Flags Corresponding to Interrupt Request Sources (10-pin Products)

Note If interrupt source INTST0 or INTCSI00 occurs, bit 3 of the IF0L register is set to 1. Bit 3 of the MK0L, PR00L, and PR10L registers supports these two interrupt sources.



Interrupt	Interrupt Req	uest Flag	Interrupt Mask	Flag	Priority Specification Flag	
Source		Register		Register		Register
INTWDTI	WDTIIF	IF0L	WDTIMK	MK0L	WDTIPR0 WDTIPR1	PR00L,
INTP0	PIF0		PMK0		PPR00 PPR10	PR10L
INTP1	PIF1		PMK1		PPR01 PPR11	
INTST0 ^{Note} INTCSI00 ^{Note}	STIF0 ^{Note} CSIIF00 ^{Note}		STMK0 ^{Note} CSIMK00 ^{Note}		STPR00 STPR10 ^{Note} CSIPR000 CSIPR100 ^{Note}	
INTSR0	SRIF0		SRMK0		SRPR00 SRPR10	
INTSRE0	SREIF0		SREMK0		SREPR00 SREPR10	
INTTM01H	TMIF01H		TMMK01H		TMPR001H TMPR101H	
INTTM00	TMIF00		ТММК00		TMPR000 TMPR100	
INTTM01	TMIF01	IF0H	TMMK01	MK0H	TMPR001 TMPR101	PR00H,
INTAD	ADIF		ADMK		ADPR0 ADPR1	PR10H
INTKR	KRIF		KRMK		KRPR0 KRPR1	
INTP2	PIF2		PMK2		PPR02 PPR12	
INTP3	PIF3		PMK3		PPR03 PPR13	
INTTM03H	TMIF03H		ТММК03Н		TMPR003H TMPR103H	
INTTM02	TMIF02		TMMK02		TMPR002 TMPR102	
INTTM03	TMIF03	IF1L	ТММК03	MK1L	TMPR003 TMPR103	PR01L,
INTIT	ITIF		ITMK		ITPR0 ITPR1	PR11L
INTCMP0	CMPIF0		СМРМК0		CMPPR00 CMPPR10	

Table 13-4. Flags Corresponding to Interrupt Request Sources (16-pin Products)

NoteIf interrupt source INTST0 or INTCSI00 occurs, bit 3 of the IF0L register is set to 1.Bit 3 of the MK0L, PR00L, and PR10L registers supports these two interrupt sources.



13.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when the interrupt request is acknowledged, a reset signal is generated, or an instruction is executed.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

IF0L, IF0H, and IF1L registers can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 13-2. Format of Interrupt Request Flag Registers (IF0L, IF0H) (10-pin Product)

Address: FFF	ddress: FFFE0H After reset: 00H R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IFOL	TMIF00	TMIF01H	SREIF0	SRIF0	STIF0 CSIIF00	PIF1	PIF0	WDTIIF	
Address: FFFE1H After reset: 00H R/W									
Symbol	7	6	5	4	3	<2>	<1>	<0>	
IF0H	0	0	0	0	0	KRIF	ADIF	TMIF01	
	XXIFXX Interrupt request flag								
	0 No interrupt request signal is generated								
	1	Interrupt reg	uest is genera	ted, interrupt	request status				

Figure 13-3. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L) (16-pin product)

Address: FFFE0H After reset: 00H R/W Symbol <6> <5> <4> <3> <0> <7> <2> <1> IF0L TMIF00 TMIF01H SREIF0 SRIF0 STIF0 PIF1 PIF0 WDTIIF CSIIF00 Address: FFFE1H After reset: 00H R/W Symbol <7> 6 <5> <4> <3> <2> <1> <0> **IF0H** TMIF02 0 TMIF03H PIF3 PIF2 KRIF ADIF TMIF01 Address: FFFE2H After reset: 00H R/W 7 <0> Symbol 6 5 4 3 <2> <1> IF1L 0 0 0 0 0 CMPIF0 ITIF TMIF03 XXIFXX Interrupt request flag 0 No interrupt request signal is generated 1 Interrupt request is generated, interrupt request status

(Cautions are listed on the next page.)



Cautions 1. Do not change undefined bit data.

2. When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as IF0L.0 = 0; or _asm("clr1 IF0L.0"); because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).

If a program is described in C language such as IF0L & = 0xfe; and compiled, it becomes the assembler of three instructions.

mov a, IF0L

and a, #0FEH

mov IF0L, a

In this case, even if the request flag of the another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between "mov a, IF0L" and "mov IF0L, a", the flag is cleared to 0 at "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.



13.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.

The MK0L, MK0H, and MK1L registers can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 13-4. Format of Interrupt Mask Flag Registers (MK0L, MK0H) (10-pin Product)

Address: FFF	E4H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	TMMK00	TMMK01H	SREMK0	SRMK0	STMK0	PMK1	PMK0	WDTIMK
					CSIMK00			
Address: FFF	E5H After	reset: FFH	R/W					
Symbol	7	6	5	4	3	<2>	<1>	<0>
МК0Н	1	1	1	1	1	KRMK	ADMK	TMMK01
	XXMKXX			Interru	upt servicing c	ontrol		
	0	Interrupt server	vicing enabled	ł				
	1	Interrupt serv	vicing disable	d				
·								
Figure	13-5. Forn	nat of Interr	upt Mask Fl	ag Registe	rs (MK0L, M	KOH, MK1L) (16-pin pr	oduct)
Address: FFF	Address: FFFE4H After reset: FFH R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	TMMK00	TMMK01H	SREMK0	SRMK0	STMK0	PMK1	PMK0	WDTIMK

Address: FFFE5H After reset: FFH R/W

Symbol	<7>	6	<5>	<4>	<3>	<2>	<1>	<0>
MK0H	TMMK02	1	ТММК03Н	PMK3	PMK2	KRMK	ADMK	TMMK01

CSIMK00

Address: FFFE6H After reset: FFH R/W

Symbol	7	6	5	4	3	<2>	<1>	<0>
MK1L	1	1	1	1	1	CMPMK0	ITMK	TMMK03

XXMKXX	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled

Caution Do not change undefined bit data.



13.3.3 Priority specification flag registers (PR00L, PR00H, PR10L, PR10H, PR01L, PR11L)

The priority specification flag registers are used to set the priority level of the corresponding maskable interrupt.

A priority level is set by using the PR0xy and PR1xy registers in combination (xy = 0L, 0H, 1L).

The PR00L, PR00H, PR10L, PR10H, PR01L, and PR11L registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 13-6. Format of Priority Specification Flag Registers (PR00L, PR00H, PR10L, PR10H) (10-pin Product)

Address: FFFE8H After reset: FFH R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00L	TMPR000	TMPR001H	SREPR00	SRPR00	STPR00 CSIPR000	PPR01	PPR00	WDTIPR0
Address: FFF	ECH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10L	TMPR100	TMPR101H	SREPR10	SRPR10	STPR10 CSIPR100	PPR11	PPR10	WDTIPR1
			1	1	<u> </u>			·
Address: FFF	E9H After	reset: FFH	R/W					
Symbol	7	6	5	4	3	<2>	<1>	<0>
PR00H	1	1	1	1	1	KRPR0	ADPR0	TMPR001
Address: FFF	-EDH After	reset: FFH	R/W					
Symbol	7	6	5	4	3	<2>	<1>	<0>
PR10H	1	1	1	1	1	KRPR1	ADPR1	TMPR101
	XXPR1X	XXPR0X			Priority Leve	el Selection		
	0	0	Specifying le	evel 0 (high pri	iority)			
	0	1	Specifying le	evel 1				
	1	0	Specifying le	evel 2			-	
	1	1	Specifying level 3 (low priority)					

Caution Do not change undefined bit data.



Figure 13-7. Format of Priority Specification Flag Registers (PR00L, PR00H, PR10L, PR10H, PR01L, PR11L) (16-pin Product)

Address: FFFE8H After reset: FFH R/W									
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
PR00L	TMPR000	TMPR001H	SREPR00	SRPR00	STPR00 CSIPR000	PPR01	PPR00	WDTIPR0	
Address: FFF	Address: FFFECH After reset: FFH R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
PR10L	TMPR100	TMPR101H	SREPR10	SRPR10	STPR10 CSIPR100	PPR11	PPR10	WDTIPR1	
Address: FFF Symbol	E9H After res	set: FFH R/W 6	<5>	<4>	<3>	<2>	<1>	<0>	
			-	-	-		-	-	
PR00H	TMPR002	1	TMPR003H	PPR03	PPR02	KRPR0	ADPR0	TMPR001	
Address: FFFEDH After reset: FFH R/W									
Symbol	<7>	6	<5>	<4>	<3>	<2>	<1>	<0>	
PR10H	TMPR102	1	TMPR103H	PPR13	PPR12	KRPR1	ADPR1	TMPR101	
	Address: FFFEAH After reset: FFH R/W								
Symbol	7	6	5	4	3	<2>	<1>	<0>	
PR01L	1	1	1	1	1	CMPPR00	ITPR0	TMPR003	
Address: FFFEEH After reset: FFH R/W									
Symbol	7	6	5	4	3	<2>	<1>	<0>	
PR11L	1	1	1	1	1	CMPPR10	ITPR1	TMPR103	
	XXPR1X	XXPR0X	Priority Leve	I Selection					
	0	0	Specifying level 0 (high priority)						
	0	0	opeening is	rei e (g p.	(internet)				
	0	1	Specifying le						

Caution Do not change undefined bit data.

1

1



Specifying level 3 (low priority)

13.3.4 External interrupt rising edge enable register 0 (EGP0), external interrupt falling edge enable register 0 (EGN0)

These registers specify the valid edge for INTP0, INTP1, INTP2, and INTP3.

The EGP0 and EGN0 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 13-8. Format of External Interrupt Rising Edge Enable Register 0 (EGP0) and External Interrupt Falling Edge Enable Register 0 (EGN0)

Address: FFF38H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGP0	0	0	0	0	EGP3 ^{Note}	EGP2 ^{Note}	EGP1	EGP0

Address: FFF39H After reset: 00H R/W

Symbo EGN0

nbol	7	6	5	4	3	2	1	0
N0	0	0	0	0	EGN3 ^{Note}	EGN2 ^{Note}	EGN1	EGN0

EGPn	EGNn	INTPn pin valid edge selection (n = 0 to 3)
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Note 16-pin products only.

Caution When the input port pins used for the external interrupt functions are switched to the output mode, the INTPn interrupt might be generated upon detection of a valid edge. When switching the input port pins to the output mode, set the port mode register (PMxx) to 0 after disabling the edge detection (by setting EGPn and EGNn to 0).

Remarks 1. For the edge detection port, see 2.1 Port Functions.

2. n = 0 to 3



13.3.5 Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP0 and ISP1 flags that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. Upon acknowledgment of a maskable interrupt request, if the value of the priority specification flag register of the acknowledged interrupt is not 00, its value minus 1 is transferred to the ISP0 and ISP1 flags. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

Reset signal generation sets PSW to 06H.




Figure 13-9. Configuration of Program Status Word



13.4 Interrupt Servicing Operations

13.4.1 Maskable interrupt request acknowledgment

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt servicing is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority vectored interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 13-5 below.

For the interrupt request acknowledgment timing, see Figures 13-11 and 13-12.

	Minimum Time	Maximum Time ^{Note}
Servicing time	11 clocks	18 clocks

Note Maximum time does not apply when an instruction from the internal RAM area is executed.

Remark 1 clock: 1/fclk (fclk: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 13-10 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.






Figure 13-10. Interrupt Request Acknowledgment Processing Algorithm

××IF: Interrupt request flag

××MK: Interrupt mask flag

××PR0: Priority specification flag 0

××PR1: Priority specification flag 1

IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)

ISP0, ISP1: Flag that indicates the priority level of the interrupt currently being serviced (see Figure 13-9)

Note For the default priority, see Table 13-1 Interrupt Source List (10-pin Products).







Figure 13-11. Interrupt Request Acknowledgment Timing (Minimum Time)

Remark 1 clock: 1/fclk (fclk: CPU clock)

Figure 13-12. Interrupt Request Acknowledgment Timing (Maximum Time)



Remark 1 clock: 1/fclk (fclk: CPU clock)

13.4.2 Software interrupt request acknowledgment

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (0007EH, 0007FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

Caution Can not use the RETI instruction for restoring from the software interrupt.

13.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt.

Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 13-6 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 13-13 shows multiple interrupt servicing examples.



	Multiple Interrupt	Maskable Interrupt Request						Software		
Request		Priority Level 0 (PR = 00)		Priority Level 1 (PR = 01)		Priority Level 2 (PR = 10)		Priority Level 3 (PR = 11)		Interrupt Request
Interrupt Bein	ng Serviced	IE = 1	IE = 0							
Maskable	ISP1 = 0	0	×	×	×	×	×	×	×	0
interrupt	ISP0 = 0									
	ISP1 = 0	0	×	0	×	×	×	×	×	0
	ISP0 = 1									
	ISP1 = 1	0	×	0	×	0	×	×	×	0
	ISP0 = 0									
	ISP1 = 1	0	×	0	×	0	×	0	×	0
	ISP0 = 1									
Software interrupt		0	×	0	×	0	×	0	×	0

Table 13-6. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing


Remarks 1. O: Multiple interrupt servicing enabled

- 2. ×: Multiple interrupt servicing disabled
- 3. ISP0, ISP1, and IE are flags contained in the PSW.
 - ISP1 = 0, ISP0 = 0: An interrupt of level 1 or level 0 is being serviced.
 - ISP1 = 0, ISP0 = 1: An interrupt of level 2 is being serviced.
 - ISP1 = 1, ISP0 = 0: An interrupt of level 3 is being serviced.
 - ISP1 = 1, ISP0 = 1: Wait for An interrupt acknowledgment (enable all interrupts).
 - IE = 0: Interrupt request acknowledgment is disabled.
 - IE = 1: Interrupt request acknowledgment is enabled.
- 4. PR is a flag contained in the PR00L, PR00H, PR10L, PR10H, PR01L, and PR11L registers.
 - PR = 00: Specify level 0 with ××PR1× = 0, ××PR0× = 0 (higher priority level)
 - PR = 01: Specify level 1 with ××PR1× = 0, ××PR0× = 1
 - PR = 10: Specify level 2 with ××PR1× = 1, ××PR0× = 0
 - PR = 11: Specify level 3 with ××PR1× = 1, ××PR0× = 1 (lower priority level)




Figure 13-13. Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.

Example 2. Multiple interrupt servicing does not occur due to priority control




Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with ××PR1× = 0, ××PR0× = 0 (higher priority level)

- PR = 01: Specify level 1 with ××PR1× = 0, ××PR0× = 1
- PR = 10: Specify level 2 with ××PR1× = 1, ××PR0× = 0
- PR = 11: Specify level 3 with ××PR1× = 1, ××PR0× = 1 (lower priority level)
- IE = 0: Interrupt request acknowledgment is disabled
- IE = 1: Interrupt request acknowledgment is enabled.



Figure 13-13. Examples of Multiple Interrupt Servicing (2/2)



Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled

Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 00: Specify level 0 with ××PR1× = 0, ××PR0× = 0 (higher priority level)
- PR = 01: Specify level 1 with ××PR1× = 0, ××PR0× = 1
- PR = 10: Specify level 2 with ××PR1× = 1, ××PR0× = 0
- PR = 11: Specify level 3 with ××PR1× = 1, ××PR0× = 1 (lower priority level)
- IE = 0: Interrupt request acknowledgment is disabled
- IE = 1: Interrupt request acknowledgment is enabled.




13.4.4 Interrupt request hold

There are instructions where, even if an interrupt request is issued while the instructions are being executed, interrupt request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr20
- El
- DI
- SKC
- SKNC
- SKZ
- SKNZ
- SKH
- SKNH
- Instructions that write data for the IF0L, IF0H, IF1L, MK0L, MK0H, MK1L, PR00L, PR00H, PR10L, PR10H, PR01L, and PR11L registers

Figure 13-14 shows the timing at which interrupt requests are held pending.

Figure 13-14. Interrupt Request Hold



Remarks 1. Instruction N: Interrupt request hold instruction

2. Instruction M: Instruction other than interrupt request hold instruction



CHAPTER 14 KEY INTERRUPT FUNCTION

14.1 Functions of Key Interrupt

A key interrupt (INTKR) can be generated by setting the key return mode register (KRM) and inputting a rising edge/falling edge to the key interrupt input pins (KR0 to KR5).

Key Interrupt Pins	Key Return Mode Registers (KRM0)	Key Return Flag Register (KRF)
KR0	KRM00	KRF0
KR1	KRM01	KRF1
KR2	KRM02	KRF2
KR3	KRM03	KRF3
KR4	KRM04	KRF4
KR5	KRM05	KRF5

Table 14-1. Assignment of Key Interrupt Detection Pins

14.2 Configuration of Key Interrupt

The key interrupt includes the following hardware.

Item	Configuration
Control register	Key return control register (KRCTL) Key return mode register (KRM0) Key return flag register (KRF) Port mode control register 0 (PMC0) Port mode registers 0 and 4 (PM0, PM4)

Table 14-2. Configuration of Key Interrupt






Figure 14-1. Block Diagram of Key Interrupt



14.3 Register Controlling Key Interrupt

The key interrupt function is controlled by the following five registers:

- Key return control register (KRCTL)
- Key return mode register (KRM0)
- Key return flag register (KRF)
- Port mode control register 0 (PMC0)
- Port mode registers 0 and 4 (PM0, PM4)

14.3.1 Key return control register (KRCTL)


This register controls the usage of the key return flags (KRF0 to KRF5) and sets the detection edge.

The KRCTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 14-2. Format of Key Return Control Register (KRCTL)

Address: FFF34H After reset: 00H R/W



KRMD	Usage of key return flags (KRF0 to KRF5)
0	Does not use key return flags
1	Uses key return flags

KREG	Selection of detection edge (KR0 to KR5)
0	Falling edge
1	Rising edge

KREG	KREG	Interrupt function			
0	0	Key interrupt, external interrupt (specified by the port level) Note			
0	1	External interrupt (specified by the port level)			
1	0	External interrupt (specified by the flag)			
1	1				

Note When the falling edge is detected, the function and operation of the external interrupt are the same as those of the key interrupt.




14.3.2 Key return mode register (KRM0)

This register sets the key interrupt mode.

The KRM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 14-3. Format of Key Return Mode Register (KRM0)



- Cautions 1. When a key interrupt signal is detected (KRM0n = 1) by selecting the falling edge (KRMD = 0), pull up the relevant input pins to V_{DD} by an external resistor. The internal pull-up resistor can be used by setting the relevant bits to 1 in the key interrupt input pins PU01 to PU04, PU40, and PU125 (pull-up resistor registers 0, 4, 12 (PU0, PU4, and PU12)).
 - 2. An interrupt will be generated if the target bit of the KRM0 register is set while a low level (when KREG = 0)/high level (when KREG = 1) is being input to the key interrupt input pin. To ignore this interrupt, set the KRM0 register after disabling interrupt servicing by using the interrupt mask flag. Afterward, clear the interrupt request flag and enable interrupt servicing.
 - 3. The bits not used in the key interrupt mode can be used as normal ports.




14.3.3 Key return flag register (KRF)

This register controls the key return flags (KRF0 to KRF5).

The KRF register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 14-4. Format of Key Return Flag Register (KRF)



Note Writing to 1 is invalid. To clear KRFn, write "0" to the target bits and write "1" to other bits, with the 8-bit memory manipulation instruction.

Caution When the key interrupt flag is not used (KRMD = 0), accessing the KRF register is prohibited.

14.3.4 Registers controlling port functions of key interrupt input pins

Using a port pin for key interrupt input requires setting of the registers that control the port functions multiplexed on the target pin (port mode registers 0, 4 (PM0, PM4) and port mode control register 0 (PMC0)).

For details, see 4.3.1 Port mode registers 0, 4 (PM0, PM4) and 4.3.5 Port mode control register 0 (PMC0).

For an example of settings when using a port for key interrupt input, see **4.5.3** Example of register settings for port and alternate functions used.

Using a port pin with a multiplexed key interrupt input function (e.g. P01/ANI0/SI00/RXD0/SDA00/KR2) for key interrupt input requires setting the corresponding bit in the port mode registers 0, 4 (PM0, PM4) to 1, and the corresponding bit in the pot mode control register 0 (PMC0) to 0. In this case, the corresponding bit in the port registers 0, 4 (P0, P4) can be set to 0 or 1.

Example: When P01/ANI0/SI00/RXD0/SDA00/KR2 is to be used for key interrupt input

Set the PMC01 bit of port mode control register 0 to 0.

Set the PM01 bit of port mode register 0 to 1.

Clear the P01 bit of port register 0 to 0, or set to 1.





14.4 Key Interrupt Operation

14.4.1 When not using the key interrupt flag (KRMD = 0)

A key interrupt (INTKR) is generated when the valid edge specified by the setting of the KREG bit is input to a key interrupt pin (KR0 to KR5). The channel to which the valid edge was input can be identified by reading the port register and checking the port level after the key interrupt (INTKR) is generated.


The INTKR signal changes according to the input level of the key interrupt input pin (KR0 to KR5).






Note Acknowledgment of vectored interrupt request or bit cleared by software

The operation when a valid edge is input to multiple key interrupt input pins is shown in Figure 14-6 below. The INTKR signal is set while a low level is being input to one pin (when KREG is set to 0). Therefore, even if a falling edge is input to another pin in this period, a key interrupt (INTKR) will not be generated again (<1> in the figure).





Note Acknowledgment of vectored interrupt request or bit cleared by software



14.4.2 When using the key interrupt flag (KRMD = 1)


A key interrupt (INTKR) is generated when the valid edge specified by the setting of the KREG bit is input to a key interrupt pin (KR0 to KR5). The channels to which the valid edge was input can be identified by reading the key return flag register (KRF) after the key interrupt (INTKR) is generated.

If the KRMD bit is set to 1, the INTKR signal is cleared by clearing the corresponding bit in the KRF register.


As shown in Figure 14-7, only one interrupt is generated each time a falling edge is input to one channel (when KREG = 0), regardless of whether the KRFn bit is cleared before or after a rising edge is input.

Figure 14-7. Basic Operation of the INTKR Signal When the Key Interrupt Flag Is Used (When KRMD = 1 and KREG = 0)

(a) When KRF0 is cleared after a rising edge is input to the KR0 pin




(b) When KRF0 is cleared before a rising edge is input to the KR0 pin




Note Acknowledgment of vectored interrupt request or bit cleared by software



The operation when a valid edge is input to multiple key interrupt input pins is shown in Figure 14-8 below. A falling edge is also input to the KR1 and KR5 pins after a falling edge was input to the KR0 pin (when KREG = 0). The KRF1 bit is set when the KRF0 bit is cleared. A key interrupt (INTKR) is therefore generated one clock (f_{CLK}) after the KRF0 bit is cleared (<1> in the figure). Also, after a falling edge has been input to the KR5 pin, the KRF5 bit is set (<2> in the figure) when the KRF1 bit is cleared. A key interrupt (INTKR) is therefore generated one clock (f_{CLK}) after the KRF1 bit is cleared (<3> in the figure). It is thus possible to generate a key interrupt (INTKR) when a valid edge is input to multiple channels.





Note Acknowledgment of vectored interrupt request or bit cleared by software

Remark fclk: CPU/peripheral hardware clock frequency



CHAPTER 15 STANDBY FUNCTION

15.1 Overview

The standby function reduces the operating current of the system, and the following three modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the highspeed on-chip oscillator is operating before the HALT mode is set, oscillation of clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed on-chip oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current. Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out.

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of A/D converter mode register 0 (ADM0) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.
 - 2. It can be selected by the option byte and operation speed mode control register (OSMC) whether the low-speed on-chip oscillator continues oscillating or stops in the HALT or STOP mode. For details, see CHAPTER 5 CLOCK GENERATOR and CHAPTER 18 OPTION BYTE.



15.2 Standby Function Operation

15.2.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. The operating statuses in the HALT mode are shown below.

Caution Because the interrupt request signal is used to clear the HALT mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the HALT mode is not entered even if the HALT instruction is executed in such a situation.

	When HALT Instruction Is Executed While CPU Is Operating on Main System Clock				
tem	When CPU Is Operating on High-speed On-chip Oscillator Clock (f ${\ensuremath{H}}$)				
System clock	Clock supply to the CPU is stopped				
High-speed on-chip f _{IH} oscillator clock	Operation continues (cannot be stopped)				
Low-speed on-chip fiL oscillator clock	Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and bit 4 (WUTMMCK0) of operation speed mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops				
CPU	Operation stopped				
Code flash memory	Operation stopped				
RAM					
Port (latch)	Status before HALT mode was set is retained				
Timer array unit	Operable				
2-bit interval timer ^{Note}					
Vatchdog timer	Set by bit 0 (WDSTBYON) of option byte (000C0H) • WDSTBYON = 0: Operation stopped • WDSTBYON = 1: Operation continues				
Clock output/buzzer output	Operable				
VD converter					
Comparator ^{Note}					
Serial array unit (SAU)					
Selectable power-on-reset unction					
External interrupt					
Key interrupt function					

Note 16-pin products only.

Remark Operation stopped: Operation is automatically stopped before switching to the HALT mode.

Operation disabled: Operation is stopped before switching to the HALT mode.

High-speed on-chip oscillator clock

fı∟: Low-speed on-chip oscillator clock

fin:


RENESAS


(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.






- Notes 1. For details of the standby release signal, see Figure 13-1 Basic Configuration of Interrupt Function.
 - 2. Wait time inserted until HALT mode release
 - When vectored interrupt servicing is carried out: 28 to 29 clocks
 - When vectored interrupt servicing is not carried out: 20 to 21 clocks
- **Remark** The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.

(b) HALT mode release by reset signal generation

When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.





Note For the reset processing time, see **CHAPTER 16 RESET FUNCTION**. For the reset processing time of the SPOR circuit, see **CHAPTER 17 SELECTABLE POWER-ON-RESET CIRCUIT**.

RENESAS

15.2.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction.

Caution Because the interrupt request signal is used to clear the STOP mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the STOP mode is immediately cleared if set when the STOP instruction is executed in such a situation. Accordingly, once the STOP instruction is executed, the system returns to its normal operating mode after the elapse of release time from the STOP mode.

The operating statuses in the STOP mode are shown below.

STOP Mode Setting		When STOP Instruction Is Executed While CPU Is Operating				
Item		When CPU Is Operating on High-speed On-chip Oscillator Clock (f ${\mbox{\tiny H}})$				
System clock		Clock supply to the CPU is stopped				
High-speed on-chip oscillator clock	fıн	Stopped				
Low-speed on-chip oscillator clock	fı∟	Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and bit 4 (WUTMMCK0) of operation speed mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops				
CPU		Operation stopped				
Code flash memory						
RAM		Operation stopped				
Port (latch)		Status before STOP mode was set is retained				
Timer array unit		Operation disabled				
12-bit interval timer ^{Note}						
Watchdog timer		Set by bit 0 (WDSTBYON) of option byte (000C0H) • WDSTBYON = 0: Operation stopped • WDSTBYON = 1: Operation continues				
Clock output/buzzer output	ut	Operation disabled				
A/D converter						
Comparator ^{Note}		Operable (only when the digital filter is not in use)				
Serial array unit (SAU)		Operation disabled				
Selectable power-on-reset function		Operable				
External interrupt						
Key interrupt function						
Note 16-pin produc	ets only					

Table 15-2.	Operating	Statuses	in	STOP Mod	le
	oporating	Oluluooo		0101 1100	••

Note 16-pin products only.

Remark Operation stopped: Operation is automatically stopped before switching to the STOP mode.

Operation disabled: Operation is stopped before switching to the STOP mode.

High-speed on-chip oscillator clock

fil: Low-speed on-chip oscillator clock

fin:



- Cautions 1. To use the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware.
 - To stop the low-speed on-chip oscillator clock in the STOP mode, must previously be set an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000C0H = 0).


(2) STOP mode release

The STOP mode can be released by the following two sources.

(a) STOP mode release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.






- Notes 1. For details of the standby release signal, see Figure 13-1 Basic Configuration of Interrupt Function.
 - STOP mode release time Supply of the clock is stopped: 27 µs (TYP.) Wait time inserted until STOP mode release
 - When vectored interrupt servicing is carried out: 11 clocks
 - When vectored interrupt servicing is not carried out: 3 clocks
- **Remarks 1.** The clock supply stop time varies depending on the temperature conditions and STOP mode period.
 - **2.** The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.



(b) Release by reset signal generation

When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.





Note For the reset processing time, see CHAPTER 16 RESET FUNCTION. For the reset processing time of the SPOR circuit, see CHAPTER 17 SELECTABLE POWER-ON-RESET CIRCUIT.



CHAPTER 16 RESET FUNCTION

The following five operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by comparison of supply voltage and detection voltage of selectable power-on-reset (SPOR) circuit
- (4) Internal reset by execution of illegal instruction^{Note 1}
- (5) Internal reset by the data retention voltage^{Note 2}

External and internal resets start program execution from the address at 0000H and 0001H when the reset signal is generated.

Notes1. This reset occurs when instruction code FFH is executed.

This reset does not occur during emulation using an in-circuit emulator or an on-chip debugging emulator.

- 2. Data is not reset while V_{DD} is greater than or equal to the data retention voltage. Data is reset when V_{DD} falls below the data retention voltage. The maximum voltage at which data is reset is prescribed as the data retention voltage specification.
- Cautions 1. For an external reset, set the PORTSELB bit of the user option byte (000C1H) to 1 so that the P125 pin operates as RESET, and input a low level for 10 µs or more to the RESET pin. (To perform an external reset upon power application, input a low level to the RESET pin, and then apply power supply. The RESET pin must be kept low for at least 10 µs during the period in which the supply voltage is within the operating range shown in 23.4 AC Characteristics before inputting a high level to the RESET pin.)
 - 2. During reset input, the high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock stop oscillating.
 - 3. The port pin becomes the following status because each SFR and 2nd SFR are initialized after reset.
 - P40: High-impedance during external reset period or reset period by the data retention power supply voltage. High level during other types of reset or after receiving a reset (connected to the internal pull-up resistor).
 - P125: Low level during external reset period (low level input to RESET pin). High level during other types of reset period or after receiving a reset (connected to the internal pull-up resistor).
 - Ports other than P40 and P125: High-impedance during reset period or after receiving a reset.






Figure 16-1. Block Diagram of Reset Function



16.1 Timing of Reset Operation

This LSI is reset by input of the low level on the $\overrightarrow{\mathsf{RESET}}$ pin and released from the reset state by input of the high level on the $\overrightarrow{\mathsf{RESET}}$ pin. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.





Figure 16-2. Timing of Reset by RESET Input

- **Notes 1.** After power is supplied, an SPOR reset processing time of (MAX. 3.39 ms) is required before reset processing starts after release of the external reset.
 - 2. Status of port pin P40 is as follows.
 - High-impedance during external reset period or reset period by the data retention power supply voltage
 - High level after receiving a reset (connected to the internal pull-up resistor)



Release from the reset state is automatic in the cases of a reset due to the watchdog timer overflow or a reset due to the execution of an illegal instruction. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.





Note Statuses of port pins P40 and P125 are as follows.

• High level during reset period or after receiving a reset (connected to the internal pull-up resistor).

Remark For the reset timing due to the voltage detection by the selectable power-on-reset (SPOR) circuit, see CHAPTER 17 SELECTABLE POWER-ON-RESET CIRCUIT.




Figure 16-4. Timing of Reset in STOP Mode by RESET Input



16.2 Operation States During Reset Periods

Table 16-1 shows the operation states during reset periods. Table 16-2 shows the state of the hardware after acceptance of a reset.

Item		During Reset Period		
System clock		Clock supply to the CPU is stopped.		
High-speed on-chip f _{IH} oscillator clock		Operation stopped		
Low-speed on-chip oscillator clock	f∟			
CPU		Operation stopped		
Code flash memory		Operation stopped		
RAM		Operation stopped		
Port (latch)		High impedance ^{Note 2}		
Timer array unit		Operation stopped		
12-bit Interval timer				
Watchdog timer				
Clock output/buzzer output				
A/D converter				
Comparator ^{Note 1}				
Serial array unit (SAU)				
Selectable power-on-reset function		Detection operation possible		
External interrupt		Operation stopped		
Key interrupt function				

Table 16-1.	Operation Stat	es Durina R	eset Period
	operation ofat	co During R	

Notes 1. 16-pin products only.

- 2. Statuses of P40 and P125 pins are as follows
 - P40: High-impedance during external reset period or reset period by the data retention power supply voltage. High level during other types of reset period or after receiving a reset (connected to the internal pull-up resistor).
 - P125: Low level during external reset period (low level input to RESET pin). High level during other types of reset period or after receiving a reset (connected to the internal pull-up resistor).
- **Remark** fin: High-speed on-chip oscillator clock
 - fil: Low-speed on-chip oscillator clock



	After Acceptance of Reset ^{Note}			
Program counter (PC)	The contents of the reset vector table (0000H, 0001H) are set.			
Stack pointer (SP)	Stack pointer (SP)			
Program status word (F	PSW)	06H		
RAM	Data memory	Undefined		
	General-purpose registers	Undefined		

Table 16-2. State of Hardware After Acceptance of Reset

- **Note** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
- Remark For the state of the special function register (SFR: Special Function Register) after receiving a reset, see
 3.1.4 Special function register (SFR) area and 3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area.



16.3 Register for Confirming Reset Source

16.3.1 Reset control flag register (RESF)

Many internal reset generation sources exist in the RL78 Microcontroller. The reset control flag register (RESF) is used to store which source has generated the reset request.

The RESF register can be read by an 8-bit memory manipulation instruction.

The external reset, a reset by the data retention lower limit voltage, and reading the RESF register clear TRAP, WDTRF, and SPORF flags.

Figure 16-5. Format of Reset Control Flag Register (RESF)

Address: FFF	A8H After	reset: Note 1	R					
Symbol	7	6	5	4	3	2	1	0
RESF	TRAP	0	0	WDTRF	0	0	0	SPORF

TRAP	Internal reset request by execution of illegal instruction ^{Note 2}				
0	nternal reset request is not generated, or the RESF register is cleared.				
1 Internal reset request is generated.					

WDTRF	Internal reset request by watchdog timer (WDT)					
0	Internal reset request is not generated, or the RESF register is cleared.					
1	Internal reset request is generated.					

SPORF	Internal reset request by selectable power-on reset (SPOR) circuit					
0	nternal reset request is not generated, or the RESF register is cleared.					
1	Internal reset request is generated.					

Notes 1. The value after reset varies depending on the reset source.

2. This reset occurs when instruction code FFH is executed.

This reset does not occur during emulation using an in-circuit emulator or an on-chip debugging emulator.

Caution Do not read data by a 1-bit memory manipulation instruction.

The status of the RESF register when a reset request is generated is shown in Table 16-3.

Reset Sourc	e RESET Input	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by SPOR	Reset by Data Retention Lower Limit Voltage
TRAP bit	Cleared (0)	Set (1)	Held	Held	Cleared (0)
WDTRF bit		Held	Set (1)	Held	
SPORF bit		Held	Held	Set (1)	



The RESF register is automatically cleared when it is read by an 8-bit memory manipulation instruction. Figure 16-6 shows the procedure for checking the reset source.




Figure 16-6. Procedure for Checking Reset Source



CHAPTER 17 SELECTABLE POWER-ON-RESET CIRCUIT

17.1 Functions of Selectable Power-on-reset Circuit

The selectable power-on-reset (SPOR) circuit has the following functions.

- Generates internal reset signal at power on.
 The reset signal is released when the supply voltage exceeds the detection voltage (V_{DD} ≥ V_{SPOR}).
- The SPOR circuit compares the supply voltage (V_{DD}) with the detection voltage (V_{SPDR}), and generates an internal reset signal when V_{DD} < V_{SPDR}.
- The detection level for the power supply detection voltage (VSPOR, VSPDR) can be selected by using the option byte (000C1H) as one of 4 levels (for details, see **18.2 Format of User Option Byte**).

Bit 0 (SPORF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of the RESF register, see CHAPTER 16 RESET FUNCTION.

- Caution The values of all flags in the reset control flag register (RESF) are retained until VDD reaches data retention lower limit voltage.
- Remark
 VSPOR:
 SPOR power supply rise detection voltage

 VSPDR:
 SPOR power supply fall detection voltage


 For details, see 23.6.4
 SPOR circuit characteristics.



17.2 Configuration of Selectable Power-on-reset Circuit

The block diagram of the selectable power-on-reset circuit is shown in Figure 17-1.







17.3 Operation of Selectable Power-on-reset Circuit

Specify the voltage detection level by using the option byte 000C1H.

The internal reset signal is generated at power on.

The internal reset status is retained until the supply voltage (V_{DD}) exceeds the voltage detection level (VSPOR). The internal reset is cleared when the supply voltage (V_{DD}) exceeds the voltage detection level (VSPOR).

The internal reset is generated when the supply voltage (VDD) drops lower than the voltage detection level (VSPDR). Figure 17-2 shows the timing of the internal reset signal generated by the selectable power-on-reset circuit.




Figure 17-2. Timing of Internal Reset Signal Generation

- **Note** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
- Remark
 VSPOR:
 SPOR power supply rise detection voltage

 VSPDR:
 SPOR power supply fall detection voltage

 VDDDR:
 Data retain power supply voltage




17.4 Cautions for Selectable Power-on-reset Circuit


In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the SPOR detection voltage (VSPOR, VSPDR), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a timer and etc., and then initialize the ports.

Figure 17-3. Example of Software Processing When Supply Voltage Fluctuation is 50 ms or Less in Vicinity of the Voltage Detection Level





Remark n: Channel number

For 10-pin products, n = 0, 1; for 16-pin products, n = 0 to 3.



CHAPTER 18 OPTION BYTE

18.1 Functions of Option Bytes

Addresses 000C0H to 000C3H of the flash memory of the R7F0C801-805 form an option byte area.

Option bytes consist of user option byte (000C0H to 000C2H) and on-chip debug option byte (000C3H).

Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

The bits to which no function is allocated must be used with their initial value.

Caution The option bytes should always be set regardless of whether each function is used.

18.1.1 User option byte (000C0H to 000C2H)

(1) 000C0H

- O Operation of watchdog timer
 - Counter operation is enabled or disabled.
 - Operation is stopped or enabled in the HALT or STOP mode.
- O Time setting of watchdog timer
 - Setting of overflow time of watchdog timer
 - Setting of interval interrupt time of watchdog timer

(2) 000C1H

- O Setting of SPOR detection level (VSPOR)
- O Controlling of P125/KR1/RESET pin
 - P125/KR1 or RESET

(3) 000C2H

- O Setting of the frequency of the high-speed on-chip oscillator
 - Select from 1.25 to 20 MHz.

18.1.2 On-chip debug option byte (000C3H)

- O Control of on-chip debug operation
 - On-chip debug operation is disabled or enabled.



18.2 Format of User Option Byte

The format of user option byte is shown below.

Figure 18-1. Format of User Option Byte (000C0H)

Address: 000C0H

7	6	5	4	3	2	1	0
1	1	1	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON

WDTON	Operation control of watchdog timer counter				
0	Counter operation disabled (counting stopped after reset)				
1	Counter operation enabled (counting started after reset)				

WDCS2	WDCS1	WDCS0	Overflow time (WDTRES)	Interval interrupt time of watchdog timer
0	0	0	(2 ⁶ −1)/fi∟ (4.20 ms)	2 ⁶ /f⊩ × 0.75 (3.15 ms)
0	0	1	(2 ⁷ −1)/fi∟ (8.47 ms)	2 ⁷ /f⊪ × 0.75 (6.35 ms)
0	1	0	(2 ⁸ −1)/fi∟ (17.00 ms)	2 ⁸ /f⊩ × 0.75 (12.75 ms)
0	1	1	(2 ⁹ −1)/fi∟ (34.07 ms)	2 ⁹ /f⊩ × 0.75 (25.55 ms)
1	0	0	(2 ¹¹ −1)/fi∟ (136.47 ms)	2 ¹¹ /f⊩ × 0.75 (102.35 ms)
1	0	1	(2 ¹³ −1)/fi∟ (546.07 ms)	2 ¹³ /fı∟ × 0.75 (409.55 ms)
1	1	0	(2 ¹⁴ −1)/fi∟ (1092.20 ms)	2 ¹⁴ /f⊩ × 0.75 (819.15 ms)
1	1	1	(2 ¹⁶ −1)/fi∟ (4369.00 ms)	2 ¹⁶ /f⊾ × 0.75 (3276.75 ms)

WDSTBYON	Operation control of watchdog timer counter (HALT/STOP mode)					
0	Counter operation stopped in HALT/STOP mode					
1	Counter operation enabled in HALT/STOP mode					

Cautions 1. Be sure to write 1 to bits 7 to 5.

- 2. Setting WDTON = 0 and WDSTBYON = 1 is prohibited.
- 3. The watchdog timer always generates an interval interrupt when the specified time is reached unless this is specifically disabled. If the interval interrupt from the watchdog timer is not to be used, be sure to disable the interrupt by setting the WDTIMK bit to 1.

Remark fil: Low-speed on-chip oscillator clock frequency



Figure 18-2. Format of User Option Byte (000C1H)

Address: 000C1H

7	6	5	4	3	2	1	0	_
1	1	1	PORTSELB	SPORS1	SPORS0	1	1	

• Setting of SPOR detection voltage

Detection	Option byte setting value		
Rising edge	Falling edge	SPORS1	SPORS0
4.28 V	4.00 V	0	0
2.90 V	2.70 V	0	1
2.57 V	2.40 V	1	0
Other that	Setting prohibited		

• P125/KR1/RESET pin control

PORTSELB	P125/RESET pin control				
0	function (P125/KR1)				
1	ESET input (internal pull-up resistor can be always connected.)				

Cautions 1. Be sure to write 1 to bits 7 to 5, 1, and 0.

 2. Set the detection voltage (VSPOR) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H). The operating voltage ranges are as follows. For CPU operating frequencies from 1.25 MHz to 20 MHz: VDD = 2.7 to 5.5 V

For CPU operating frequencies from 1.25 MHz to 5 MHz: VDD = 2.4 to 5.5 V

Remarks 1. For details on the SPOR circuit, see CHAPTER 17 SELECTABLE POWER-ON-RESET CIRCUIT.

2. The detection voltage is a typical value. For details, see 23.6.4 SPOR circuit characteristics.

Figure 18-3. Format of User Option Byte (000C2H)

Address: 000C2H

7	6	5	4	3	2	1	0
1	1	1	1	1	FRQSEL2	FRQSEL1	FRQSEL0

FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator		
			Operating frequency	Operating voltage range	
0	0	1	20 MHz	2.7 V to 5.5 V	
0	1	0	10 MHz		
0	1	1	5 MHz	2.0 V to 5.5 V ^{Note}	
1	0	0	2.5 MHz		
1	0	1	1.25 MHz		
	Other than above		Setting prohibited		

Note Use this product within the voltage range from 2.4 to 5.5 V because the detection voltage (V_{SPOR}) of the selectable power-on-reset (SPOR) circuit should also be considered.

Caution Be sure to write 1 to bits 7 to 3.

RENESAS

18.3 Format of On-chip Debug Option Byte

The format of on-chip debug option byte is shown below.

Figure 18-4. Format of On-chip Debug Option Byte (000C3H)

Address: 000C3H

7	6	5	4	3	2	1	0
OCDENSET	0	0	0	0	1	0	1
OCDENSET	Control of on-chip debug operation						
0	Disables on-chip debug operation.						
1	Enables on-chip debugging ^{Note}						

Note Does not erase data of flash memory in case of failures in authenticating on-chip debug security ID.

Caution Bit 7 (OCDENSET) can only be specified a value. Be sure to set 0000101B to bits 6 to 0.

Remark The value on bits 3 and 1 will be written over when the on-chip debug function is in use and thus it will become unstable after the setting.However, be sure to set the default values (0, 1, and 0) to bits 3 to 1 at setting.



18.4 Setting of Option Byte

The user option byte and on-chip debug option byte can be set using the link option in addition to describing to the source.

When doing so, the contents set by using the link option take precedence, even if descriptions exist in the source, as mentioned below.

A software description example of the option byte setting is shown below.


OPT CSEG OPT_BYTE DB F7H ; Enables watchdog timer operation, OVerflow time of watchdog timer is 2 ⁹ /fiL, ; Overflow time of watchdog timer operation during HALT/STOP mode DB E7H ; Stops watchdog timer operation during HALT/STOP mode DB E7H ; Select 2.70 V for VsPDR and 2.90 V for VsPOR DB FDH ; Select 1.25 MHz as the frequency of the high-speed on-chip oscillator clock DB 85H ; Enables on-chip debug operation				
; Overflow time of watchdog timer is 2 ⁹ /fiL, ; Stops watchdog timer operation during HALT/STOP mode DB E7H ; Select 2.70 V for VsPDR and 2.90 V for VsPOR ; Use the port function (P125/KR1) DB FDH ; Select 1.25 MHz as the frequency of the high-speed on-chip oscillator clock	OPT	CSEG	OPT_BY1	ΓE
image: stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP mode image: bit stops watchdog timer operation during HALT/STOP image: bit stops watchdog titer image: bit stops watchdog ti		DB	F7H	; Enables watchdog timer operation,
DB E7H ; Select 2.70 V for VspDR and 2.90 V for VspOR ; Use the port function (P125/KR1) DB FDH ; Select 1.25 MHz as the frequency of the high-speed on-chip oscillator clock				; Overflow time of watchdog timer is 2 ⁹ /fi∟,
; Use the port function (P125/KR1) DB FDH ; Select 1.25 MHz as the frequency of the high-speed on-chip oscillator clock				; Stops watchdog timer operation during HALT/STOP mode
DB FDH ; Select 1.25 MHz as the frequency of the high-speed on-chip oscillator clock		DB	E7H	; Select 2.70 V for VSPDR and 2.90 V for VSPOR
				; Use the port function (P125/KR1)
DB 85H ; Enables on-chip debug operation		DB	FDH	; Select 1.25 MHz as the frequency of the high-speed on-chip oscillator clock
		DB	85H	; Enables on-chip debug operation

Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name of the CSEG pseudo instruction.



CHAPTER 19 FLASH MEMORY

The RL78 microcontroller incorporates the flash memory to which a program can be written, erased, and overwritten.



Caution The operating voltage during flash memory programming must be in the range from 4.5 V to 5.5 V.

The methods for programming the flash memory are as follows.

The contents of the code flash memory can be rewritten by serial programming using a flash memory programmer or an external device (UART communication).

- Serial programming by using a flash memory programmer (see **19.1**) Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.
- Serial programming by using an external device (UART communication) (see 19.2)
 Data can be written to the flash memory on-board, by using UART communication with an external device (a microcontroller or ASIC).

RENESAS

19.1 Serial Programming by Using Flash Memory Programmer

The following dedicated flash memory programmer can be used to write data to the internal flash memory of the RL78 microcontroller.

- PG-FP5, FL-PR5
- E1 on-chip debugging emulator

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the RL78 microcontroller has been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the RL78 microcontroller is mounted on the target system.

Remark FL-PR5 and FA series are products of Naito Densei Machida Mfg. Co., Ltd.

Pin Confi	iguration of Dedicated F	Pin Name	Pin No.	Pin No.		
Signal	Name			of R7F0C801-	of 10-pin	of 16-pin
PG-FP5, FL-PR5	E1 On-chip Debugging Emulator	I/O	Pin Function	805	Products	Products
-	TOOL0	I/O	Transmit/receive signal	TOOL0/P40	1	2
SI/RXD	_	I/O	Transmit/receive signal			
_	RESET	Output	Reset signal	RESET	2	3
/RESET	_	Output				
Vdd		I/O	VDD voltage generation/ power monitoring	Vdd	5	8
GND		_	Ground	Vss	4	7
EMVDD		_	Driving power for TOOL pin	Vdd	5	8

Table 19-1. Wiring Between R7F0C801-805 and Dedicated Flash Memory Programmer


Remark Pins that are not indicated in the above table can be left open when using the flash memory programmer for flash programming.

About a connection RL78 microcontroller and a connector, see the user's manual of each programmer. About a connection with E1, see **20.1 Connecting E1 On-chip Debugging Emulator**.



19.1.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.





A host machine that controls the dedicated flash memory programmer is necessary.


To interface between the dedicated flash memory programmer and the RL78 microcontroller, the TOOL0 pin is used for manipulation such as writing and erasing via a dedicated single-line UART.

19.1.2 Communication mode

Communication between the dedicated flash memory programmer and the RL78 microcontroller is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the RL78 microcontroller.

Transfer rate: Fixed to 115.2 kbps





Notes 1. When using E1 on-chip debugging emulator.

2. When using PG-FP5 or FL-PR5.




19.2 Writing to Flash Memory by Using External Device (That Incorporates UART)

On-board data writing to the internal flash memory is possible by using the RL78 microcontroller and an external device (a microcontroller or ASIC) connected to a UART.

19.2.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 19-3. Environment for Writing Program to Flash Memory




Processing to write data to or delete data from the RL78 microcontroller by using an external device is performed onboard. Off-board writing is not possible.

19.2.2 Communication mode

Communication between the external device and the RL78 microcontroller is established by serial communication using the TOOL0 pin via the dedicated UART of the RL78 microcontroller.

Transfer rate: Fixed to 115.2 kbps





The external device generates the following signals for the RL78 microcontroller.

Table 19-2. Pin Connection

	E	RL78 Microcontroller	
Signal Name	I/O	Pin Function	Pin Name
Vdd	I/O	VDD voltage generation/power monitoring	VDD
GND	_	Ground	Vss
RESETOUT	Output	Reset signal output	RESET
RXD	Input	Receive signal	TOOL0
TXD	Output	Transmit signal	



19.3 Connection of Pins on Board

To write the flash memory on-board by using the flash memory programmer, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

Remark Refer to flash programming mode, see 19.4.2 Flash memory programming mode.

19.3.1 P40/TOOL0 pin

In the flash memory programming mode, pull up externally with a 1 k Ω resistor, and connect it to the dedicated flash memory programmer.

When this pin is used as the port pin, use that by the following method.

When used as an input pin: Input of low-level is prohibited for t_{HD} period after external pin reset release. However, when this pin is used via pull-down resistors, use the 500 kΩ or more resistors. When used as an output pin: When this pin is used via pull-down resistors, use the 500 kΩ or more resistors.

- Remarks 1. thd: How long to keep the TOOL0 pin at the low level from when the external and internal resets end for setting of the flash memory programming mode (see 23.9 Timing of Entry to Flash Memory Programming Modes)
 - **2.** The pins in the SAU are not used for communication between the RL78 microcontroller and dedicated flash memory programmer, because single-line UART (TOOL0 pin) is used.

19.3.2 RESET pin

Signal conflict will occur if the reset signal of the dedicated flash memory programmer and external device are connected to the $\overrightarrow{\text{RESET}}$ pin that is connected to the reset signal generator on the board. To prevent this conflict, isolate the connection with the reset signal generator.

The flash memory will not be correctly programmed if the reset signal is input from the user system while the flash memory programming mode is set. Do not input any signal other than the reset signal of the dedicated flash memory programmer and external device.




Figure 19-5. Signal Conflict (RESET Pin)

In the flash memory programming mode, a signal output by another device will conflict with the signal output by the dedicated flash memory programmer. Therefore, isolate the signal of another device.



19.3.3 Port pins

In the flash memory programming mode, all the pins not used for flash memory programming enter the same status as that immediately after reset. If an external device connected to the ports does not recognize the port status immediately after reset, the port pin must be connected to either to VDD or Vss via a resistor.

19.3.4 Power supply

To use the supply voltage output of the flash memory programmer, connect the V_{DD} pin to V_{DD} of the flash memory programmer, and the Vss pin to GND of the flash memory programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.

Note that the operating voltage during flash memory programming must be in the range from 4.5 V to 5.5 V. If the onboard supply voltage is less than 4.5 V, satisfy the requirement for operating voltage (4.5 V to 5.5 V) by, for example, switching to the voltage from a dedicated flash memory programmer, and isolate the on-board supply voltage.




19.4 Serial Programming Method

19.4.1 Serial programming procedure

The following figure illustrates the procedure to rewrite the contents of the code flash memory by serial programming.





Refer to flash memory programming mode, see 19.4.2.



19.4.2 Flash memory programming mode

To rewrite the contents of the code flash memory by serial programming, the flash memory programming mode must be entered.

<When performing serial programming by using the dedicated flash memory programmer>

Connect the RL78 microcontroller to the dedicated flash memory programmer. Communication from the dedicated flash memory programmer is performed to automatically switch to the flash memory programming mode. The operating voltage during the flash memory programming mode is 4.5 V to 5.5 V.

<When performing serial programming by using an external device (UART communication)>


Set the TOOL0 pin to the low level, and then cancel the reset (see **Table 19-3**). The flash memory programming mode is then entered by following the procedures <1> to <4> shown in **Figure 19-7**.

The operating voltage during the flash memory programming mode is 4.5 V to 5.5 V.

Table 19-3. Relationship Between TOOL0 Pin and Operation Mode After Reset Release

TOOL0	Operation Mode		
Vdd	Normal operation mode		
0 V	Flash memory programming mode		

Figure 19-7. Entry to Flash Memory Programming Mode



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (SPOR reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of entry to the flash memory programming mode by UART reception.
- **Remark** t_{SUINIT}: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms (68 ms at $T_A = -40$ to +85°C) from when the resets end.
 - $t_{\text{SU:}}$ How long from when the TOOL0 pin is placed at the low level until an external reset ends
 - thd: How long to keep the TOOL0 pin at the low level from when the external reset ends

For details, see 23.9 Timing of Entry to Flash Memory Programming Modes.



19.4.3 Communication mode

Communication mode of the RL78 microcontroller is as follows.

Table 19-4.	Communication	Mode
-------------	---------------	------

Communication		Standard Setting ^{Note 1}					
Mode	Port						
1-line mode	UART	115200 bps	_	-	TOOL0		

Notes 1. Selection items for standard settings on GUI of the flash memory programmer.

2. Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

19.4.4 Communication commands

The RL78 microcontroller performs serial programming by using commands described in Table 19-5.

The signals sent from the flash memory programmer or external device to the RL78 microcontroller are called commands, and the RL78 microcontroller performs processing corresponding to the respective commands.

Table 19-5. Flash Memory Control Commands

Classification	Command Name	Function
CRC check	CRC check	Calculate checksums
Write after erase	Write after erase	Write data after erasing data in the flash memory

19.5 Processing Time of Each Command When Using PG-FP5 (Reference Values)

The processing time of each command (reference values) when using PG-FP5 as the dedicated flash memory programmer is shown below.

Table 19-6. Processing Time of Each Command When Using PG-FP5 (Reference Values)

Command of PG-FP5		Code Flash				
	1 KB 2 KB		4 KB			
	R7F0C801 R7F0C803	R7F0C802 R7F0C804	R7F0C805			
Write after erase	1.0 s	1.0 s	1.3 s			
CRC check	0.5 s	0.5 s	0.5 s			

Remark The command processing times (reference values) shown in the table are typical values under the following conditions.

Port: TOOL0 (single-line UART) Speed: 115,200 bps




CHAPTER 20 ON-CHIP DEBUG FUNCTION

20.1 Connecting E1 On-chip Debugging Emulator

The RL78 microcontroller uses the V_{DD}, RESET, TOOL0, and V_{ss} pins to communicate with the host machine via an E1 on-chip debugging emulator. Serial communication is performed by using a single-line UART that uses the TOOL0 pin.

Caution The RL78 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

Figure 20-1. Connection Example of E1 On-chip Debugging Emulator and R7F0C80112ESP, R7F0C80212ESP




Note Connecting the dotted line is not necessary during flash programming.



For the target system which uses the multi-use feature of $\overline{\text{RESET}}$ pin, its connection to an external circuit should be isolated.

Figure 20-2. Connection Example of E1 On-chip Debugging Emulator and R7F0C80112ESP, R7F0C80212ESP (When using to the alternative function of RESET pin)





20.2 On-chip Debug Security ID

The RL78 microcontroller has an on-chip debug operation control bit in the flash memory at 000C3H (see **CHAPTER 18 OPTION BYTE**) and an on-chip debug security ID setting area at 000C4H to 000CDH, to prevent third parties from reading memory content.

Table 20-1.	On-chip	Debug	Security ID
-------------	---------	-------	-------------

Address	On-chip Debug Security ID	
000C4H to 000CDH	Any ID code of 10 bytes	

20.3 Securing of User Resources

To perform communication between the RL78 microcontroller and E1 on-chip debugging emulator, as well as each debug function, the securing of memory space must be done beforehand.

If Renesas Electronics assembler or compiler is used, the items can be set by using linker options.

(1) Securement of memory space

The shaded portions in Figure 20-3 are the areas reserved for placing the debug monitor program, so user programs or data cannot be allocated in these spaces. When using the on-chip debug function, these spaces must be secured so as not to be used by the user program. Moreover, this area must not be rewritten by the user program.






Figure 20-3. Memory Spaces Where Debug Monitor Programs Are Allocated



Products	Address
R7F0C801, R7F0803	003FFH
R7F0C802, R7F0804	007FFH
R7F0C805	00FFFH

- 2. In debugging, reset vector is rewritten to address allocated to a monitor program.
- **3.** When real-time RAM monitor (RRM) function and dynamic memory modification (DMM) function are used, four bytes from FFEDCH to FFEDFH are consumed. Otherwise, this area can be used as the internal RAM.
- **4.** Since this area is allocated immediately before the stack area, the address of this area varies depending on the stack increase and decrease. That is, 10 extra bytes are consumed for the stack area used.



CHAPTER 21 BCD CORRECTION CIRCUIT

21.1 BCD Correction Circuit Function

The result of addition/subtraction of the BCD (binary-coded decimal) code and BCD code can be obtained as BCD code with this circuit.

The decimal correction operation result is obtained by performing addition/subtraction having the A register as the operand and then adding/subtracting the BCD correction result register (BCDADJ).

21.2 Registers Used by BCD Correction Circuit

The BCD correction circuit uses the following registers.

• BCD correction result register (BCDADJ)

21.2.1 BCD correction result register (BCDADJ)

The BCDADJ register stores correction values for obtaining the add/subtract result as BCD code through add/subtract instructions using the A register as the operand.

The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags.

The BCDADJ register is read by an 8-bit memory manipulation instruction.

Reset input sets this register to undefined.

Figure 21-1. Format of BCD Correction Result Register (BCDADJ)

Address: F00FEH After reset: undefined R

Symbol	7	6	5	4	3	2	1	0
BCDADJ								



21.3 BCD Correction Circuit Operation

The basic operation of the BCD correction circuit is as follows.

- (1) Addition: Calculating the result of adding a BCD code value and another BCD code value by using a BCD code value
 - <1> The BCD code value to which addition is performed is stored in the A register.
 - <2> By adding the value of the A register and the second operand (value of one more BCD code to be added) as are in binary, the binary operation result is stored in the A register and the correction value is stored in the BCD correction result register (BCDADJ).
 - <3> Decimal correction is performed by adding in binary the value of the A register (addition result in binary) and the BCDADJ register (correction value), and the correction result is stored in the A register and CY flag.
 - Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Examples 1: 99 + 89 = 188

Instructior	ו	A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #99H	; <1>	99H	_	_	_
ADD A, #89H	; <2>	22H	1	1	66H
ADD A, !BCDADJ	; <3>	88H	1	0	_

Examples 2: 85 + 15 = 100

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #85H	; <1>	85H	_	-	_
ADD A, #15H	; <2>	9AH	0	0	66H
ADD A, !BCDADJ	; <3>	00H	1	1	-

Examples 3: 80 + 80 = 160

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #80H	; <1>	80H	-	-	_
ADD A, #80H	; <2>	00H	1	0	60H
ADD A, !BCDADJ	; <3>	60H	1	0	_



(2) Subtraction: Calculating the result of subtracting a BCD code value from another BCD code value by using a BCD code value

- <1> The BCD code value from which subtraction is performed is stored in the A register.
- <2> By subtracting the value of the second operand (value of BCD code to be subtracted) from the A register as is in binary, the calculation result in binary is stored in the A register, and the correction value is stored in the BCD correction result register (BCDADJ).
- <3> Decimal correction is performed by subtracting the value of the BCDADJ register (correction value) from the A register (subtraction result in binary) in binary, and the correction result is stored in the A register and CY flag.
 - Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Example: 91 - 52 = 39

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #91H	; <1>	91H	_	_	_
SUB A, #52H	; <2>	3FH	0	1	06H
SUB A, !BCDADJ	; <3>	39H	0	0	_



CHAPTER 22 INSTRUCTION SET

This chapter lists the instructions for the RL78-S1 core of the RL78 microcontroller. For details of each operation and operation code, see the separate document **RL78 Microcontrollers User's Manual: software (R01US0015)**.

Remark The RL78-S2 core shares all instructions with the RL78-S1 core. Note, however, that the cores take different numbers of clock cycles to execute some instructions. The instructions which require different numbers of clock cycles are indicated by shading in the table under **22.2 Operation List**.



22.1 Conventions Used in Operation List

22.1.1 Operand identifiers and specification methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (see the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, !!, \$, \$!, [], and ES: are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$1: 16-bit relative address specification
- []: Indirect address specification
- ES:: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, !!, \$, \$!, [], and ES: symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in Table 22-1 below, R0, R1, R2, etc.) can be used for description.

Identifier	Description Method
r rp sfr sfrp	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7) AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special-function register symbol (SFR symbol) FFF00H to FFFFFH Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only ^{Note}) FFF00H to FFFFFH
saddr	FFE20H to FFF1FH Immediate data or labels
saddrp	FFE20H to FF1FH Immediate data or labels (even addresses only ^{Note})
addr20	00000H to FFFFFH Immediate data or labels
addr16	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions ^{Note})
addr5	0080H to 00BFH Immediate data or labels (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label

Table 22-1. Operand Identifiers and Specification Methods

Note Bit 0 = 0 when an odd address is specified.

Remark The special function registers can be described to operand sfr as symbols. See **Table 3-4 SFR List** for the symbols of the special function registers. The extended special function registers can be described to operand !addr16 as symbols. See **Table 3-5 Extended SFR (2nd SFR) List** for the symbols of the extended special function registers.



22.1.2 Description of operation column

The operation when the instruction is executed is shown in the "Operation" column using the following symbols.

Symbol	Function
А	A register; 8-bit accumulator
х	X register
В	B register
С	C register
D	D register
E	E register
н	H register
L	L register
ES	ES register
CS	CS register
AX	AX register pair; 16-bit accumulator
BC	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
IE	Interrupt request enable flag
()	Memory contents indicated by address or register contents in parentheses
XH, XL	16-bit registers: X_H = higher 8 bits, X_L = lower 8 bits
Xs, XH, XL	20-bit registers: X_s = (bits 19 to 16), X_H = (bits 15 to 8), X_L = (bits 7 to 0)
^	Logical product (AND)
V	Logical sum (OR)
¥	Exclusive logical sum (exclusive OR)
-	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

Table 22-2. Symbols in "Operation" Colu



22.1.3 Description of flag operation column

The change of the flag value when the instruction is executed is shown in the "Flag" column using the following symbols.

Symbol	Change of Flag Value			
(Blank)	Unchanged			
0	Cleared to 0			
1	Set to 1			
×	Set/cleared according to the result			
R	Previously saved value is restored			

Table 22-3. Symbols in "Flag" Column

22.1.4 PREFIX instruction

Instructions with "ES:" have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space (00000H to FFFFFH), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

A interrupt and DMA transfer are not acknowledged between a PREFIX instruction code and the instruction immediately after.

Instruction	Opcode				
	1	2 3		4	5
MOV !addr16, #byte	CFH	!addr16		r16 #byte	
MOV ES: laddr16, #byte	11H	CFH	!ado	dr16	#byte
MOV A, [HL]	8BH	-			_
MOV A, ES:[HL]	11H	8BH –		-	_

Table 22-4. Use Example of PREFIX Operation Code

Caution Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.



22.2 Operation List

Table 22-5. Operation List (1/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	g
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	r, #byte	2	1	_	r ← byte			
transfer		PSW, #byte	3	3	_	PSW ← byte	×	×	×
		CS, #byte	3	1	_	CS ← byte			
		ES, #byte	2	1	_	ES ← byte			
		!addr16, #byte	4	1	_	(addr16) ← byte			
		ES:laddr16, #byte	5	2	_	(ES, addr16) ← byte			
		saddr, #byte	3	1	_	(saddr) ← byte			
		sfr, #byte	3	1	_	$sfr \leftarrow byte$			
		[DE+byte], #byte	3	1	_	(DE+byte) ← byte			
		ES:[DE+byte],#byte	4	2	_	((ES, DE)+byte) ← byte			
		[HL+byte], #byte	3	1	_	(HL+byte) ← byte			
		ES:[HL+byte],#byte	4	2	_	((ES, HL)+byte) ← byte			
		[SP+byte], #byte	3	1	_	(SP+byte) ← byte			
		word[B], #byte	4	1	_	(B+word) ← byte			
		ES:word[B], #byte	5	2	_	((ES, B)+word) ← byte			
		word[C], #byte	4	1	_	(C+word) ← byte			
		ES:word[C], #byte	5	2	_	((ES, C)+word) ← byte			
		word[BC], #byte	4	1	_	(BC+word) ← byte			
		ES:word[BC], #byte	5	2	_	((ES, BC)+word) ← byte			
		A, r Note 3	1	1	_	A←r			
		r, A Note 3	1	1	_	r ← A			
		A, PSW	2	1	_	A ← PSW			
		PSW, A	2	3	_	$PSW \gets A$	×	×	×
		A, CS	2	1	_	$A \leftarrow CS$			
		CS, A	2	1	_	$CS \leftarrow A$			
		A, ES	2	1	_	$A \leftarrow ES$			
		ES, A	2	1	_	$ES \leftarrow A$	_		
		A, laddr16	3	1	4	$A \leftarrow (addr16)$	+		
		A, ES:laddr16	4	2	5	$A \leftarrow (ES, addr16)$			
		!addr16, A ES:!addr16, A	3	1	_	$(addr16) \leftarrow A$ (ES, addr16) $\leftarrow A$	+		
		A, saddr	2	1	_	$(\exists S, addrive) \leftarrow A$ A \leftarrow (saddr)	+		
		saddr, A	2	1	_	$(saddr) \leftarrow A$			

Notes 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

3. Except r = A

RENESAS

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag
Group				Note 1	Note 2		Z	AC CY
8-bit data	MOV	A, sfr	2	1	-	A ← sfr		
transfer		sfr, A	2	1	-	sfr ← A		
		A, [DE]	1	1	4	A ← (DE)		
		[DE], A	1	1	_	(DE) ← A		
		A, ES:[DE]	2	2	5	A ← (ES, DE)		
		ES:[DE], A	2	2	-	(ES, DE) ← A		
		A, [HL]	1	1	4	$A \gets (HL)$		
		[HL], A	1	1	_	(HL) ← A		
		A, ES:[HL]	2	2	5	$A \gets (ES, HL)$		
		ES:[HL], A	2	2	_	(ES, HL) ← A		
		A, [DE+byte]	2	1	4	$A \leftarrow (DE + byte)$		
		[DE+byte], A	2	1	_	(DE + byte) ← A		
		A, ES:[DE+byte]	3	2	5	$A \leftarrow ((ES, DE) + byte)$		
		ES:[DE+byte], A	3	2	_	((ES, DE) + byte) ← A		
		A, [HL+byte]	2	1	4	A ← (HL + byte)		
		[HL+byte], A	2	1	_	(HL + byte) ← A		
		A, ES:[HL+byte]	3	2	5	A ← ((ES, HL) + byte)		
		ES:[HL+byte], A	3	2	-	((ES, HL) + byte) ← A		
		A, [SP+byte]	2	1	-	$A \leftarrow (SP + byte)$		
		[SP+byte], A	2	1	-	(SP + byte) ← A		
		A, word[B]	3	1	4	$A \leftarrow (B + word)$		
		word[B], A	3	1	-	$(B + word) \leftarrow A$		
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + word)$		
		ES:word[B], A	4	2	_	$((ES, B) + word) \leftarrow A$		
		A, word[C]	3	1	4	$A \leftarrow (C + word)$		
		word[C], A	3	1	-	$(C + word) \leftarrow A$		
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES, C) + word)$		
		ES:word[C], A	4	2	-	$((ES,C)\text{+}word)\leftarrowA$		
		A, word[BC]	3	1	4	$A \leftarrow (BC + word)$		
		word[BC], A	3	1	_	$(BC + word) \leftarrow A$		
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + word)$		
		ES:word[BC], A	4	2	-	$((ES, BC) + word) \leftarrow A$		

Table 22-5. Operation List (2/17)

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Fla	g
Group				Note 1	Note 2		Z AC	CY C
8-bit data	MOV	A, [HL+B]	2	1	4	A ← (HL + B)		
transfer		[HL+B], A	2	1	-	(HL + B) ← A		
		A, ES:[HL+B]	3	2	5	A ← ((ES, HL) + B)		
		ES:[HL+B], A	3	2	-	((ES, HL) + B) ← A		
		A, [HL+C]	2	1	4	$A \leftarrow (HL + C)$		
		[HL+C], A	2	1	_	$(HL + C) \leftarrow A$		
		A, ES:[HL+C]	3	2	5	A ← ((ES, HL) + C)		
		ES:[HL+C], A	3	2	_	((ES, HL) + C) ← A		
		X, !addr16	3	1	4	X ← (addr16)		
		X, ES:!addr16	4	2	5	X ← (ES, addr16)		
		X, saddr	2	1	-	$X \leftarrow (saddr)$		
		B, !addr16	3	1	4	B ← (addr16)		
		B, ES:!addr16	4	2	5	B ← (ES, addr16)		
		B, saddr	2	1	-	B ← (saddr)		
		C, !addr16	3	1	4	C ← (addr16)		
		C, ES:!addr16	4	2	5	$C \leftarrow (ES, addr16)$		
		C, saddr	2	1	-	$C \leftarrow (saddr)$		
		ES, saddr	3	1	_	ES ← (saddr)		
	ХСН	A, r ^{Note 3}	1 (r = X) 2 (other than r = X)	1	-	$A \leftarrow \rightarrow r$		
		A, !addr16	4	2	_	$A \leftarrow \rightarrow (addr16)$		
		A, ES:!addr16	5	3	-	$A \leftarrow \rightarrow (ES, addr16)$		
		A, saddr	3	2	_	$A \leftarrow \rightarrow (saddr)$		
		A, sfr	3	2	_	$A \leftarrow \rightarrow sfr$		
		A, [DE]	2	2	-	$A \leftarrow \rightarrow (DE)$		
		A, ES:[DE]	3	3	_	$A \leftarrow \rightarrow (ES, DE)$		
		A, [HL]	2	2	_	$A \longleftrightarrow (HL)$		
		A, ES:[HL]	3	3	_	$A \leftarrow \rightarrow (ES, HL)$		
		A, [DE+byte]	3	2	_	$A \leftarrow \rightarrow (DE + byte)$		
		A, ES:[DE+byte]	4	3	_	$A \leftarrow \rightarrow ((ES, DE) + byte)$		
		A, [HL+byte]	3	2	_	$A \leftarrow \rightarrow (HL + byte)$		
		A, ES:[HL+byte]	4	3	_	$A \leftarrow \rightarrow ((ES, HL) + byte)$		

Table 22-5.	Operation List (3/17)
-------------	-----------------------

- 2. Number of CPU clocks (fcLK) when the code flash memory is accessed.
- 3. Except r = A

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag
Group				Note 1	Note 2		z	AC CY
8-bit data	ХСН	A, [HL+B]	2	2	_	$A \longleftrightarrow (HL+B)$		
transfer		A, ES:[HL+B]	3	3	_	$A \leftarrow \rightarrow ((ES, HL)+B)$		
		A, [HL+C]	2	2	_	$A \longleftrightarrow (HL+C)$		
		A, ES:[HL+C]	3	3	_	$A \longleftrightarrow ((ES, HL)+C)$		
	ONEB	А	1	1	-	A ← 01H		
		х	1	1	-	X ← 01H		
		В	1	1	-	B ← 01H		
		С	1	1	-	C ← 01H		
		!addr16	3	1	_	(addr16) ← 01H		
		ES:!addr16	4	2	-	(ES, addr16) ← 01H		
		saddr	2	1	_	(saddr) ← 01H		
	CLRB	А	1	1	_	A ← 00H		
		Х	1	1	-	X ← 00H		
		В	1	1	_	B ← 00H		
		С	1	1	_	C ← 00H		
		!addr16	3	1	_	(addr16) ← 00H		
		ES:laddr16	4	2	-	(ES,addr16) ← 00H		
		saddr	2	1	-	(saddr) ← 00H		
	MOVS	[HL+byte], X	3	1	-	(HL+byte) ← X	×	×
		ES:[HL+byte], X	4	2	-	(ES, HL+byte) ← X	×	×
16-bit	MOVW	rp, #word	3	2	-	$rp \leftarrow word$		
data transfer		saddrp, #word	4	2	_	(saddrp) ← word		
uansiei		sfrp, #word	4	2	-	sfrp ← word		
		AX, rp Note 3	1	2	_	AX ← rp		
		rp, AX Note 3	1	2	_	$rp \leftarrow AX$		
		AX, !addr16	3	2	5	$AX \leftarrow (addr16)$		
		!addr16, AX	3	2	-	(addr16) ← AX		
		AX, ES:!addr16	4	3	6	AX ← (ES, addr16)		
		ES:laddr16, AX	4	3	_	(ES, addr16) ← AX		
		AX, saddrp	2	2	_	AX ← (saddrp)		
		saddrp, AX	2	2	_	(saddrp) ← AX		
		AX, sfrp	2	2	_	AX ← sfrp		
		sfrp, AX	2	2	_	sfrp ← AX		

Table 22-5. Operation List (4/17)

- 2. Number of CPU clocks (fcLK) when the code flash memory is accessed.
- 3. Except rp = AX
- **Remark** These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
16-bit	MOVW	AX, [DE]	1	2	5	$AX \leftarrow (DE)$			
data		[DE], AX	1	2	_	$(DE) \leftarrow AX$			
transfer		AX, ES:[DE]	2	3	6	AX ← (ES, DE)			
		ES:[DE], AX	2	3	-	(ES, DE) ← AX			
		AX, [HL]	1	2	5	$AX \leftarrow (HL)$			
		[HL], AX	1	2	_	$(HL) \leftarrow AX$			
		AX, ES:[HL]	2	3	6	AX ← (ES, HL)			
		ES:[HL], AX	2	3	_	$(ES,HL) \gets AX$			
		AX, [DE+byte]	2	2	5	AX ← (DE+byte)			
		[DE+byte], AX	2	2	_	(DE+byte) ← AX			
		AX, ES:[DE+byte]	3	3	6	$AX \leftarrow ((ES, DE) + byte)$			
		ES:[DE+byte], AX	3	3	_	$((ES, DE) + byte) \leftarrow AX$			
		AX, [HL+byte]	2	2	5	AX ← (HL + byte)			
		[HL+byte], AX	2	2	_	(HL + byte) ← AX			
		AX, ES:[HL+byte]	3	3	6	$AX \leftarrow ((ES, HL) + byte)$			
		ES:[HL+byte], AX	3	3	_	$((ES, HL) + byte) \leftarrow AX$			
		AX, [SP+byte]	2	2	-	$AX \leftarrow (SP + byte)$			
		[SP+byte], AX	2	2	-	(SP + byte) ← AX			
		AX, word[B]	3	2	5	$AX \leftarrow (B + word)$			
		word[B], AX	3	2	-	$(B+ word) \leftarrow AX$			
		AX, ES:word[B]	4	3	6	$AX \leftarrow ((ES, B) + word)$			
		ES:word[B], AX	4	3	_	$((ES,B)\text{+}word)\leftarrowAX$			
		AX, word[C]	3	2	5	$AX \leftarrow (C + word)$			
		word[C], AX	3	2	_	$(C + word) \leftarrow AX$			
		AX, ES:word[C]	4	3	6	$AX \leftarrow ((ES, C) + word)$			
		ES:word[C], AX	4	3	_	$((ES,C)+word)\leftarrowAX$			
		AX, word[BC]	3	2	5	$AX \leftarrow (BC + word)$			
		word[BC], AX	3	2	_	$(BC + word) \leftarrow AX$			
		AX, ES:word[BC]	4	3	6	$AX \leftarrow ((ES, BC) + word)$			
		ES:word[BC], AX	4	3	_	$((ES, BC) + word) \leftarrow AX$			

Table 22-5. Operation List (5/17)

- 2. Number of CPU clocks (fcLK) when the code flash memory is accessed.
- **Remark** These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	1
Group				Note 1	Note 2		z	AC	CY
16-bit	MOVW	BC, !addr16	3	2	5	BC ← (addr16)			
data		BC, ES:!addr16	4	3	6	BC ← (ES, addr16)			
transfer		DE, !addr16	3	2	5	DE ← (addr16)			
		DE, ES:!addr16	4	3	6	DE ← (ES, addr16)			
		HL, !addr16	3	2	5	HL ← (addr16)			
		HL, ES:!addr16	4	3	6	HL ← (ES, addr16)			
		BC, saddrp	2	2	_	$BC \leftarrow (saddrp)$			
		DE, saddrp	2	2	-	DE ← (saddrp)			
		HL, saddrp	2	2	-	$HL \leftarrow (saddrp)$			
	XCHW	AX, rp Note 3	1	2	-	$AX \leftarrow \rightarrow rp$			
	ONEW	AX	1	2	-	AX ← 0001H			
		BC	1	2	-	BC ← 0001H			
	CLRW	AX	1	2	-	AX ← 0000H			
		BC	1	2	_	BC ← 0000H			
8-bit	ADD	A, #byte	2	1	-	A, CY \leftarrow A + byte	×	×	×
operation		saddr, #byte	3	2	_	(saddr), CY \leftarrow (saddr)+byte	×	×	×
		A, r Note 4	2	1	-	A, CY ← A + r	×	×	×
		r, A	2	1	_	r, CY ← r + A	×	×	×
		A, !addr16	3	1	4	A, CY \leftarrow A + (addr16)	×	×	×
		A, ES:laddr16	4	2	5	A, CY \leftarrow A + (ES, addr16)	×	×	×
		A, saddr	2	1	_	A, CY ← A + (saddr)	×	×	×
		A, [HL]	1	1	4	A, CY ← A+ (HL)	×	×	×
		A, ES:[HL]	2	2	5	A,CY ← A + (ES, HL)	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A + (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	A,CY ← A + ((ES, HL)+byte)	×	×	×
		A, [HL+B]	2	1	4	A, CY \leftarrow A + (HL+B)	×	×	×
		A, ES:[HL+B]	3	2	5	A,CY ← A+((ES, HL)+B)	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A + (HL+C)$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A + ((ES, HL) + C)$	×	×	×

Table 22-5. Operation List (6/17)

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

3. Except rp = AX

4. Except r = A

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	I
Group				Note 1	Note 2		Z	AC	CY
8-bit	ADDC	A, #byte	2	1	-	A, CY ← A+byte+CY	×	×	×
operation		saddr, #byte	3	2	_	(saddr), CY \leftarrow (saddr) +byte+CY	×	×	×
		A, rv Note 3	2	1	_	A, CY ← A + r + CY	×	×	×
		r, A	2	1	_	$r, CY \leftarrow r + A + CY$	×	×	×
		A, !addr16	3	1	4	A, CY \leftarrow A + (addr16)+CY	×	×	×
		A, ES:laddr16	4	2	5	A, CY \leftarrow A + (ES, addr16)+CY	×	×	×
		A, saddr	2	1	_	A, CY \leftarrow A + (saddr)+CY	×	×	×
		A, [HL]	1	1	4	A, CY \leftarrow A+ (HL) + CY	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A+ (ES, HL) + CY$	×	×	×
		A, [HL+byte]	2	1	4	A, CY \leftarrow A+ (HL+byte) + CY	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A+ ((ES, HL)+byte) + CY$	×	×	×
		A, [HL+B]	2	1	4	A, CY \leftarrow A+ (HL+B) +CY	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A+((ES, HL)+B)+CY$	×	×	×
		A, [HL+C]	2	1	4	A, CY \leftarrow A+ (HL+C)+CY	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A + ((ES,HL) \text{+}C) \text{+}CY$	×	×	×
	SUB	A, #byte	2	1	_	A, CY \leftarrow A – byte	×	×	×
		saddr, #byte	3	2	_	(saddr), CY \leftarrow (saddr) – byte	×	×	×
		A, r Note 3	2	1	-	A, CY \leftarrow A – r	×	×	×
		r, A	2	1	_	r, CY ← r – A	×	×	×
		A, !addr16	3	1	4	A, CY \leftarrow A – (addr16)	×	×	×
		A, ES:laddr16	4	2	5	A, CY \leftarrow A – (ES, addr16)	×	×	×
		A, saddr	2	1	-	A, CY \leftarrow A – (saddr)	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL)$	×	×	×
		A, ES:[HL]	2	2	5	A,CY ← A – (ES, HL)	×	×	×
		A, [HL+byte]	2	1	4	A, CY \leftarrow A – (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	A,CY ← A – ((ES, HL)+byte)	×	×	×
		A, [HL+B]	2	1	4	A, CY ← A – (HL+B)	×	×	×
		A, ES:[HL+B]	3	2	5	A,CY ← A – ((ES, HL)+B)	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL+C)$	×	×	×
		A, ES:[HL+C]	3	2	5	A,CY ← A – ((ES, HL)+C)	×	×	×

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

3. Except r = A

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit	SUBC	A, #byte	2	1	-	A, CY \leftarrow A – byte – CY	×	×	×
operation		saddr, #byte	3	2	_	(saddr), CY ← (saddr) – byte – CY	×	×	×
		A, r ^{Note 3}	2	1	_	$A,CY \leftarrow A - r - CY$	×	×	×
		r, A	2	1	_	$r, CY \leftarrow r - A - CY$	×	×	×
		A, !addr16	3	1	4	A, CY \leftarrow A – (addr16) – CY	×	×	×
		A, ES:!addr16	4	2	5	A, CY \leftarrow A – (ES, addr16) – CY	×	×	×
		A, saddr	2	1	-	A, CY \leftarrow A – (saddr) – CY	×	×	×
		A, [HL]	1	1	4	A, CY \leftarrow A – (HL) – CY	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES,HL) - CY$	×	×	×
		A, [HL+byte]	2	1	4	A, CY \leftarrow A – (HL+byte) – CY	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES,HL) \text{+} byte) - CY$	×	×	×
		A, [HL+B]	2	1	4	A, CY \leftarrow A – (HL+B) – CY	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES,HL){+}B) - CY$	×	×	×
		A, [HL+C]	2	1	4	A, CY \leftarrow A – (HL+C) – CY	×	×	×
		A, ES:[HL+C]	3	2	5	A, CY \leftarrow A – ((ES:HL)+C) – CY	×	×	×
	AND	A, #byte	2	1	_	$A \leftarrow A \land byte$	×		
		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r Note 3	2	1	_	$A \leftarrow A \wedge r$	×		
		r, A	2	1	_	$R \leftarrow r \land A$	×		
		A, !addr16	3	1	4	$A \leftarrow A \land (addr16)$	×		
		A, ES:!addr16	4	2	5	$A \leftarrow A \land (ES:addr16)$	×		
		A, saddr	2	1	_	$A \leftarrow A \land (saddr)$	×		
		A, [HL]	1	1	4	$A \leftarrow A \land (HL)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \land (ES:HL)$	×		
		A, [HL+byte]	2	1	4	A ← A ∧ (HL+byte)	×		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \land ((ES:HL)+byte)$	×		
		A, [HL+B]	2	1	4	$A \leftarrow A \land (HL+B)$	×		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \land ((ES:HL)+B)$	×		
		A, [HL+C]	2	1	4	$A \leftarrow A \land (HL+C)$	×		
		A, ES:[HL+C]	3	2	5	A ← A ∧ ((ES:HL)+C)	×		

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

3. Except r = A

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag		
Group				Note 1	Note 2		Z AC CY		
8-bit	OR	A, #byte	2	1	_	A ← A∨byte	×		
operation		saddr, #byte	3	2	_	(saddr) ← (saddr)∨byte	×		
		A, r Note 3	2	1	_	A ← A∨r	×		
		r, A	2	1	_	r ← r∨A	×		
		A, !addr16	3	1	4	A ← A∨(addr16)	×		
		A, ES:!addr16	4	2	5	$A \leftarrow A \lor (ES:addr16)$	×		
		A, saddr	2	1	_	$A \leftarrow A \lor (saddr)$	×		
		A, [HL]	1	1	4	$A \leftarrow A {\scriptstyle\lor}(H)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \lor (ES:HL)$	×		
		A, [HL+byte]	2	1	4	$A \leftarrow A \lor (HL+byte)$	×		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \lor ((ES:HL)+byte)$	×		
		A, [HL+B]	2	1	4	$A \leftarrow A \lor (HL+B)$	×		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \lor ((ES:HL) + B)$	×		
		A, [HL+C]	2	1	4	$A \leftarrow A \lor (HL + C)$	×		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \lor ((ES:HL) + C)$	×		
	XOR	A, #byte	2	1	_	A ← A × byte	×		
		saddr, #byte	3	2	_	(saddr) ← (saddr) ∨ byte	×		
		A, r Note 3	2	1	-	$A \leftarrow A \nleftrightarrow r$	×		
		r, A	2	1	_	r ← r v A	×		
		A, !addr16	3	1	4	$A \leftarrow A \not\leftarrow (addr16)$	×		
		A, ES:laddr16	4	2	5	$A \leftarrow A \leftrightarrow (ES:addr16)$	×		
		A, saddr	2	1	-	$A \leftarrow A \not\!$	×		
		A, [HL]	1	1	4	$A \leftarrow A (HL)$	×		
		A, ES:[HL]	2	2	5	A ← A ∨ (ES:HL)	×		
		A, [HL+byte]	2	1	4	A ← A ∨ (HL+byte)	×		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \leftarrow ((ES:HL) + byte)$	×		
		A, [HL+B]	2	1	4	$A \leftarrow A_{}(HL+B)$	×		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \not\leftarrow ((ES:HL) + B)$	×		
		A, [HL+C]	2	1	4	$A \leftarrow A_{\overleftarrow{v}}(HL+C)$	×		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \not\leftarrow ((ES:HL)+C)$	×		

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

3. Except r = A

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag		
Group				Note 1	Note 2		Z	AC	CY	
8-bit	CMP	A, #byte	2	1	_	A – byte	×	×	×	
operation	-	!addr16, #byte	4	1	4	(addr16) – byte	×	×	×	
		ES:!addr16, #byte	5	2	5	(ES:addr16) – byte	×	×	×	
		saddr, #byte	3	1	-	(saddr) – byte	×	×	×	
		A, r ^{Note3}	2	1	_	A – r	×	×	×	
		r, A	2	1	_	r – A	×	×	×	
		A, !addr16	3	1	4	A – (addr16)	×	×	×	
		A, ES:!addr16	4	2	5	A – (ES:addr16)	×	×	×	
		A, saddr	2	1	-	A – (saddr)	×	×	×	
		A, [HL]	1	1	4	A – (HL)	×	×	×	
		A, ES:[HL]	2	2	5	A – (ES:HL)	×	×	×	
		A, [HL+byte]	2	1	4	A – (HL+byte)	×	×	×	
		A, ES:[HL+byte]	3	2	5	A – ((ES:HL)+byte)	×	×	×	
		A, [HL+B]	2	1	4	A – (HL+B)	×	×	×	
		A, ES:[HL+B]	3	2	5	A – ((ES:HL)+B)	×	×	×	
		A, [HL+C]	2	1	4	A – (HL+C)	×	×	×	
		A, ES:[HL+C]	3	2	5	A – ((ES:HL)+C)	×	×	×	
	CMP0	А	1	1	-	A – 00H	×	0	0	
		х	1	1	-	X – 00H	×	0	0	
		В	1	1	-	B – 00H	×	0	0	
		С	1	1	-	C – 00H	×	0	0	
		!addr16	3	1	4	(addr16) – 00H	×	0	0	
		ES:!addr16	4	2	5	(ES:addr16) – 00H	×	0	0	
		saddr	2	1	-	(saddr) – 00H	×	0	0	
	CMPS	X, [HL+byte]	3	1	4	X – (HL+byte)	×	×	×	
		X, ES:[HL+byte]	4	2	5	X – ((ES:HL)+byte)	×	×	×	

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

3. Except r = A

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.



Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		z	AC	CY
16-bit	ADDW	AX, #word	3	2	-	AX, CY \leftarrow AX+word	×	×	×
operation		AX, AX	1	2	_	AX, CY \leftarrow AX+AX	×	×	×
		AX, BC	1	2	_	AX, CY ← AX+BC	×	×	×
		AX, DE	1	2	_	AX, CY ← AX+DE	×	×	×
		AX, HL	1	2	-	AX, CY \leftarrow AX+HL	×	×	×
		AX, !addr16	3	2	5	AX, CY ← AX+(addr16)	×	×	×
		AX, ES:!addr16	4	3	6	AX, CY ← AX+(ES:addr16)	×	×	×
		AX, saddrp	2	2	-	AX, CY \leftarrow AX+(saddrp)	×	×	×
		AX, [HL+byte]	3	2	5	AX, CY ← AX+(HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	3	6	AX, CY ← AX+((ES:HL)+byte)	×	×	×
	SUBW	AX, #word	3	2	-	AX, CY \leftarrow AX – word	×	×	×
		AX, BC	1	2	-	AX, CY \leftarrow AX – BC	×	×	×
		AX, DE	1	2	-	AX, CY \leftarrow AX – DE	×	×	×
		AX, HL	1	2	_	AX, CY \leftarrow AX – HL	×	×	×
		AX, !addr16	3	2	5	AX, CY \leftarrow AX – (addr16)	×	×	×
		AX, ES:!addr16	4	3	6	AX, CY \leftarrow AX – (ES:addr16)	×	×	×
		AX, saddrp	2	2	_	AX, CY \leftarrow AX – (saddrp)	×	×	×
		AX, [HL+byte]	3	2	5	AX, CY \leftarrow AX – (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	3	6	AX, CY \leftarrow AX – ((ES:HL)+byte)	×	×	×
	CMPW	AX, #word	3	2	_	AX – word	×	×	×
		AX, BC	1	2	-	AX – BC	×	×	×
		AX, DE	1	2	_	AX – DE	×	×	×
		AX, HL	1	2	_	AX – HL	×	×	×
		AX, !addr16	3	2	5	AX – (addr16)	×	×	×
		AX, ES:!addr16	4	3	6	AX – (ES:addr16)	×	×	×
		AX, saddrp	2	2	-	AX – (saddrp)	×	×	×
		AX, [HL+byte]	3	2	5	AX – (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	3	6	AX – ((ES:HL)+byte)	×	×	×
Multiply	MULU	х	1	2	_	$AX \leftarrow A{\times}X$			

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.



Instruction	Mnemonic	Operands	Bytes	Clocks		Clocks		Flag
Group				Note 1	Note 2		Z	AC CY
Increment/	INC	r	1	1	-	r ← r+1	×	×
decrement		!addr16	3	2	-	(addr16) ← (addr16)+1	×	×
		ES:!addr16	4	3	-	$(ES, addr16) \leftarrow (ES, addr16)+1$	×	×
		saddr	2	2	-	(saddr) ← (saddr)+1	×	×
		[HL+byte]	3	2	-	(HL+byte) ← (HL+byte)+1	×	×
		ES: [HL+byte]	4	3	-	$((ES:HL)+byte) \leftarrow ((ES:HL)+byte)+1$	×	×
	DEC	r	1	1	-	r ← r − 1	×	×
		!addr16	3	2	-	(addr16) ← (addr16) – 1	×	×
		ES:!addr16	4	3	-	$(ES, addr16) \leftarrow (ES, addr16) - 1$	×	×
		saddr	2	2	-	$(saddr) \leftarrow (saddr) - 1$	×	×
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte) -1	×	×
		ES: [HL+byte]	4	3	-	$((ES:HL)+byte) \leftarrow ((ES:HL)+byte) - 1$	×	×
	INCW	rp	1	2	-	rp ← rp+1		
		!addr16	3	4	-	(addr16) ← (addr16)+1		
		ES:!addr16	4	5	-	$(ES, addr16) \leftarrow (ES, addr16) + 1$		
		saddrp	2	4	-	(saddrp) ← (saddrp)+1		
		[HL+byte]	3	4	-	(HL+byte) ← (HL+byte)+1		
		ES: [HL+byte]	4	5	-	$((ES:HL)+byte) \leftarrow ((ES:HL)+byte)+1$		
	DECW	rp	1	2	-	rp ← rp − 1		
		!addr16	3	4	-	(addr16) ← (addr16) – 1		
		ES:!addr16	4	5	_	$(ES, addr16) \gets (ES, addr16) - 1$		
		saddrp	2	4	-	(saddrp) ← (saddrp) – 1		
		[HL+byte]	3	4	-	(HL+byte) ← (HL+byte) – 1		
		ES: [HL+byte]	4	5	_	$((ES:HL)+byte) \leftarrow ((ES:HL)+byte) - 1$		
Shift	SHR	A, cnt	2	1	-	$(CY \leftarrow A_0, A_{m-1} \leftarrow A_{m_1} A_7 \leftarrow 0) \times cnt$		×
	SHRW	AX, cnt	2	2	-	$(CY \leftarrow AX_0, AX_{m-1} \leftarrow AX_m, AX_{15} \leftarrow 0) \times cnt$		×
	SHL	A, cnt	2	1	-	$(CY \leftarrow A_7, A_m \leftarrow A_{m-1}, A_0 \leftarrow 0) \times cnt$		×
		B, cnt	2	1	_	$(CY \leftarrow B_7, B_m \leftarrow B_{m\text{-}1}, B_0 \leftarrow 0) \times cnt$		×
		C, cnt	2	1	_	$(CY \leftarrow C_7, C_m \leftarrow C_{m-1}, C_0 \leftarrow 0) \times cnt$		×
	SHLW	AX, cnt	2	2	_	$(CY \leftarrow AX_{15}, AX_m \leftarrow AX_{m-1}, AX_0 \leftarrow 0) \times cnt$		×
		BC, cnt	2	2	_	$(CY \leftarrow BC_{15}, BC_m \leftarrow BC_{m-1}, BC_0 \leftarrow 0) \times cnt$		×
	SAR	A, cnt	2	1	_	$(CY \leftarrow A_0, A_{m-1} \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$		×
	SARW	AX, cnt	2	2	_	$(CY \leftarrow AX_0, AX_{m-1} \leftarrow AX_m, AX_{15} \leftarrow AX_{15}) \times cnt$		×

 Table 22-5.
 Operation List (12/17)

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

- **Remarks 1.** These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.
 - 2. cnt indicates the bit shift count.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
Rotate	ROR	A, 1	2	1	-	(CY, A7 ← A₀, A _{m-1} ← A _m)×1			×
	ROL	A, 1	2	1	_	(CY, A₀ ← A7, Am+1 ← Am)×1			×
	RORC	A, 1	2	1	-	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$			×
	ROLC	A, 1	2	1	-	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$			×
	ROLWC	AX,1	2	2	_	$(CY \leftarrow AX_{15}, AX_0 \leftarrow CY, AX_{m+1} \leftarrow AX_m) \times 1$			×
		BC,1	2	2	-	$(CY \leftarrow BC_{15}, BC_0 \leftarrow CY, BC_{m+1} \leftarrow BC_m) \times 1$			×
Bit	MOV1	CY, A.bit	2	1	-	CY ← A.bit			×
manipulate		A.bit, CY	2	1	_	A.bit ← CY			
		CY, PSW.bit	3	1	_	CY ← PSW.bit			×
		PSW.bit, CY	3	4	_	PSW.bit ← CY	×	×	
		CY, saddr.bit	3	1	-	CY ← (saddr).bit			×
		saddr.bit, CY	3	2	_	(saddr).bit ← CY			
		CY, sfr.bit	3	1	_	CY ← sfr.bit			×
		sfr.bit, CY	3	2	_	sfr.bit ← CY			
		CY,[HL].bit	2	1	4	CY ← (HL).bit			×
		[HL].bit, CY	2	2	_	(HL).bit ← CY			
		CY, ES:[HL].bit	3	2	5	CY ← (ES, HL).bit			×
		ES:[HL].bit, CY	3	3	_	(ES, HL).bit ← CY			
	AND1	CY, A.bit	2	1	_	$CY \leftarrow CY \land A.bit$			×
		CY, PSW.bit	3	1	-	CY ← CY ∧ PSW.bit			×
		CY, saddr.bit	3	1	-	CY ← CY ∧ (saddr).bit			×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \land sfr.bit$			×
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \land (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \land (ES, HL).bit$			×
	OR1	CY, A.bit	2	1	_	$CY \leftarrow CY \lor A.bit$			×
		CY, PSW.bit	3	1	_	$CY \leftarrow CY \lor PSW.bit$			×
		CY, saddr.bit	3	1	-	$CY \leftarrow CY \lor (saddr).bit$			×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \lor sfr.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \lor (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \lor (ES, HL).bit$			×

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag			
				Note 1	Note 2		z	AC	CY	
Bit	XOR1	CY, A.bit	2	1	_	$CY \leftarrow CY \neq A.bit$			×	
manipulate		CY, PSW.bit	3	1	_	$CY \leftarrow CY \nleftrightarrow PSW.bit$			×	
		CY, saddr.bit	3	1	-	CY ← CY ∨ (saddr).bit			×	
		CY, sfr.bit	3	1	-	CY ← CY ∨ sfr.bit			×	
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \leftrightarrow (HL).bit$			×	
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \neq (ES, HL).bit$			×	
	SET1	A.bit	2	1	_	A.bit ← 1				
		PSW.bit	3	4	_	PSW.bit ← 1	×	×	×	
		!addr16.bit	4	2	_	(addr16).bit ← 1				
		ES:!addr16.bit	5	3	_	(ES, addr16).bit ← 1				
		saddr.bit	3	2	_	(saddr).bit ← 1				
		sfr.bit	3	2	_	sfr.bit ← 1				
		[HL].bit	2	2	_	(HL).bit ← 1				
		ES:[HL].bit	3	3	_	(ES, HL).bit ← 1				
	CLR1	A.bit	2	1	_	A.bit ← 0				
		PSW.bit	3	4	_	PSW.bit ← 0	×	×	×	
		!addr16.bit	4	2	_	(addr16).bit ← 0				
		ES:laddr16.bit	5	3	_	(ES, addr16).bit ← 0				
		saddr.bit	3	2	_	(saddr.bit) ← 0				
		sfr.bit	3	2	-	sfr.bit ← 0				
		[HL].bit	2	2	_	(HL).bit ← 0				
		ES:[HL].bit	3	3	_	(ES, HL).bit ← 0				
	SET1	CY	2	1	_	CY ← 1			1	
	CLR1	CY	2	1	_	CY ← 0			0	
	NOT1	CY	2	1	_	$CY \leftarrow \overline{CY}$			×	

Table 22-5. Operation List (14/17)

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.



Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	J
Group				Note 1	Note 2		z	AC	CY
Call/ return	CALL	rp	2	4	_	$\begin{array}{l} (SP-2) \leftarrow (PC+2)_{S}, \ (SP-3) \leftarrow (PC+2)_{H}, \\ (SP-4) \leftarrow (PC+2)_{L}, \ PC \leftarrow CS, \ rp, \end{array}$			
						$SP \leftarrow SP - 4$			
		\$!addr20	3	4	_	$\begin{array}{l} (SP-2) \leftarrow (PC+3)_{S}, \ (SP-3) \leftarrow (PC+3)_{H}, \\ (SP-4) \leftarrow (PC+3)_{L}, \ PC \leftarrow PC+3+j disp16, \end{array}$			
						$SP \leftarrow SP - 4$			
		!addr16	3	4	-	$\begin{array}{l} (SP-2) \leftarrow (PC+3)s, \ (SP-3) \leftarrow (PC+3)H, \\ (SP-4) \leftarrow (PC+3)L, \ PC \leftarrow 0000, \ addr16, \end{array}$			
						$SP \leftarrow SP - 4$			
		‼addr20	4	4	-	$(SP - 2) \leftarrow (PC+4)_{S}, (SP - 3) \leftarrow (PC+4)_{H}, (SP - 4) \leftarrow (PC+4)_{L}, PC \leftarrow addr20,$			
						$SP \leftarrow SP - 4$			
	CALLT	[addr5]	2	6	-	$(SP - 2) \leftarrow (PC+2)_S$, $(SP - 3) \leftarrow (PC+2)_H$,			
						$(SP - 4) \leftarrow (PC+2)_L$, $PCs \leftarrow 0000$,			
						PCн ← (0000, addr5+1),			
						PC∟← (0000, addr5),			
						$SP \leftarrow SP - 4$			
	BRK	-	2	7	-	$(SP - 1) \leftarrow PSW$, $(SP - 2) \leftarrow (PC+2)s$,			
						$(SP-3) \leftarrow (PC+2)_{H}, (SP-4) \leftarrow (PC+2)_{L},$			
						PCs ← 0000,			
						PC⊢← (0007FH), PC∟← (0007EH),			
						$SP \leftarrow SP - 4$, IE $\leftarrow 0$			
	RET	-	1	7	_	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1),$			
						$PC_{S} \leftarrow (SP+2), SP \leftarrow SP+4$			
	RETI	-	2	8	_	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1),$	R	R	R
						$PCs \leftarrow (SP+2), PSW \leftarrow (SP+3),$			
						$SP \leftarrow SP+4$			
	RETB	-	2	8	-	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1),$	R	R	R
						$PCs \leftarrow (SP+2), PSW \leftarrow (SP+3),$			
						$SP \leftarrow SP+4$			

Table 22-5. Operation List (15/17)

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

2. Number of CPU clocks (fcLK) when the code flash memory is accessed.

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.



Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	ļ
Group				Note 1	Note 2		Z	AC	CY
Stack manipulate	PUSH	PSW	2	2	-	$(SP - 1) \leftarrow PSW, (SP - 2) \leftarrow 00H,$ $SP \leftarrow SP-2$			
		rp	1	2	-	$(SP - 1) \leftarrow rp_H, (SP - 2) \leftarrow rp_L,$ $SP \leftarrow SP - 2$			
	POP	PSW	2	4	-	$PSW \leftarrow (SP+1), SP \leftarrow SP+2$	R	R	R
		rp	1	2	-	rp∟←(SP), rp⊣← (SP+1), SP ← SP + 2			
	MOVW	SP, #word	4	2	_	$SP \leftarrow word$			
		SP, AX	2	2	-	$SP \leftarrow AX$			
		AX, SP	2	2	_	$AX \gets SP$			
		HL, SP	3	2	-	$HL \leftarrow SP$			
		BC, SP	3	2	-	$BC \leftarrow SP$			
		DE, SP	3	2	_	$DE \leftarrow SP$			
	ADDW	SP, #byte	2	2	-	$SP \leftarrow SP + byte$			
	SUBW	SP, #byte	2	2	-	$SP \leftarrow SP - byte$			
Unconditional	BR	AX	2	3	_	$PC \leftarrow CS, AX$			
branch		\$addr20	2	3	-	PC ← PC + 2 + jdisp8			
		\$!addr20	3	3	-	PC ← PC + 3 + jdisp16			
		!addr16	3	3	-	PC ← 0000, addr16			
		‼addr20	4	3	-	PC ← addr20			
Conditional	BC	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 1$			
branch	BNC	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
	BZ	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
	BNZ	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
	вн	\$addr20	3	2/4 Note3	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z {\lor} CY) = 0$			
	BNH	\$addr20	3	2/4 Note3	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z{\lor}CY) = 1$			
	вт	saddr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if (saddr).bit = 1			
		sfr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1			
		A.bit, \$addr20	3	3/5 Note3	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1			
		PSW.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 1			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 1			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1			

Table 22-5. Operation List (16/17)

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fcLK) when the code flash memory is accessed.
- 3. This indicates the number of clocks "when condition is not met/when condition is met".

Remark These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	J
Group				Note 1	Note 2		Z	AC	CY
Conditional	BF	saddr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if (saddr).bit = 0			
branch		sfr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 0			
		A.bit, \$addr20	3	3/5 Note3	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 0			
		PSW.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if } PSW.bit = 0$			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 0			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	$PC \leftarrow PC + 4 + jdisp8 \text{ if (ES, HL).bit} = 0$			
	BTCLR	saddr.bit, \$addr20	4	3/5 Note3	-	PC ← PC + 4 + jdisp8 if (saddr).bit = 1			
						then reset (saddr).bit			
		sfr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1			
						then reset sfr.bit			
		A.bit, \$addr20	3	3/5 Note3	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1			
						then reset A.bit			
		PSW.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 1	×	×	×
						then reset PSW.bit			
		[HL].bit, \$addr20	3	3/5 Note3	-	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 1			
						then reset (HL).bit			
		ES:[HL].bit,	4	4/6 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if (ES, HL).bit = 1			
		\$addr20				then reset (ES, HL).bit			
Conditional	SKC	-	2	1	-	Next instruction skip if CY = 1			
skip	SKNC	_	2	1	-	Next instruction skip if CY = 0			
	SKZ	-	2	1	-	Next instruction skip if Z = 1			
	SKNZ	-	2	1	-	Next instruction skip if Z = 0			
	SKH	_	2	1	-	Next instruction skip if $(Z \lor CY) = 0$			
	SKNH	_	2	1	-	Next instruction skip if $(Z \lor CY) = 1$			
CPU	NOP	_	1	1	-	No Operation			
control	EI	_	3	4	-	IE ← 1 (Enable Interrupt)			
	DI	_	3	4	-	$IE \leftarrow 0$ (Disable Interrupt)			
	HALT	-	2	3	-	Set HALT Mode			
	STOP	-	2	3	_	Set STOP Mode			

Table 22-5.	Operation List (17/17)	
-------------	------------------------	--

Notes 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fcLK) when the code flash memory is accessed.
- 3. This indicates the number of clocks "when condition is not met/when condition is met".
- **Remark** These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number given here plus 6 further clock cycles.

CHAPTER 23 ELECTRICAL SPECIFICATIONS

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. See 2.1 Port Functions and 2.2.1 Functions for each product.
 - 3. Use this product within the voltage range from 2.57 to 5.5 V because the detection voltage (VSPOR) of the selectable power-on-reset (SPOR) circuit should also be considered.



23.1 Absolute Maximum Ratings

(T_A = 25°C)

Parameter	Symbols	Co	nditions	Ratings	Unit
Supply Voltage	VDD			–0.5 to +6.5	V
Input Voltage	VI1			-0.3 to V _{DD} + 0.3^{Note}	V
Output Voltage	V ₀₁			-0.3 to V _{DD} + 0.3	V
Output current, high	Іон1	Per pin		-40	mA
		Total of all pins	P40, P41	-70	mA
			P00 to P07	-100	mA
Output current, low	IOL1	Per pin		40	mA
		Total of all pins	P40, P41	70	mA
			P00 to P07	100	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			–65 to +150	°C

Note Must be 6.5 V or lower.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - 2. The reference voltage is Vss.



23.2 Oscillator Characteristics

23.2.1 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator oscillation frequency ^{Notes 1, 2}	fін		1.25		20	MHz
High-speed on-chip oscillator		T _A = -40 to +85°C	-3		+3	%
oscillation frequency accuracy		$T_A = 0 \text{ to } +40^{\circ}\text{C}$	-2		+2	%
Low-speed on-chip oscillator oscillation frequency ^{Note 3}	fı∟			15		kHz

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 2 of option byte (000C2H).

2. This only indicates the oscillator characteristics. See AC Characteristics for instruction execution time.

3. This only indicates the oscillator characteristics.



(1/2)

23.3 DC Characteristics

23.3.1 Pin characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for 10-pin products: P00 to P04, P40 16-pin products: P00 to P07, P40, P41				-10.0 Note 2	mA
		Total of	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			-20.0	mA
		10-pin products: P40	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$			-4.0	mA
		16-pin products: P40, P41 (When duty ≤ 70% ^{Note 3})	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.7 \text{ V}$			-3.0	mA
		Total of	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			-60.0	mA
		10-pin products: P00 to P04 16-pin products: P00 to P07	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$			-12.0	mA
		(When duty $\leq 70\%^{\text{Note 3}}$)	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.7 \text{ V}$			-9.0	mA
		Total of all pins (When duty ≤ 70% ^{Note 3}))			-80.0	mA
Output current, Iow ^{Note 4}	IOL1	Per pin for 10-pin products: P00 to P04, P40 16-pin products: P00 to P07, P40, P41				20.0 ^{Note 2}	mA
		Total of	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			40.0	mA
		10-pin products: P40	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 4.0 \text{ V}$			6.0	mA
		16-pin products: P40, P41 (When duty ≤ 70% ^{Note 4})	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.7 \text{ V}$			1.2	mA
		Total of	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			80.0	mA
		10-pin products: P00 to P04	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 4.0 \text{ V}$			12.0	mA
		16-pin products: P00 to P07 (When duty ≤ 70% ^{Note 4})	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$			2.4	mA
		Total of all pins (When duty $\leq 70\%^{\text{Note 4}}$)				120.0	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin.

2. Do not exceed the total current value.

3. This is the output current value under conditions where the duty factor \leq 70%.

The output current value when the duty factor > 70% can be calculated with the following expression (when changing the duty factor to n%).

• Total output current of pins = (IoH × 0.7)/(n × 0.01) <Example> Where n = 80% and IoH = - 10.0 mA

Total output current of pins = (- 10.0 × 0.7)/(80 × 0.01) \cong - 8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. This is the output current value under conditions where the duty factor \leq 70%.

The output current value when the duty factor > 70% can be calculated with the following expression (when changing the duty factor to n%).

- Total output current of pins = (IoL × 0.7)/(n × 0.01)
 <Example> Where n = 80% and IoL = 10.0 mA
 - Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

(Caution and Remark are listed on the next page.)

RENESAS

Caution P00 does not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port.



(T _A = -40 to +85°C	, 2.4 V ≤ V	$V_{DD} \leq 5.5 \text{ V}, \text{ Vss} = 0 \text{ V}$					(2/2)
Parameter	Symbol	Condi	tions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1			0.8 Vdd		Vdd	V
Input voltage, low	VIL1			0		0.2 VDD	V
Output voltage,	Voh1	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	Іон = –10 mA	Vdd - 1.5			V
high ^{Note 1}			Iон = -3.0 mA	Vdd - 0.7			V
		2.7 V ≤ V _{DD} ≤ 5.5 V	Iон = -2.0 mA	Vdd - 0.6			V
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	Іон = –1.5 mA	Vdd - 0.5			V
Output voltage,	Vol1	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	IoL = 20 mA			1.3	V
IOW ^{Note 2}			lo∟= 8.5 mA			0.7	V
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	lo∟= 3.0 mA			0.6	V
			lo∟= 1.5 mA			0.4	V
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	IoL = 0.6 mA			0.4	V
Input leakage	Ілн1	P00 to P07, P40, P41, P125, P ²	137 VI = VDD			1	μA
current, high	ILIH2	P121, P122 VI = VDD				1	μA
Input leakage		P00 to P07, P40, P41, P125, P ²	137 VI = Vss			-1	μA
current, low	ILIL2	P121, P122 VI = VDD				-1	μA
On-chip pull-up resistance	Ru	Vi = Vss		10	20	100	kΩ

- Notes 1. The value under the condition which satisfies the high-level output current (IOH1).
 - 2. The value under the condition which satisfies the low-level output current (IoL1).

Caution The maximum value of VIH of P00 is VDD even in N-ch open-drain mode. P00 does not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port.



23.3.2 Supply current characteristics

(1) Flash ROM: 1 and 2 KB of 10-pin products

Parameter	Symbol		Co	onditions		MIN.	TYP.	MAX.	Unit
Supply currentNote 1	IDD1	Operating	berating Basic operation f⊮		V _{DD} = 3.0 V, 5.0 V		0.91		mA
		mode	Normal	fн = 20 MHz	V _{DD} = 3.0 V, 5.0 V		1.57	2.04	
			operation	fн = 5 MHz	V _{DD} = 3.0 V, 5.0 V		0.85	1.15	
	DD2 ^{Note 2}	HALT mode)	fін = 20 MHz	V _{DD} = 3.0 V, 5.0 V		350	820	μA
				fін = 5 MHz	V _{DD} = 3.0 V, 5.0 V		290	600	
	IDD3 ^{Note 3}	STOP mode	e	V _{DD} = 3.0 V	•		0.56	2.00	μA

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = 0 \text{ V})$

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, I/O port, and on-chip pull-up/pull-down resistors.

- 2. During HALT instruction execution by flash memory.
- **3.** When watchdog timer and A/D converter are stopped. The values below the MAX. column include the leakage current.
- Remarks 1. fin: High-speed on-chip oscillator clock frequency
 - **2.** Temperature condition of the typical value is $T_A = 25^{\circ}C$

(2) Flash ROM: 4 KB of 10-pin products, and 16-pin products

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol		Co	nditions		MIN.	TYP.	MAX.	Unit
Supply current ^{Note 1}	IDD1	Operating	Basic operation	fін = 20 MHz	V _{DD} = 3.0 V, 5.0 V		0.92		mA
		mode	e Normal f⊩		V _{DD} = 3.0 V, 5.0 V		1.59	2.14	
			operation	fін = 5 MHz	V _{DD} = 3.0 V, 5.0 V		0.87	1.20	
	DD2 ^{Note 2}	HALT mode		f⊪ = 20 MHz	V _{DD} = 3.0 V, 5.0 V		360	900	μA
				f⊪ = 5 MHz	V _{DD} = 3.0 V, 5.0 V		310	660	
	IDD3 ^{Note 3}	STOP mode		V _{DD} = 3.0 V	•		0.61	2.25	μA

- Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, comparator (16-pin products only), I/O port, and on-chip pull-up/pull-down resistors.
 - 2. During HALT instruction execution by flash memory.
 - 3. Not including the current flowing into the 12-bit interval timer and watchdog timer.

Remarks 1. fin: High-speed on-chip oscillator clock frequency

2. Temperature condition of the typical value is $T_A = 25^{\circ}C$

(3) Peripheral Functions (Common to all products)

Parameter	Symbol	Conditions	3	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	_{FIL} Note 1				0.30		μA
12-bit interval timer operating current	ITMKA ^{Notes 1, 2, 3}				0.01		μΑ
Watchdog timer operating current	WDT ^{Notes 1, 4}				0.01		μA
A/D converter operating current	ADC ^{Notes 1, 5}	When conversion at	V _{DD} = 5.0 V		1.30	1.90	mA
		maximum speed	V _{DD} = 3.0 V		0.50		mA
Comparator operating current	ICMP ^{Notes 1, 6}	In high-speed mode	V _{DD} = 5.0 V		6.50		μA
		In low-speed mode	V _{DD} = 5.0 V		1.70		μA
Internal reference voltage operating current	VREG ^{Note 1}				10		μA

(TA = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Notes 1. Current flowing to V_{DD} .

- 2. When high speed on-chip oscillator is stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1, IDD2 or IDD3 and IFIL and ITMKA, when the 12-bit interval timer is in operation.
- 4. Current flowing only to the watchdog timer (excluding the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IFIL and IWDT when the watchdog timer is in operation.
- **5.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 6. Current flowing only to the comparator. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator is in operation.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

2. Temperature condition of the typical value is $T_A = 25^{\circ}C$



23.4 AC Characteristics


Items	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main system clock (fmain)	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	0.05		0.8	μs
instruction execution time)			$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0.2		0.8	μs
TI00 to TI03 input high-level width, low-level width	tт⊪, tт⊾	Noise filter is not used		1/fмск+10			ns
TO00 to TO03 output frequency	fто	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$				10	MHz
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$				5	MHz
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$				2.5	MHz
PCLBUZ0 output frequency	f PCL	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$				10	MHz
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$				5	MHz
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$				2.5	MHz
RESET low-level width	trsl			10			μs

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = 0 \text{ V})$

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n1 bit of timer mode register 0nH (TMR0nH). n: Channel number (n = 0 to 3))

Minimum Instruction Execution Time during Main System Clock Operation





AC Timing Test Points




RESET



23.5 Serial Interface Characteristics

AC Timing Test Points




23.5.1 Serial array unit

(1) UART mode (dedicated baud rate generator output)


$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					fмск/6	bps
		Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK} = 20 \text{ MHz}$			3.3	Mbps

UART mode connection diagram



UART mode bit width (reference)



Remark fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS0n bit of the serial mode register 0nH (SMR0nH). n: Channel number (n = 0, 1))



(2) CSI mode (master mode, SCKp...internal clock output)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	tксү1 ≥ 4/fclк	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	200			ns
			$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
SCKp high-/low-level width	tĸн1, tĸ∟1	$2.7 V \leq V_{DD} \leq 3$	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$				ns
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		tkcy1/2 - 50			ns
SIp setup time (to SCKp↑) ^{Note 1}	tsıĸ1	$2.7 V \leq V_{DD} \leq 3$	5.5 V	47			ns
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		110			ns
SIp hold time (from SCKp↑) ^{Note 1}	tksi1			19			ns
Delay time from SCKp↓ to SOp output ^{Note 2}	tkso1	C = 30 pF ^{Note 3}				25	ns

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Notes 1. When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp setup time becomes "to SCKp↓" and SIp hold time becomes "from SCKp↓" when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.

2. When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The delay time to SOp output becomes "from SCKp↑" when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.

3. C is the load capacitance of the SCKp and SOp output lines.

Remark p: CSI number (p = 00), n: Channel number (n = 0)



(3) CSI mode (slave mode, SCKp...external clock input)

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t ксү2	$2.7~V \leq V_{DD} \leq 5.5~V$	fмск > 16 MHz	8/fмск			ns
			fмск ≤ 16 MHz	6/fмск			ns
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 5.5 \text{ V}$	$2.4 \text{ V} \le \text{V}_{\text{DD}} < 5.5 \text{ V}$				ns
SCKp high-/low-level width	tкн2, tкL2	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		tксү/2–18			ns
SIp setup time	tsik2	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1/fмск+20			ns	
(to SCKp↑) ^{Note 1}		$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 5.5 \text{ V}$		1/fмск+30			ns
SIp hold time (from SCKp↑) ^{Note 1}	tksi2	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		1/fмск+31			ns
Delay time from SCKp↓ to	tĸso2	C = 30 pF ^{Note 3}	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			2/fмск+50	ns
SOp output ^{Note 2}			$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			2/fмск+110	ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = 0 \text{ V})$


- Notes 1. When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp setup time becomes "to SCKp↓" and the SIp hold time becomes "from SCKp↓" when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
 - 2. When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The delay time to SOp output becomes "from SCKp↑" when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
 - **3.** C is the load capacitance of the SOp output lines.


Remarks 1. p: CSI number (p = 00), n: Channel number (n = 0)


 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS0n bit of the serial mode register 0nH (SMR0nH). n: Channel number (n = 0))



CSI mode connection diagram









23.6 Analog Characteristics

23.6.1 A/D converter characteristics

(Target ANI pin: ANI0 to ANI6)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Notes 1, 2, 3}	AINL	10-bit resolution	V _{DD} = 5 V		±1.7	±3.1	LSB
			V _{DD} = 3 V		±2.3	±4.5	LSB
Conversion time	t CONV	10-bit resolution Target pin: ANI0 to ANI6	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.4		18.4	μs
Zana asala anna Notes 1 2 3 4			$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}^{\text{Note 5}}$	4.6		18.4	
Zero-scale error ^{Notes 1, 2, 3, 4}	Ezs	10-bit resolution	V _{DD} = 5 V			±0.19	%FSR
			V _{DD} = 3 V			±0.39	%FSR
Full-scale error ^{Notes 1, 2, 3, 4}	Efs	10-bit resolution	V _{DD} = 5 V			±0.29	%FSR
			V _{DD} = 3 V			±0.42	%FSR
Integral linearity error ^{Notes 1, 2, 3}	ILE	10-bit resolution	$V_{DD} = 5 V$			±1.8	LSB
			V _{DD} = 3 V			±1.7	LSB
Differential linearity error	DLE	10-bit resolution	V _{DD} = 5 V			±1.4	LSB
Notes 1, 2, 3	V _{DD} = 3 V				±1.5	LSB	
Analog input voltage	VAIN	Target pin: ANI0 to	ANI6	0		Vdd	V

Notes 1. TYP. Value is the average value at $T_A = 25^{\circ}$ C. MAX. value is the average value $\pm 3\sigma$ at normal distribution.

- 2. These values are the results of characteristic evaluation and are not checked for shipment.
- **3.** Excludes quantization error (±1/2 LSB).
- 4. This value is indicated as a ratio (%FSR) to the full-scale value.
- Set the LV0 bit in the A/D converter mode register 0 (ADM0) to 0 when conversion is done in the operating voltage range of 2.4 V ≤ V_{DD} < 2.7 V.

Cautions 1. Arrange wiring and insert the capacitor so that no noise appears on the power supply/ground line.

2. Do not allow any pulses that rapidly change such as digital signals to be input/output to/from the pins adjacent to the conversion pin during A/D conversion.



23.6.2 Comparator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditior	IS	MIN.	TYP.	MAX.Note 2	Unit
Input voltage range	IVREF	IVREF0 pin input (when C0\	/FR bit = 0)	0		Vdd - 1.4	V
		Internal reference voltage (w	/hen C0VRF bit = 1)		V _{REG} ^{Note 1}		V
	IVCMP	IVCMP0 pin input	-0.3		V _{DD} + 0.3	V	
Output delay	td	V _{DD} = 3.0 V,	High-speed mode			0.5	μs
		input slew rate > 50 mV/µs	Low-speed mode		2.0		μs
Operation stabilization wait time	t CMP		100				

Notes 1. See 23.6.3 Internal reference voltage characteristics.

2. MAX. value is the average value $\pm 3\sigma$ at normalized distribution. Not tested in production.

23.6.3 Internal reference voltage characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal reference voltage	Vreg		0.74	0.815	0.89	V
Operation stabilization wait time	tamp		5			μs



23.6.4 SPOR circuit characteristics

(T_A = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	VSPOR0	Power supply rise time		4.28		V
		Power supply fall time	4.00			V
	VSPOR1	Power supply rise time		2.90		V
		Power supply fall time	2.70			V
	VSPOR2	Power supply rise time		2.57		V
		Power supply fall time	2.40			V
Minimum pulse width ^{Note}	Tspw		300			μs

Note Time required for the reset operation by the SPOR when VDD becomes under VSPOR.

Caution Set the detection voltage (VSPOR) in the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H). The operating voltage range is as follows: When the CPU operating frequency is from 1.25 MHz to 20 MHz: V_{DD} = 2.7 to 5.5 V When the CPU operating frequency is from 1.25 MHz to 5 MHz: V_{DD} = 2.4 to 5.5 V

23.6.5 Power supply voltage rising slope characteristics

(T_A = -40 to +85°C, Vss = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

23.6.6 Data retention power supply voltage characteristics

(T_A = -40 to +85°C, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	VDDDR		1.9		5.5	V

Caution Data in the RESF register is retained until the power supply voltage becomes under the minimum value of the data retention power supply voltage (VDDDR). Note that data in the RESF register might not be cleared even if the power supply voltage becomes under the minimum value of the data retention power supply voltage (VDDDR).





23.7 Flash Memory Programming Characteristics

 $(T_A = 0 \text{ to } + 40^{\circ}C, 4.5 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk			20 ^{Note 4}		MHz
Code flash memory rewritable times ^{Notes 1, 2, 3}	Cerwr	Retained for 20 years (T _A = 85°C)	100			Times

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
 - 2. When using flash memory programmer.
 - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
 - 4. The system clock frequency during flash memory programming is fixed.

23.8 Dedicated Flash Memory Programmer Communication (UART)

$(T_A = -40 \text{ to } + 85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate				115,200		bps


Remark The transfer rate during flash memory programming is fixed to 115,200 bps.



23.9 Timing of Entry to Flash Memory Programming Modes

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting	tsuinit	SPOR reset must be released before the	T _A = 0 to 40°C			100	ms
after the external reset is released		external reset is T released.	T _A = -40 to +85°C			68	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	SPOR reset must be released before the external reset is released.		10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released	tнD	SPOR reset must be released before the external reset is released.		1			ms

Note The condition is $T_A = 0$ to 40° C when performing flash memory programing.



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (SPOR reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of entry to the flash memory programming mode by UART reception.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms (68 ms at T_A = -40 to + 85°C) after the external reset is released during this period.
 - tsu: Time to release the external reset after the TOOL0 pin is set to the low level
 - $\ensuremath{\mathsf{tHD:}}$ Time to hold the TOOL0 pin at the low level after the external reset is released





CHAPTER 24 PACKAGE DRAWINGS


24.1 10-pin Products

R7F0C80112ESP, R7F0C80212ESP, R7F0C80512ESP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP10-4.4x3.6-0.65	PLSP0010JA-A	P10MA-65-CAC-2	0.05







(UNIT:mm)

DIMENSIONS
3.60±0.10
0.50
0.65 (T.P.)
0.24±0.08
0.10±0.05
1.45 MAX.
1.20±0.10
6.40±0.20
4.40±0.10
1.00±0.20
$0.17^{+0.08}_{-0.07}$
0.50
0.13
0.10
$3^{\circ} {+5^{\circ}}_{-3^{\circ}}$
0.25 (T.P.)
0.60 ± 0.15
0.25 MAX.
0.15 MAX.

©2012 Renesas Electronics Corporation. All rights reserved.

NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.


<R>





24.2 16-pin Products

R7F0C80342ESP, R7F0C80442ESP, R7F0C80542ESP


JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-SSOP16-4.4x5-0.65	PRSP0016JC-B	P16MA-65-FAB	0.08







Terminal cross section



Referance	Dimens	Dimension in Millimeters		
Symbol	Min	Nom	Max	
D	4.85	5.00	5.15	
D ₁	5.05	5.20	5.35	
E	4.20	4.40	4.60	
A ₂		1.50		
A ₁	0.075	0.125	0.175	
А			1.725	
bp	0.17	0.24	0.32	
b1		0.22		
С	0.14	0.17	0.20	
C ₁		0.15		
θ	0°		8°	
Η _E	6.20	6.40	6.60	
е		0.65		
х			0.13	
у			0.10	
ZD		0.225		
L	0.35	0.50	0.65	
L1		1.00		

<R>



APPENDIX A REVISION HISTORY

A.1 Major Revisions in This Edition

		(1/1)
Page	Description	Classification
Throughout		
_	Deletion of product specifications of R7F0C80512ESN, R7F0C80512DSN, R7F0C80412ESN, R7F0C80412DSN, R7F0C80312ESN, R7F0C80312DSN, R7F0C80542ESM, R7F0C80442ESM, and R7F0C80342ESM	(b)

Remark "Classification" in the above table classifies revisions as follows.

(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,

(d): Addition/change of package, part number, or management division, (e): Addition/change of related documents



A.2 Revision History of Preceding Editions

Here is the revision history of the preceding editions. Chapter indicates the chapter of each edition.

Edition	Description	Chapter	
Rev.2.10	Change of "ROM, RAM capacities" in 1.1 Features	CHAPTER 1 OUTLINE	
	Change of Figure 1-1 Part Number, Memory Size, and Package of R7F0C801-805		
	Change of Table 1-1 List of Ordering Part Numbers		
	Addition of product name in 1.3.1 10-pin products		
	Addition of product name in 1.3.2 16-pin products		
	Addition of product name in 1.6 Outline of Functions		
	Change of the header of the table in 2.1.1 10-pin products	CHAPTER 2 PIN	
	Change of the header of the table in 2.1.2 16-pin products	FUNCTIONS	
	Addition of caution in Figure 2-4 Pin Block Diagram for Pin Type 7-1-2		
	Change of description in 3.1 Memory Space	CHAPTER 3 CPU	
	Change of the title in Figure 3-1 Memory Map for the R7F0C80112, R7F0C80312, and R7F0C80342	ARCHITECTURE	
	Change of the title in Figure 3-2 Memory Map for the R7F0C80212, R7F0C80412, and R7F0C80442	1	
	Change of the title in Figure 3-3 Memory Map for the R7F0C80512 and R7F0C80542]	
	Addition of product name in Table 3-1 Internal ROM Capacity		
	Addition of product name in Table 3-3 Internal RAM Capacity		
	Change of description in 5.4.2 Low-speed on-chip oscillator	CHAPTER 5 CLOCK GENERATOR	
	Change of description in Figure 6-8 Format of Timer Mode Register 0n (TMR0n) (1/3)	CHAPTER 6 TIMER	
	Change of description in 6.4.2 Basic rules of 8-bit timer operation function (only channels 1 and 3)	ARRAY UNIT	
	Change of note in Figure 6-77 Example of Set Contents of Registers for PWM Output Function (Slave Channel) (1/2)		
	Addition of description (1) in Figure 12-1 Block Diagram of Serial Array Unit 0	CHAPTER 12 SERIAL	
	Change of remark 1 in 12.6.3 Calculating baud rate	ARRAY UNIT	
	Addition of description to caution 2 in Figure 13-2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L)	CHAPTER 13 INTERRUPT FUNCTIONS	
	Change of Figure 19-4 Communication with External Device	CHAPTER 19 FLASH	
	Change of description in 19.3.1 P40/TOOL0 pin	MEMORY	
	Addition of remark 1 in 19.3.1 P40/TOOL0 pin		
	Change of conditions in 23.3.1 Pin characteristics	CHAPTER 23	
	Addition of note 4 in 23.3.1 Pin characteristics	ELECTRICAL SPECIFICATIONS	
	Addition of package drawing in 24.1 10-pin Products	CHAPTER 24 PACKAG	
	Addition of package drawing in 24.2 16-pin Products	DRAWINGS	



Edition	Description	Chapter
Rev.2.00	Modification of description in 1.1 Features	CHAPTER 1 OUTLINE
	Modification of description in 1.2 List of Part Numbers	
	Addition of 1.3.2 16-pin products	
	Addition of 1.5.2 16-pin products	
	Modification of description in 1.6 Outline of Functions.	-
	Modification of description in 2.1.1 10-pin products	CHAPTER 2 PIN FUNCTIONS
	Modification of description in 2.1.2 16-pin products	
	Addition of 2.2.1 Functions for each product	
	Modification of description in 2.2.2 Description of functions	
	Modification of description in 2.3 Connection of Unused Pins	
	Addition of 2.4 Block Diagrams of Pins	
	Modification of description in Figure 3-1 Memory Map for the R7F0C80112ESP and R7F0C80342ESP to Figure 3-3 Memory Map for the R7F0C80512ESP and R7F0C80542ESP	CHAPTER 3 CPU ARCHITECTURE
	Modification of description in 3.1.1 Internal program memory space	
	Modification of description in Table 3-2 Vector Table	
	Modification of description in 3.1.2 Mirror area	
	Modification of description in Table 3-3 Internal RAM Capacity	
	Addition of Caution to 3.1.3 Internal data memory space	
	Modification of description in Figure 3-4 Correspondence Between Data Memory and Addressing	
	Modification of description in (3) Stack pointer (SP) and addition of Catuion 2	
	Modification of description in Table 3-4 SFR List	
	Modification of Note in Table 3-4 SFR List	
	Modification of description in Table 3-5 Extended SFR (2nd SFR) List	
	Modification of description in Table 4-1 Port Configuration	CHAPTER 4 PORT
	Modification of description in 4.2.1 Port 0 to 4.2.4 Port 13	FUNCTIONS
	Modification of Caution in 4.3 Registers Controlling Port Function	
	Addition of Table 4-3 Pm, PMn, PUy, POM0, PMC0 Registers and the Bits (16-pin Products)	
	Modification of description in 4.3.1 Port mode registers 0, 4 (PM0, PM4)	
	Modification of description in 4.3.2 Port registers 0, 4, 12, 13 (P0, P4, P12, P13)	-
	Modification of description in 4.3.3 Pull-up resistor option registers 0, 4, 12 (PU0, PU4, PU12)	
	Modification of description in 4.3.4 Port output mode register 0 (POM0)	
	Modification of description in 4.3.5 Port mode control register 0 (PMC0)	
	Modification of description in 4.3.6 Peripheral I/O redirection register (PIOR)	
	Modification of description in Table 4-5 Examples of Register And Output Latch Settings With Pin Functions	
	Modification of description in 4.6.2 Notes on specifying the pin settings	



Edition	Description	Chapter
Rev.2.00	Modification of Figure 5-1 Block Diagram of Clock Generator	CHAPTER 5 CLOCK
	Modification of description in 5.3.1 Peripheral enable register 0 (PER0)	GENERATOR
	Addition of 5.3.2 Operation speed mode control register (OSMC)	
	Modification of description in 5.4.2 Low-speed on-chip oscillator	
	Addition of descrition	CHAPTER 6 TIMER
	Addition of description to (2) Two-channel input with one-shot pulse output function (16- pin products only)	ARRAY UNIT
	Modification of description in Figure 6-1 Entire Configuration of Timer Array Unit	-
	Block diagram of (b) Channels 1 and 3 was divided into (b) Channel 1 and (c) Channel 3 in Figure 6-2 Internal Block Diagram of Channel of Timer Array Unit	
	Modification of Caution 2 in Figure 6-6 Format of Peripheral Enable Register 0 (PER0)	
	Modification of description and addition of Caution in Figure 6-8 Format of Timer Mode Register 0n (TMR0n) (2/3)	
	Modification of description in 6.3.5 Timer channel enable status register 0 (TE0, TEH0 (8- bit mode))	
	Modification of description in 6.3.8 Timer output enable register 0 (TOE0)	
	Modification of description and Remark in 6.3.11 Timer output mode register 0 (TOM0)	
	Modification of description and addition of Caution in 6.3.12 Noise filter enable register 1 (NFEN1)	
	Addition of description to 6.3.13 Input switch control register (ISC)	
	Modification of description in 6.3.14 Registers controlling port functions of pins to be used for timer I/O	
	Modification of description in 6.4.2 Basic rules of 8-bit timer operation function (only channels 1 and 3)	
	Modification of descripotion in 6.6.1 TO0n pin output circuit configuration	
	Addition of description to 6.7 Timer Input (TI0n) Control	
	Modification of description in 6.8.1 Operation as interval timer/square wave output	
	Modification of description in Figure 6-43 Procedure for Operating Interval Timer/Outputting Square Wave	
	Modification of description in 6.8.2 Operation as external event counter	
	Modification of description in Figure 6-47 Procedure for Operating External Event Counter	
	Modification of description in Figure 6-51 Procedure for Operating Frequency Divider	
	Modification of description in 6.8.4 Operation as input pulse interval measurement	
	Modification of description in Figure 6-55 Procedure for Measuring Input Pulse Interval	
	Modification of description in Figure 6-59 Procedure for Measuring Input Signal High-/Low-Level Width	
	Addition of Caution to 6.8.6 Operation as delay counter	
	Modification of description in Figure 6-63 Procedure for Operating Delay Counter	
	Addition of Caution to 6.9.1 Operation as one-shot pulse output	
	Modification of description in Figure 6-68 Procedure for Outputting One-Shot Pulse	
	Addition of description in 6.9.2 Two-channel input with one-shot pulse output function	
	Modification of description in Figure 6-78 Procedure for Using PWM Output Function	
	Modification of description in 6.9.4 Operation as multiple PWM output function	
	Modification of description in Figure 6-83 Procedure for Using Multiple PWM Output Function (Output Two Types of PWMs)	



Edition	Description	Chapter	
Rev.2.00	Addition of CHAPTER 7 12-BIT INTERVAL TIMER	CHAPTER 7 12-BIT INTERVAL TIMER	
	Addition of 16-pin products to Figure 8-1 Block Diagram of Clock Output/Buzzer Output Controller	CHAPTER 8 CLOCK OUTPUT/BUZZER	
	Modification of description in 8.3.2 Registers controlling port functions of clock output/buzzer output pin	OUTPUT CONTROLLE	
	Modification of description in Figure 9-1 Block Diagram of Watchdog Timer	CHAPTER 9	
	9.4.2 Setting overflow time of watchdog timer was modified to 9.4.2 Setting time of watchdog timer	WATCHDOG TIMER	
	Addition of description and Note	CHAPTER 10 A/D CONVERTER	
	Modification of description in Figure 10-1 Block Diagram of A/D Converter		
	Addition of description to (1) ANI0 to ANI6 pins		
	Modification of description in Table 10-2 10-bit Resolution A/D Conversion Time Selection		
	Modification of description in Table 10-3 8-bit Resolution A/D Conversion Time Selection		
	Modification of description in Figure 10-5 A/D Converter Sampling and A/D Conversion Timing		
	Modification of Caution in Figure 10-7 Format of A/D Conversion Result Higher-Order Bit Storage Register (ADCRH)		
	Modification of description in 10.3.6 Analog input channel specification register (ADS)		
	Addition of 10.3.7 A/D test register (ADTES)		
	Addition of description in 10.3.8 Registers controlling port function of analog input pins		
	Modification of description in Figure 10-11 Conversion Operation of A/D Converter		
	Modification of description in Figure 10-14 Setting Up A/D Conversion of Voltages on ANI0 to ANI6		
	Addition of CHAPTER 11 COMPARATOR	CHAPTER 11 COMPARATOR	
	Modification of Figure 12-1 Block Diagram of Serial Array Unit 0	CHAPTER 12 SERIAL	
	Modification of description in (2) Serial data register 0nL (SDR0nL)	ARRAY UNIT	
	Modification of description in 12.3.3 Serial mode register 0n (SMR0nH, SMR0nL)		
	Modification of description in 12.3.4 Serial communication operation setting register 0n (SCR0nH, SCR0nL)		
	Modification of description in 12.3.5 Serial data register 0n (SDR0nH, SDR0nL)		
	Modification of Caution in Figure 12-8 Format of Serial Flag Clear Trigger Register 0n (SIR0n)		
	Addition of Figure 12-17 Examples of Reverse Transmit Data		
	Modification of description in 12.3.16 Input switch control register (ISC)		
	Modification of description in 12.3.17 Registers controlling port functions of serial input/output pins		
	Modification of Cautions 1 and 2 in Figure 12-20 Peripheral Enable Register 0 (PER0) Setting When Stopping Operation by Units		
	Modification of descriptioin in 12.5 Operation of 3-Wire Serial I/O (CSI00, CSI01) Communication		
	Modification of Notes 1 to 3 in 12.5.4 Slave transmission		
	Modification of Note in Table 12-3 Selection of Operation Clock For UART	1	



(5/8)

Edition	Description	(5/ Chapter
Rev.2.00	Addition of Table 13-2 Interrupt Source List (16-pin products)	CHAPTER 13
	Addition of Table 13-4 Flags Corresponding to Interrupt Request Sources (16-pin products)	INTERRUPT FUNCTIONS
	Addition of Figure 13-3 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L) (16- pin product)	
	Addition of Figure 13-5 Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L) (16-pin product)	
	Addition of description to 13.3.3 Priority specification flag registers (PR00L, PR00H, PR10L, PR10H, PR01L, PR11L)	
	Addition of Figure 13-7 Format of Priority Specification Flag Registers (PR00L, PR00H, PR10L, PR10L, PR10L, PR11L) (16-pin product)	
	Addition of Remarks 1 and 2 to Figure 13-8 Format of External Interrupt Rising Edge Enable Register 0 (EGP0) and External Interrupt Falling Edge Enable Register 0 (EGN0)	
	Modification of description in 14.3.4 Registers controlling port functions of key interrupt input pins	CHAPTER 14 KEY
	Modification of Caution in (1) HALT mode	CHAPTER 15
	Modification of Table 15-1 Operating Statuses in HALT Mode	STANDBY FUNCTION
	Modification of Caution in (2) STOP mode	-
	Modification of Table 15-2 Operating Statuses in STOP Mode	
	Modification of Figure 17-2 Timing of Internal Reset Signal Generation	CHAPTER 17 SELECTABLE POWER ON-RESET CIRCUIT
	Addition of Caution to 18.1 Functions of Option Bytes	CHAPTER 18 OPTION
	Modification of description in Figure 18-1 Format of User Option Byte (000C0H)	ВУТЕ
	Modification of description in Figure 18-2 Format of User Option Byte (000C1H)	
	Modification of description in Figure 18-3 Format of User Option Byte (000C2H)	
	Modification of description in Table 19-1 Wiring Between R7F0C801-805 and Dedicated Flash Memory Programmer	CHAPTER 19 FLASH
	Addition of R5F10Y17 to Table 19-6 Processing Time of Each Command When Using PG- FP5 (Reference Values)	
	Modification of Note 1 in Figure 20-3 Memory Spaces Where Debug Monitor Programs Are Allocated	CHAPTER 20 ON-CHIP DEBUG FUNCTION
	Addution of addr5 in Table 22-2 Symbols in "Operation" Column	CHAPTER 22
	Modification of Note 2 in Table 22-5 Operation List (1/17) to (17/17)	INSTRUCTION SET
	Modification of description in 23.1 Absolute Maximum Ratings	CHAPTER 23
	Modification of description in 23.2 Oscillator Characteristics	ELECTRICAL SPECIFICATIONS
	Modification of description in 23.3.1 Pin characteristics	
	Addition of description to (2) Flash ROM: 4 KB of 10-pin products, and 16-pin products]
	Modification of description in (3) Peripheral Functions (Common to all products)	1
	Modification of description in 23.4 AC Characteristics	
	Addition of figure of Minimum Instruction Execution Time during Main System Clock Operation	
	Modification of description in 23.6.1 A/D converter characteristics	1
	Modification of description in 23.6.2 Comparator characteristics	1



Edition	Description	Chapter	
Rev.2.00	Modification of description in 23.6.3 Internal reference voltage characteristics	CHAPTER 23	
	Additioni of Caution to 23.6.4 SPOR Circuit characteristics	ELECTRICAL SPECIFICATIONS	
	Addition of figure in 23.6.6 Data retention power supply voltage characteristics		
	Modification of description in 23.9 Timing of Entry to Flash Memory Programming Modes		
	Modification of description in 24.1 10-pin products	CHAPTER 24	
	Additioni of 24.2 16-pin products	PACKAGE DRAWINGS	
Rev.1.00	Modification of 1.1 Features	CHAPTER 1 OUTLINE	
	Addition of 1.2 List of Part Numbers	-	
	Addition of Note to 1.6 Outline of Functions		
	Modification of 2.2 Functions other than port pins	CHAPTER 2 PIN FUNCTIONS	
	Modification of CHAPTER 3 CPU ARCHITECTURE	CHAPTER 3 CPU	
	Addition of Note to Figure 3-1 Memory Map for the R7F0C80112ESP	ARCHITECTURE	
	Addition of Note to Figure 3-2 Memory Map for the R7F0C80212ESP		
	Modification of Figure 3-3 Correspondence Between Data Memory and Addressing	-	
	Modification of Figure 3-6 Format of Stack Pointer		
	Modification of 3.2.3 ES and CS registers		
	Modification of 3.4.3 Direct addressing		
	Modification of 3.4.6 Register indirect addressing		
	Modification of 3.4.7 Based addressing		
	Modification of 3.4.8 Based indexed addressing		
	Modification of 3.4.9 Stack addressing		
	Modification of 4.2.1 Port 0	CHAPTER 4 PORT	
	Addition of Caution to Figure 4-6 Format of Peripheral I/O Redirection Register (PIOR)	FUNCTIONS	
	Modification of 4.5 Register Settings When an Alternate Function Is Used		
	Modification of Table 4-5 Examples of Register And Output Latch Settings With Pin Functions		
	Addition of Note to 5.1 Functions of Clock Generator	CHAPTER 5 CLOCK	
	Modification of Note to Figure 5-3 Format of High-Speed On-Chip Oscillator Frequency Selection Register (HOCODIV)	GENERATOR	
	Modification of Note to Figure 5-4 Clock Generator Operation When Power Supply Voltage Is Turned On		
	Modification of 5.6 Controlling Clock]	
	Modification of Figure 5-5 CPU Clock Status Transition Diagram		
	Addition of Caution to 6.2.1 Timer/counter register 0n (TCR0n)	CHAPTER 6 TIMER ARRAY UNIT	
	Addition of Caution to Table 6-2 Timer/counter Register 0n (TCR0n) Read Value in Various Operation Modes		
	Modification of 6.2.2 Timer data register 0n (TDR0n)]	
	Addition of Caution to 6.4.2 Basic rules of 8-bit timer operation function (only channel 1)		
	Modification of Figure 6-24 Operation Timing (In Interval Timer Mode)	1	



Edition	Description	Chapter
Rev.1.00	Modification of Figure 6-26 Operation Timing (In Capture Mode: Input Pulse Interval Measurement)	CHAPTER 6 TIMER ARRAY UNIT CHAPTER 7 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLEF
	Modification of Figure 6-27 Operation Timing (In One-count Mode)	
	Modification of Figure 6-28 Operation Timing (In Capture & One-count Mode: High-level Width Measurement)	
	Addition of Caution to Figure 6-41 Operation Procedure of Interval Timer/Square Wave Output Function	
	Addition of Caution to 6.8.2 Operation as PWM function	
	Modification of Caution to Figure 7-2 Format of Clock Output Select Register 0 (CKS0)	
	Modification of 7.4.1 Operation as output pin	
	Modification of 9.1 Function of A/D Converter	CHAPTER 9 A/D
	Modification of 9.3.2 A/D converter mode register 0 (ADM0)	CONVERTER
	Modification of Figure 9-5 A/D Converter Sampling and A/D Conversion Timing	
	Modification of Caution to 9.3.6 Analog input channel specification register (ADS)	
	Modification of Figure 9-13 Conversion Operation of A/D Converter	
	Modification of 9.6 A/D Converter Operation Modes	
	Modification of Figure 9-15 Example of Operation Timing	
	Modification of 9.7 A/D Converter Setup Flowchart	
	Modification of 9.9.3 Conflicting operations	
	Modification of Figure 9-22 Analog Input Pin Connection	
	Modification of Figure 9-23 Timing of A/D Conversion End Interrupt Request Generation	
	Modification of Table 9-4 Resistance and Capacitance Values of Equivalent Circuit	
	Modification of 10.3.5 Serial data register 0n (SDR0nH, SDR0nL)	CHAPTER 10 SERIAI
	Modification of Caution to Figure 10-22 Peripheral Enable Register 0 (PER0) Setting When Stopping Operation by Units	ARRAY UNIT
	Modification of 10.5.7 Calculating transfer clock frequency	
	Modification of Caution to Figure 11-5 Format of External Interrupt Rising Edge Enable Register (EGP0) and External Interrupt Falling Edge Enable Register (EGN0)	CHAPTER 11 INTERRUPT FUNCTIONS
	Addition of Note to Table 12-1 Assignment of Key Interrupt Detection Pins	CHAPTER 12 KEY
	Modification of Caution to 12.3.2 Key return mode register (KRM0)	INTERRUPT FUNCTIO
	Addition of Caution to 12.3.3 Key return flag register (KRF)	
	Addition of 12.4 Key Interrupt Operation	
	Modification of 13.2.1 HALT mode	CHAPTER 13
	Modification of Note, Remark to Figure 13-3 STOP Mode Release by Interrupt Request Generation	STANDBY FUNCTION
	Modification of Caution to CHAPTER 14 RESET FUNCTION	CHAPTER 14 RESET
	Modification of Figure 14-2 Timing of Reset by RESET Input	FUNCTION
	Modification of Note to Figure 14-3 Timing of Reset Due to Watchdog Timer Overflow or Execution of Illegal Instruction	



Edition	Description	Chapter	
Rev.1.00	Modification of 15.1 Functions of Selectable Power-on-reset Circuit	CHAPTER 15 SELECTABLE POWER-	
	Modification of Figure 15-1 Block Diagram of Selectable Power-on-reset Circuit		
	Modification of 15.3 Operation of Selectable Power-on-reset Circuit	ON-RESET CIRCUIT	
	Modification of 15.4 Cautions for Selectable Power-on-reset Circuit		
	Modification of Figure 16-1 Format of User Option Byte (000C0H)	CHAPTER 16 OPTION	
	Addition of Remark to Figure 16-2 Format of User Option Byte (000C1H)	BYTE	
	Modification of 17.2 Writing to Flash Memory by Using External Device (that Incorporates UART)	CHAPTER 17 FLASH MEMORY	
	Modification of 17.4.2 Flash memory programming mode	1	
	Modification of 17.5 Processing Time of Each Command When Using PG-FP5 (Reference Values)		
	Modification of Figure 18-1 Connection Example of E1 On-chip Debugging Emulator and R7F0C80112ESP, R7F0C80212ESP	CHAPTER 18 ON-CHIP DEBUG FUNCTION	
	Modification of Figure 18-2 Connection Example of E1 On-chip Debugging Emulator and R7F0C80112ESP, R7F0C80212ESP (When using to the alternative function of RESET pin)		
	Modification of Figure 18-3 Memory Spaces Where Debug Monitor Programs Are Allocated	-	
	Modification of Table 20-5 Operation List	CHAPTER 20 INSTRUCTION SET	
	Addition of Caution to CHAPTER 21 ELECTRICAL SPECIFICATIONS	CHAPTER 21 ELECTRICAL SPECIFICATIONS	
	Modification of 21.2.1 On-chip oscillator characteristics		
	Modification of 21.3.1 Pin characteristics		
	Modification of 21.6.1 A/D converter characteristics		
	Modification of 21.6.3 SPOR circuit characteristics	-	
	Modification of 21.6.4 Power supply voltage rising slope characteristics		
	Modification of 21.8 Dedicated Flash Memory Programmer Communication (UART)		
	Modification of 21.9 Timing of Entry to Flash Memory Programming Modes		

(8/8)



R7F0C801-805 User's Manual: Hardware

Publication Date:	Rev.0.90	Jan 30, 2013
	Rev.2.20	Apr 6, 2018
Published by:	Renesas Electronics Corporation	



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.
Renesses Electronics America Inc.
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tei: +1408-432-8888, Fax: +1408-434-5351
Renesses Electronics Canada Limited
2957 Yonge Street. Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tei: +1404-232-8884, Fax: +1408-434-5351
Renesses Electronics Europe Limited
Dukes Meadow, Milboard Rode, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tei: +44-1628-651-700, Fax: +44-1628-651-804
Renesse Electronics Canada Limited
Renesses Electronics Canada Lower End, Buckinghamshire, SL8 5FH, U.K
Tei: +44-1628-651-700, Fax: +44-1628-651-804
Renesse Electronics Change Bind
Renesse Electronics Change Almited
Renesse Electronics Change Almited
Renesse Electronics Change Almited
Renesse Electronics (Shanghai) Co., Ltd.
Room 1709 Quantum Plaza, No.27 Zhichunlu, Haidian District, Beijing, 100191 P. R. China
Tei: +86-17-235-1155, Fax: +86-10-235-7679
Renesse Electronics (Shanghai) Co., Ltd.
Room 1709 Rouers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China
Tei: +86-21-2226-0888, Fax: +86-21-2226-0999
Renesse Electronics Taiwan Co., Ltd.
Shange Almited
Unit 1001. Totri, 1, för, Tower 2, Grand Century Plaze, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tei: +852-285-6888, Fax: +862-28175-9670
Renesse Electronics Taiwan Co., Ltd.
Shange Almited
Unit 107, Tower 2, Grand Century Plaze, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tei: +852-285-6888, Fax: +862-28175-9670
Renesse Electronics Taiwan Co., Ltd.
Shange Almited
Unit 107, Tower 2, Grand Century Plaze, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tei: +852-28175-9600, Fax: +852-288-7679
Renesse Electronics Malaysia Sdn Bed.
Unit 107, Boke Shange Pe Let. Ltd.
No. Kook B. Meana Amoorp, Amoorp Trede Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tei: +60-37955-9510
Renesse Electronics Malaysia Sdn Bed.
Unit 107, Boke B. Meana Amoorp, Amoorp Trede Centre, No. 18, Jln Persiaran Bar

R7F0C801-805

