To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April ${ }^{\text {st }}, 2010$
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# V850/SB2 ${ }^{\text {TM }}$ <br> 32-BIT SINGLE-CHIP MICROCONTROLLERS 

## DESCRIPTION

The $\mu \mathrm{PD} 703034 \mathrm{~A}, 703034 \mathrm{AY}, 703035 \mathrm{~A}, 703035 \mathrm{AY}, 70 \mathrm{~F} 3035 \mathrm{~A}$, and 70F3035AY (V850/SB2) are 32-bit singlechip microcontrollers of the V850 Family ${ }^{\text {TM }}$ for $A V$ equipment. 32-bit CPU, ROM, RAM, timer/counters, serial interfaces, A/D converter, DMA controller, and so on are integrated on a single chip.

The $\mu$ PD70F3035A and 70F3035AY have flash memory in place of the internal mask ROM of the $\mu$ PD703035A and 703035AY. Because flash memory allows the program to be written and erased electrically with the device mounted on the board, these products are ideal for the evaluation stages of system development, small-scale production, and rapid development of new products.

The $\mu$ PD703037A, 703037AY, 70F3037A, 70F3037AY, products with a different ROM/RAM size are also available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

> V850/SB1 ${ }^{\text {TM }}$, V850/SB2 User's Manual Hardware: U13850E V850 Family User's Manual Architecture:

## FEATURES

O Number of instructions: 74
O Minimum instruction execution time: 76.9 ns (@ internal 13 MHz operation)
O General-purpose registers: 32 bits $\times 32$ registers
O Instruction set: Signed multiplication, saturation operations, 32-bit shift instructions, bit manipulation instructions, load/store instructions
O Memory space: 16 MB linear address space
O Internal memory ROM: 128 KB ( $\mu$ PD703034A, 703034AY: mask ROM)
256 KB ( $\mu$ PD703035A, 703035AY: mask ROM)
256 KB ( $\mu$ PD70F3035A, 70F3035AY: flash memory)
RAM: 12 KB ( $\mu$ PD703034A, 703034AY)
16 KB ( $\mu$ PD703035A, 703035AY, 70F3035A, 70F3035AY)
O Interrupt/exception: $\mu$ PD703034A, 703035A, 70F3035A (external: 8 , internal: 33 sources, exception: 1 source) $\mu$ PD703034AY, 703035AY, 70F3035AY (external: 8, internal: 34 sources, exception: 1 source)
O I/O lines Total: 83
O Timer/counters: 16-bit timer (2 channels: TM0, TM1)
8-bit timer ( 6 channels: TM2 to TM7)
O Watch timer: 1 channel
O Watchdog timer: 1 channel
O IEBus ${ }^{\text {TM }}$ controller: 1 channel

[^0]
## O Serial interface

- Asynchronous serial interface (UART0, UART1)
- Clocked serial interface (CSIO to CSI3)
- 3-wire variable length serial interface (CSI4)
- $I^{2} C$ bus interface ( ${ }^{2} C 0, I^{2} C 1$ ) ( $\mu$ PD703034AY, 703035AY, 70F3035AY only)

O 10-bit resolution A/D converter: 12 channels
O DMA controller: 6 channels
O Real-time output port: 8 bits $\times 1$ channel or 4 bits $\times 2$ channels
O ROM correction: 4 places can be corrected
O Power-saving function: HALT/IDLE/STOP modes
O Packages: 100-pin plastic LQFP (fine pitch) $(14 \times 14)$
100-pin plastic QFP $(14 \times 20)$
O $\mu$ PD70F3035A, 70F3035AY

- Can be replaced with $\mu$ PD703035A and 703035AY (internal mask ROM) in mass production


## APPLICATIONS

O AV equipment (audio, car audio, VCR, TV, etc.)

## ORDERING INFORMATION



Remarks 1. $X X X$ indicates ROM code suffix.
2. ROMless versions are not provided.

## PIN CONFIGURATION (Top View)

100-pin plastic LQFP (fine pitch) $(14 \times 14)$

- $\mu$ PD703034AGC-×××-8EU
- $\mu$ PD703034AYGC-×××-8EU
- $\mu$ PD703035AGC-×××-8EU
- $\mu$ PD703035AYGC-××x-8EU
- $\mu$ PD70F3035AGC-8EU
- $\mu$ PD70F3035AYGC-8EU


Notes 1. IC: Connect directly to Vss ( $\mu$ PD703034A, 703034AY, 703035A, 703035AY).
Vpp: Connect to Vss in normal operation mode ( $\mu$ PD70F3035A, 70F3035AY).
2. SCL0, SCL1, SDA0, and SDA1 are available only in the $\mu$ PD703034AY, 703035AY, and 70F3035AY.

100-pin plastic QFP ( $14 \times 20$ )

- $\mu$ PD703034AGF-×××-3BA
- $\mu$ PD70F3035AGF-3BA
- $\mu$ PD703034AYGF-×××-3BA
- $\mu$ PD703035AGF-×××-3BA
- $\mu$ PD703035AYGF-×××-3BA
- $\mu$ PD70F3035AYGF-3BA


Notes 1. IC: Connect directly to Vss ( $\mu$ PD703034A, 703034AY, 703035A, 703035AY).
VpP: Connect to Vss in normal operation mode ( $\mu$ PD70F3035A, 70F3035AY).
2. SCL0, SCL1, SDA0, and SDA1 are available only in the $\mu$ PD703034AY, 703035AY, and 70F3035AY.

## PIN IDENTIFICATION

| A1 to A21: | Address Bus | P70 to P77: | Port 7 |
| :---: | :---: | :---: | :---: |
| AD0 to AD15: | Address/Data Bus | P80 to P83: | Port 8 |
| ADTRG: | AD Trigger Input | P90 to P96: | Port 9 |
| ANI0 to ANI11: | Analog Input | P100 to P107: | Port 10 |
| ASCK0, ASCK1: | Asynchronous Serial Clock | P110 to P113: | Port 11 |
| ASTB: | Address Strobe | RD: | Read |
| AVdD: | Analog Power Supply | REGC: | Regulator Clock |
| AVref: | Analog Reference Voltage | RESET: | Reset |
| AVss: | Analog Ground | RTP0 to RTP7: | Real-time Output Port |
| BVDD: | Power Supply for Bus Interface | RTPTRG: | RTP Trigger Input |
| BVss: | Ground for Bus Interface | R/W: | Read/Write Status |
| CLKOUT: | Clock Output | RXD0, RXD1: | Receive Data |
| DSTB: | Data Strobe | $\overline{\text { SCK0 }}$ to $\overline{\text { SCK4 }}$ : | Serial Clock |
| EVdD: | Power Supply for Port | SCL0, SCL1: | Serial Clock |
| EVss: | Ground for Port | SDA0, SDA1: | Serial Data |
| HLDAK: | Hold Acknowledge | SIO to SI4: | Serial Input |
| HLDRQ: | Hold Request | SO0 to SO4: | Serial Output |
| IC: | Internally Connected | TI00, TIO1, TI10, | Timer Input |
| IERX: | IEBus Receive Data | TI11, TI2 to TI5 |  |
| IETX: | IEBus Transmit Data | TO0 to TO5: | Timer Output |
| INTP0 to INTP6: | Interrupt Request from Peripherals | TXD0, TXD1: | Transmit Data |
| KR0 to KR7: | Key Return | UBEN: | Upper Byte Enable |
| LBEN: | Lower Byte Enable | VDD: | Power Supply |
| NMI: | Non-Maskable Interrupt Request | VPP: | Programming Power Supply |
| P00 to P07: | Port 0 | Vss: | Ground |
| P10 to P15: | Port 1 | WAIT: | Wait |
| P20 to P27: | Port 2 | $\overline{\text { WRH: }}$ | Write Strobe High Level Data |
| P30 to P37: | Port 3 | WRL: | Write Strobe Low Level Data |
| P40 to P47: | Port 4 | X1, X2: | Crystal for Main Clock |
| P50 to P57: | Port 5 | XT1, XT2: | Crystal for Sub-clock |
| P60 to P65: | Port 6 |  |  |

## INTERNAL BLOCK DIAGRAM



## CONTENTS

1. DIFFERENCES AMONG PRODUCTS. ..... 8
2. PIN FUNCTIONS ..... 9
2.1 Port Pins ..... 9
2.2 Non-Port Pins ..... 11
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins ..... 15
3. ELECTRICAL SPECIFICATIONS ..... 19
3.1 Flash Memory Programming Mode ( $\mu$ PD70F3035A, 70F3035AY only) ..... 43
4. PACKAGE DRAWINGS ..... 44
5. RECOMMENDED SOLDERING CONDITIONS ..... 46
$\star$ APPENDIX NOTES ON TARGET SYSTEM DESIGN ..... 48

## 1. DIFFERENCES AMONG PRODUCTS

| Product Name | Incorporated$1^{2} \mathrm{C}$ | ROM |  | RAM Size | Flash Memory <br> Programming Pin | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Type | Size |  |  |  |
| $\mu \mathrm{PD} 703034 \mathrm{~A}$ | No | Mask ROM | 128 KB | 12 KB | No | 100-pin QFP (14×20) |
| $\mu \mathrm{PD} 703034 \mathrm{AY}$ | Yes |  |  |  |  | 100-pin LQFP (14×14) |
| $\mu \mathrm{PD} 703035 \mathrm{~A}$ | No | Mask ROM | 256 KB | 16 KB | No | $\begin{aligned} & \text { 100-pin QFP }(14 \times 20) \\ & 100 \text {-pin LQFP }(14 \times 14) \end{aligned}$ |
| $\mu$ PD703035AY | Yes |  |  |  |  |  |
| $\mu$ PD70F3035A | No | Flash memory |  |  | Yes (VPP) |  |
| $\mu$ PD70F3035AY | Yes |  |  |  |  |  |
| $\mu \mathrm{PD} 703037 \mathrm{~A}$ | No | Mask ROM | 512 KB | 24 KB | No | 100-pin QFP (14 $\times 20$ ) |
| $\mu \mathrm{PD} 703037 \mathrm{AY}$ | Yes |  |  |  |  |  |
| $\mu$ PD70F3037A | No | Flash memory |  |  | Yes (VPP) |  |
| $\mu \mathrm{PD} 70 \mathrm{~F} 3037 \mathrm{AY}$ | Yes |  |  |  |  |  |

Cautions 1. There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the commercial samples (not engineering samples) of the mask ROM version.
2. When replacing the flash memory versions with mask ROM versions, write the same code in the empty area of the internal ROM.

## 2. PIN FUNCTIONS

### 2.1 Port Pins

| Pin Name | I/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| P00 | I/O | Yes | Port 0 <br> 8-bit I/O port <br> Input/output can be specified in 1-bit units. | NMI |
| P01 |  |  |  | INTPO |
| P02 |  |  |  | INTP1 |
| P03 |  |  |  | INTP2 |
| P04 |  |  |  | INTP3 |
| P05 |  |  |  | INTP4/ADTRG |
| P06 |  |  |  | INTP5/RTPTRG |
| P07 |  |  |  | INTP6 |
| P10 | I/O | Yes | Port 1 <br> 6-bit I/O port Input/output can be specified in 1-bit units. | SIO/SDA0 ${ }^{\text {Note }}$ |
| P11 |  |  |  | SO0 |
| P12 |  |  |  | $\overline{\text { SCK0 }} /$ SCLO ${ }^{\text {Note }}$ |
| P13 |  |  |  | SI1/RXD0 |
| P14 |  |  |  | SO1/TXD0 |
| P15 |  |  |  | $\overline{\text { SCK1/ASCK0 }}$ |
| P20 | I/O | Yes | Port 2 <br> 8-bit I/O port Input/output can be specified in 1-bit units. | SI2/SDA1 ${ }^{\text {Note }}$ |
| P21 |  |  |  | SO2 |
| P22 |  |  |  | $\overline{\text { SCK } 2 / S C L 1 ~} 1^{\text {Note }}$ |
| P23 |  |  |  | SI3/RXD1 |
| P24 |  |  |  | SO3/TXD1 |
| P25 |  |  |  | $\overline{\text { SCK3/ASCK1 }}$ |
| P26 |  |  |  | T12/TO2 |
| P27 |  |  |  | T13/TO3 |
| P30 | I/O | Yes | Port 3 <br> 8-bit I/O port <br> Input/output can be specified in 1-bit units. | TIOO |
| P31 |  |  |  | TIO1 |
| P32 |  |  |  | TI10/SI4 |
| P33 |  |  |  | Tl11/SO4 |
| P34 |  |  |  | TO0/A13/SCK4 |
| P35 |  |  |  | TO1/A14 |
| P36 |  |  |  | T14/TO4/A15 |
| P37 |  |  |  | T15/TO5 |
| P40 to P47 | I/O | No | Port 4 <br> 8-bit I/O port <br> Input/output can be specified in 1-bit units. | AD0 to AD7 |
| P50 to P57 | I/O | No | Port 5 <br> 8-bit I/O port <br> Input/output can be specified in 1-bit units. | AD8 to AD15 |

Note $\mu$ PD703034AY, 703035AY, 70F3035AY only.

Remark PULL: On-chip pull-up resistor

| Pin Name | 1/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| P60 to P65 | I/O | No | Port 6 <br> 6-bit I/O port Input/output can be specified in 1-bit units. | A16 to A21 |
| P70 to P77 | Input | No | Port 7 <br> 8 -bit input port | ANIO to ANI7 |
| P80 to P83 | Input | No | Port 8 <br> 4-bit input port | ANI8 to ANI11 |
| P90 | I/O | No | Port 9 <br> 7-bit I/O port Input/output can be specified in 1-bit units. | $\overline{\text { LBEN/WRL }}$ |
| P91 |  |  |  | $\overline{\text { UBEN }}$ |
| P92 |  |  |  | $\mathrm{R} / \overline{\mathrm{W}} / \overline{\mathrm{WRH}}$ |
| P93 |  |  |  | $\overline{\text { DSTB/RD }}$ |
| P94 |  |  |  | ASTB |
| P95 |  |  |  | HLDAK |
| P96 |  |  |  | HLDRQ |
| P100 | I/O | Yes | Port 10 <br> 8-bit I/O port <br> Input/output can be specified in 1-bit units. | RTPO/A5/KR0 |
| P101 |  |  |  | RTP1/A6/KR1 |
| P102 |  |  |  | RTP2/A7/KR2 |
| P103 |  |  |  | RTP3/A8/KR3 |
| P104 |  |  |  | RTP4/A9/KR4/IERX |
| P105 |  |  |  | RTP5/A10/KR5/IETX |
| P106 |  |  |  | RTP6/A11/KR6 |
| P107 |  |  |  | RTP7/A12/KR7 |
| P110 | I/O | Yes | Port 11 <br> 4-bit I/O port Input/output can be specified in 1-bit units. | A1/WAIT |
| P111 |  |  |  | A2 |
| P112 |  |  |  | A3 |
| P113 |  |  |  | A4 |

Remark PULL: On-chip pull-up resistor

### 2.2 Non-Port Pins

(1/4)

| Pin Name | I/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| A1 | Output | Yes | Lower address bus used for external memory expansion | P110/WAIT |
| A2 |  |  |  | P111 |
| A3 |  |  |  | P112 |
| A4 |  |  |  | P113 |
| A5 |  |  |  | P100/RTP0/KR0 |
| A6 |  |  |  | P101/RTP1/KR1 |
| A7 |  |  |  | P102/RTP2/KR2 |
| A8 |  |  |  | P103/RTP3/KR3 |
| A9 |  |  |  | P104/RTP4/KR4/IERX |
| A10 |  |  |  | P105/RTP5/KR5/IETX |
| A11 |  |  |  | P106/RTP6/KR6 |
| A12 |  |  |  | P107/RTP7/KR7 |
| A13 |  |  |  | P34/TO0/SCK4 |
| A14 |  |  |  | P35/TO1 |
| A15 |  |  |  | P36/TO4/T14 |
| A16 to A21 | Output | No | Higher address bus used for external memory expansion | P60 to P65 |
| AD0 to AD7 | I/O | No | 16-bit multiplexed address/data bus used for external memory expansion | P40 to P47 |
| AD8 to AD15 |  |  |  | P50 to P57 |
| ADTRG | Input | Yes | A/D converter external trigger input | P05/INTP4 |
| ANIO to ANI7 | Input | No | Analog input to A/D converter | P70 to P77 |
| ANI8 to ANI11 |  |  |  | P80 to P83 |
| ASCK0 | Input | Yes | Baud rate clock input for UART0 | P15/SCK1 |
| ASCK1 |  |  | Baud rate clock input for UART1 | P25/SCK3 |
| ASTB | Output | No | External address strobe output | P94 |
| AVDD | - | - | Positive power supply for A/D converter and alternate port | - |
| AV ${ }_{\text {ref }}$ | Input | - | Reference voltage input for A/D converter | - |
| AVss | - | - | Ground potential for A/D converter and alternate port | - |
| BVdd | - | - | Positive power supply for bus interface and alternate port | - |
| BVss | - | - | Ground potential for bus interface and alternate port | - |
| CLKOUT | Output | - | Internal system clock output | - |
| $\overline{\text { DSTB }}$ | Output | No | External data strobe output | P93/RD |
| EVdo | - | - | Positive power supply for I/O ports and alternate-function pins (except bus interface alternate port) | - |
| EVss | - | - | Ground potential for I/O ports and alternate-function pins (except bus interface alternate port) | - |
| HLDAK | Output | No | Bus hold acknowledge output | P95 |
| $\overline{\text { HLDRQ }}$ | Input | No | Bus hold request input | P96 |
| IC | - | - | Internally connected ( $\mu$ PD703034A, 703034AY, 703035A, 703035AY only) | - |

Remark PULL: On-chip pull-up resistor

| Pin Name | I/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { IERX }}$ | Input | Yes | IEBus data input | P104/RTP4/A9/KR4 |
| $\overline{\text { IETX }}$ | Output |  | IEBus data output | P105/RTP5/A10/KR5 |
| INTPO | Input | Yes | External interrupt request input (analog noise elimination) | P01 |
| INTP1 |  |  |  | P02 |
| INTP2 |  |  |  | P03 |
| INTP3 |  |  |  | P04 |
| INTP4 | Input | Yes | External interrupt request input (digital noise elimination) | P05/ADTRG |
| INTP5 |  |  |  | P06/RTPTRG |
| INTP6 | Input | Yes | External interrupt request input (digital noise elimination supporting remote controller) | P07 |
| KR0 | Input | Yes | Key return input | P100/RTP0/A5 |
| KR1 |  |  |  | P101/RTP1/A6 |
| KR2 |  |  |  | P102/RTP2/A7 |
| KR3 |  |  |  | P103/RTP3/A8 |
| KR4 |  |  |  | P104/RTP4/A9/IERX |
| KR5 |  |  |  | P105/RTP5/A10/IETX |
| KR6 |  |  |  | P106/RTP6/A11 |
| KR7 |  |  |  | P107/RTP7/A12 |
| $\overline{\text { LBEN }}$ | Output | No | External data bus's lower byte enable output | P90/WRL |
| NMI | Input | Yes | Non-maskable interrupt request input | P00 |
| $\overline{\mathrm{RD}}$ | Output | No | Read strobe output | P93/ $\overline{\text { DSTB }}$ |
| REGC | - | - | Regulator output stabilization capacitance connection | - |
| RESET | Input | - | System reset input | - |
| RTPO | Output | Yes | Real-time output port | P100/KR0/A5 |
| RTP1 |  |  |  | P101/KR1/A6 |
| RTP2 |  |  |  | P102/KR2/A7 |
| RTP3 |  |  |  | P103/KR3/A8 |
| RTP4 |  |  |  | P104/KR4/A9/IERX |
| RTP5 |  |  |  | P105/KR5/A10/IETX |
| RTP6 |  |  |  | P106/KR6/A11 |
| RTP7 |  |  |  | P107/KR7/A12 |
| RTPTRG | Input | Yes | Real-time output port external trigger input | P06/INTP5 |
| R/W | Output | No | External read/write status output | P92/WRH |
| RXDO | Input | Yes | Serial receive data input for UART0 and UART1 | P13/SI1 |
| RXD1 |  |  |  | P23/SI3 |

Remark PULL: On-chip pull-up resistor

| Pin Name | 1/0 | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCKO }}$ | I/O | Yes | Serial clock I/O (3-wire type) for CSIO to CSI3 | P12/SCL0 |
| $\overline{\text { SCK1 }}$ |  |  |  | P15/ASCK0 |
| $\overline{\text { SCK2 }}$ |  |  |  | P22/SCL1 |
| $\overline{\text { SCK3 }}$ |  |  |  | P25/ASCK1 |
| $\overline{\text { SCK4 }}$ | 1/O | Yes | Serial clock I/O (3-wire type) for variable length CSI4 | P34/TO0/A13 |
| SCLO | I/O | Yes | Serial clock I/O for I ${ }^{2} \mathrm{C} 0$ and $\mathrm{I}^{2} \mathrm{C} 1$ <br> ( $\mu$ PD703034AY, 703035AY, 70F3035AY only) | P12/SCK0 |
| SCL1 |  |  |  | P22/ड्डCK2 |
| SDAO | I/O | Yes | Serial transmit/receive data $I / O$ for $I^{2} C 0$ and $I^{2} C 1$ ( $\mu$ PD703034AY, 703035AY, 70F3035AY only) | P10/SIO |
| SDA1 |  |  |  | P20/SI2 |
| SIO | Input | Yes | Serial receive data input (3-wire type) for CSIO to CSI3 | P10/SDA0 |
| SI1 |  |  |  | P13/RXD0 |
| SI2 |  |  |  | P20/SDA1 |
| SI3 |  |  |  | P23/RXD1 |
| SI4 | Input | Yes | Serial receive data input (3-wire type) for variable length CSI4 | P32/TI10 |
| SOO | Output | Yes | Serial transmit data output (3-wire type) for CSIO to CSI3 | P11 |
| SO1 |  |  |  | P14/TXD0 |
| SO2 |  |  |  | P21 |
| SO3 |  |  |  | P24/TXD1 |
| SO4 | Output | Yes | Serial transmit data output (3-wire type) for variable length CSI4 | P33/TI11 |
| TIOO | Input | Yes | External count clock input for TM0/external capture trigger input for TMO | P30 |
| TI01 |  |  | External capture trigger input for TM0 | P31 |
| TI10 |  |  | External count clock input for TM1/external capture trigger input for TM1 | P32/SI4 |
| Tl11 |  |  | External capture trigger input for TM1 | P33/SO4 |
| TI2 | Input | Yes | External count clock input for TM2 to TM5 | P26/TO2 |
| TI3 |  |  |  | P27/TO3 |
| TI4 |  |  |  | P36/TO4/A15 |
| TI5 |  |  |  | P37/TO5 |
| TOO | Output | Yes | Pulse signal output for TM0 and TM1 | P34/A13/SCK4 |
| TO1 |  |  |  | P35/A14 |
| TO2 | Output | Yes | Pulse signal output for TM2 to TM5 | P26/TI2 |
| TO3 |  |  |  | P27/T13 |
| TO4 |  |  |  | P36/T14/A15 |
| TO5 |  |  |  | P37/TI5 |
| TXD0 | Output | Yes | Serial transmit data output for UART0 and UART1 | P14/SO1 |
| TXD1 |  |  |  | P24/SO3 |
| $\overline{\text { UBEN }}$ | Output | No | Higher byte enable output for external data bus | P91 |
| VDD | - | - | Positive power supply pin | - |

Remark PULL: On-chip pull-up resistor

| Pin Name | I/O | PULL | Function | Alternate Function |
| :--- | :---: | :---: | :--- | :---: |
| VPP | - | - | High voltage apply pin for program write/verify <br> $(\mu$ PD70F3035A, 70F3035AY only $)$ |  |
| Vss | - | - | Ground potential | - |
| $\overline{\text { WAIT }}$ | Input | Yes | Control signal input for inserting wait in bus cycle | P110/A1 |
| $\overline{\text { WRH }}$ | Output | No | Higher byte write strobe signal output for external data bus | P92/R/ $\overline{\mathrm{W}}$ |
| $\overline{\text { WRL }}$ | Output | No | Lower byte write strobe signal output for external data bus | P90/ $\overline{\text { LBEN }}$ |
| X1 | Input | No | Resonator connection for main clock | - |
| X2 | - |  |  | - |
| XT1 | Input | No | Resonator connection for subsystem clock | - |
| XT2 | - |  |  | - |

Remark PULL: On-chip pull-up resistor

### 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are show in Table 2-1. For the input/output schematic circuit diagram of each type, refer to Figure 2-1.

Table 2-1. Types of Pin I/O Circuits (1/2)

| Pin | Alternate Function | I/O Circuit Type | I/O Buffer Power Supply | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: | :---: |
| P00 | NMI | 8-A | EVdD | Input state: Independently connect to EVDD or $E V_{s s}$ via a resistor. <br> Output state: Leave open. |
| P01 | INTPO |  |  |  |
| P02 | INTP1 |  |  |  |
| P03 | INTP2 |  |  |  |
| P04 | INTP3 |  |  |  |
| P05 | INTP4/ADTRG |  |  |  |
| P06 | INTP5/RTPTRG |  |  |  |
| P07 | INTP6 |  |  |  |
| P10 | SIO/SDA0 | 10-A | EVdD | Input state: Independently connect to EVdD or $E V_{s s}$ via a resistor. <br> Output state: Leave open. |
| P11 | SOO | 26 |  |  |
| P12 | $\overline{\text { SCK0/SCL0 }}$ | 10-A |  |  |
| P13 | SI1/RXD0 | 8-A |  |  |
| P14 | SO1/TXD0 | 26 |  |  |
| P15 | $\overline{\text { SCK1/ASCK0 }}$ | 10-A |  |  |
| P20 | SI2/SDA1 | 10-A | EVdd | Input state: Independently connect to EVDD or EVss via a resistor. <br> Output state: Leave open. |
| P21 | SO2 | 26 |  |  |
| P22 | $\overline{\text { SCK2/SCL1 }}$ | 10-A |  |  |
| P23 | SI3/RXD1 | 8-A |  |  |
| P24 | SO3/TXD1 | 26 |  |  |
| P25 | $\overline{\text { SCK3/ASCK1 }}$ | 10-A |  |  |
| P26 | T12/TO2 | 8-A |  |  |
| P27 | TI3/TO3 |  |  |  |
| P30 | TIOO | 8-A | EVdd | Input state: Independently connect to EVDD or $E V_{s s}$ via a resistor. <br> Output state: Leave open. |
| P31 | TI01 |  |  |  |
| P32 | TI10/SI4 |  |  |  |
| P33 | TI11/SO4 |  |  |  |
| P34 | TO0/A13/SCK4 |  |  |  |
| P35 | TO1/A14 | 5-A |  |  |
| P36 | T14/TO4/A15 | 8-A |  |  |
| P37 | TI5/TO5 |  |  |  |
| P40 to P47 | AD0 to AD7 | 5 | $B V_{\text {dD }}$ | Input state: Independently connect to BVDD or $B V$ ss via a resistor. <br> Output state: Leave open. |
| P50 to P57 | AD8 to AD15 | 5 | BVdd |  |
| P60 to P65 | A16 to A21 | 5 | $B V_{\text {do }}$ |  |

Table 2-1. Types of Pin I/O Circuits (2/2)

| Pin | Alternate Function | I/O Circuit Type | I/O Buffer Power Supply | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: | :---: |
| P70 to P77 | ANIO to ANI7 | 9 | $A V_{\text {DD }}$ | Independently connect to AV DD or AV ss via a resistor. |
| $\begin{aligned} & \text { P80 to } \\ & \text { P83 } \end{aligned}$ | ANI8 to ANI11 | 9 | $A V_{\text {dD }}$ |  |
| P90 | $\overline{\text { LBEN }} / \overline{\text { WRL }}$ | 5 | BVDD | Input state: Independently connect to BVDD or $B V_{\text {ss }}$ via a resistor. <br> Output state: Leave open. |
| P91 | UBEN |  |  |  |
| P92 | R/W/ $\overline{\text { WRH }}$ |  |  |  |
| P93 | $\overline{\text { DSTB/RD }}$ |  |  |  |
| P94 | ASTB |  |  |  |
| P95 | $\overline{\text { HLDAK }}$ |  |  |  |
| P96 | HLDRQ |  |  |  |
| P100 | RTP0/A5/KR0 | 10-A | EVdo | Input state: Independently connect to EVDD or EVss via a resistor. <br> Output state: Leave open. |
| P101 | RTP1/A6/KR1 |  |  |  |
| P102 | RTP2/A7/KR2 |  |  |  |
| P103 | RTP3/A8/KR3 |  |  |  |
| P104 | RTP4/A9/KR4/IERX |  |  |  |
| P105 | RTP5/A10/KR5/IETX |  |  |  |
| P106 | RTP6/A11/KR6 |  |  |  |
| P107 | RTP7/A12/KR7 |  |  |  |
| P110 | A1/ $\overline{\text { WAIT }}$ | 5-A | $E V_{\text {do }}$ | Input state: Independently connect to EV DD or EVss via a resistor. Output state: Leave open. |
| P111 | A2 |  |  |  |
| P112 | A3 |  |  |  |
| P113 | A4 |  |  |  |
| CLKOUT | - | 4 | BVDD | Leave open. |
| RESET | - | 2 | EVDD | - |
| XT1 | - | 16 | - | Connect to Vss via a resistor. |
| XT2 | - | 16 | - | Leave open. |
| AV VEFF | - | - | - | Connect to AV ss via a resistor. |
| $I^{\text {Note } 1}$ | - | - | - | Connect directly to Vss. |
| $\mathrm{V}_{\text {PP }}$ Note 2 | - | - | - | Connect to Vss. |

Notes 1. $\mu$ PD703034A, 703034AY, 703035A, 703035AY
2. $\mu$ PD70F3035A, 70F3035AY

Caution Three power supply systems are available to supply power to the I/O buffers of the V850/SB2's pins: EVdd, BVdd, and AVdd. The voltage ranges that can be used for these l/O buffer power supplies are shown below.

EVdd, BVdd: 3.0 V to 5.5 V
AVdd: 4.5 V to 5.5 V

The electrical specifications differ depending on whether the power supply voltage range is $\mathbf{3 . 0}$ V to under 4.0 V, or 4.0 V to 5.5 V .

Figure 2-1. Pin Input/Output Circuits (1/2)


Caution VDD in the circuit diagrams can be read as EVDD, BVDD, or AVDD, as appropriate.

Figure 2-1. Pin Input/Output Circuits (2/2)


Caution Vdo in the circuit diagrams can be read as EVDd, BVDd, or $A V_{D D}$, as appropriate.

## 3. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Vss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VdD | Vod pin | -0.5 to +7.0 | V |
|  | VPP | $\mu \mathrm{PD} 70 \mathrm{~F} 3035 \mathrm{~A}, 70 \mathrm{~F} 3035 \mathrm{AY}$ only | -0.5 to +8.5 | V |
|  | AVdD | AVdo pin | -0.5 to +7.0 | V |
|  | BVdD | BVdd pin | -0.5 to +7.0 | V |
|  | EVdd | EVdo pin | -0.5 to +7.0 | V |
|  | AVss | AVss pin | -0.5 to +0.5 | V |
|  | BVss | BVss pin | -0.5 to +0.5 | V |
|  | EVss | EVss pin | -0.5 to +0.5 | V |
| Input voltage | $\mathrm{V}_{11}$ | Note 1 (BVDD pin) | -0.5 to $B V_{D D}+0.5^{\text {Note 4 }}$ | V |
|  | V 12 | Note 2, $\overline{\text { RESET }}$ (EVdo pin) | -0.5 to EVDD $+0.5^{\text {Note } 4}$ | V |
| Analog input voltage | VIAN | Note 3 (AVdD pin) | -0.5 to $A V_{\text {dd }}+0.5^{\text {Note 4 }}$ | V |
| Analog reference input voltage | AVref | AV ref pin | -0.5 to $A V_{\text {dD }}+0.5^{\text {Note } 4}$ | V |
| Output current, low | loL | Per pin | 4.0 | mA |
|  |  | Total for P00 to P07, P10 to P15, P20 to P25 | 25 | mA |
|  |  | Total for P26, P27, P30 to P37, P100 to P107, P110 to P113 | 25 | mA |
|  |  | Total for P40 to P47, P90 to P96, CLKOUT | 25 | mA |
|  |  | Total for P50 to P57, P60 to P65 | 25 | mA |
| Output current, high | Іон | Per pin | -4.0 | mA |
|  |  | Total for P00 to P07, P10 to P15, P20 to P25 | -25 | mA |
|  |  | Total for P26, P27, P30 to P37, P100 to P107, P110 to P113 | -25 | mA |
|  |  | Total for P40 to P47, P90 to P96, CLKOUT | -25 | mA |
|  |  | Total for P50 to P57, P60 to P65 | -25 | mA |
| Output voltage | Vo1 | Note 1, CLKOUT (BVdo pin) | -0.5 to BVDD $+0.5^{\text {Note } 4}$ | V |
|  | Vo2 | Note 2 (EVdo pin) | -0.5 to EVdd $+0.5{ }^{\text {Note } 4}$ | V |
| Operating ambient temperature | TA | Normal operation mode | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Flash memory programming mode ( $\mu$ PD70F3035A, 70F3035AY only) | Note 5 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | $\mu \mathrm{PD} 703034 \mathrm{~A}, 703034 \mathrm{AY}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  |  | $\mu \mathrm{PD} 703035 \mathrm{~A}, 703035 \mathrm{AY}$ |  |  |
|  |  | $\mu \mathrm{PD} 70 \mathrm{~F} 3035 \mathrm{~A}, 70 \mathrm{~F} 3035 \mathrm{AY}$ | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

Notes 1. Ports $4,5,6,9$, and their alternate-function pins
2. Ports $0,1,2,3,10,11$, and their alternate-function pins
3. Ports 7,8 , and their alternate-function pins
4. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.
5. I, K, E rank products: $\mathrm{T}_{\mathrm{A}}=10$ to $85^{\circ} \mathrm{C}$

P rank product: $\quad \mathrm{T}_{\mathrm{A}}=-20$ to $+85^{\circ} \mathrm{C}$
The rank is indicated by the letter appearing as the 5th digit from the left in the lot number.

Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to Vdd, Vcc, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=A V_{\mathrm{dD}}=B V_{\mathrm{DD}}=E V_{D D}=\mathrm{V}_{\mathrm{ss}}=A V_{s s}=B V_{s s}=E V_{s s}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | CI | $\mathrm{fc}_{\mathrm{c}}=1 \mathrm{MHz}$ <br> Unmeasured pins returned to 0 V |  |  | 15 | pF |
| I/O capacitance | Cıo |  |  |  | 15 | pF |
| Output capacitance | Co |  |  |  | 15 | pF |

## Operating Conditions

## (1) Operating frequency

| Operating Frequency ( $f x x$ ) |  | VdD | AVDD |  | BVdd | EVdd | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Note 1 | Note 2 |  |  |  |
| 2 to 13 MHz |  |  | 4.0 to 5.5 V | 4.5 to 5.5 V | 4.0 to 5.5 V | 3.0 to 5.5 V | 3.0 to 5.5 V | Note 3 |
| 32.768 kHz | Other than IDLE mode | 4.0 to 5.5 V | 4.5 to 5.5 V | 4.0 to 5.5 V | 3.0 to 5.5 V | 3.0 to 5.5 V | - |
|  | IDLE mode | 3.5 to 5.5 V | - | 4.0 to 5.5 V | 3.0 to 5.5 V | 3.0 to 5.5 V | Note 4 |

Notes 1. When A/D converter is used
2. When $A / D$ converter is not used
3. During STOP mode (when only watch timer is operating), VDD $=3.5$ to 5.5 V . Shifting to STOP mode or restoring from STOP mode must be performed at $V_{D D}=4.0 \mathrm{~V}$ min.
4. Shifting to IDLE mode or restoring from IDLE mode must be performed at $\mathrm{VDD}=4.0 \mathrm{~V} \mathrm{~min}$.

## (2) CPU operating frequency

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU operating frequency | ffpu | Main clock operation | 0.25 |  | 13 | MHz |
|  |  | Subclock operation |  | 32.768 |  | kHz |

## Recommended Oscillator

(1) Main clock oscillator $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
(a) Connection of ceramic resonator or crystal resonator


Note The TYP. value differs depending on the setting of the oscillation stabilization time select register (OSTS).

Cautions 1. The main clock oscillator operates on the output voltage of the on-chip regulator ( $\mathbf{3 . 0} \mathrm{V}$ ). External clock input is prohibited.
2. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

3. Ensure that the duty of oscillation waveform is between 5.5 and 4.5.
4. Sufficiently evaluate the matching between the $\mu$ PD703034A, 703034AY, 703035A, 703035AY, 70F3035A, 70F3035AY and the resonator.
$\star$
(i) Murata Mfg. Co., Ltd.: Ceramic resonator ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Manufacturer | Part Number | Oscillation <br> Frequency <br> fxx (MHz) | Recommended Circuit Constant |  |  |  | Oscillation Voltage Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C1 (pF) | C2 (pF) | Rf (k $\Omega$ ) | Rd (k ${ }^{\text {a }}$ ) | MIN. (V) | MAX. (V) |
| Murata Mfg. Co., Ltd. | CSTLS6M29G53-B0 | 6.290 | On-chip | On-chip | - | 0 | 4.0 | 5.5 |
|  | CSTCR6M29G53-R0 |  | On-chip | On-chip | - | 0 | 4.0 | 5.5 |
|  | CSTLA12M5T55001-B0 | 12.583 | On-chip | On-chip | - | 0 | 4.0 | 5.5 |
|  | CSTCV12M5T54J01-R0 |  | On-chip | On-chip | - | 0 | 4.0 | 5.5 |

Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.
(2) Subclock oscillator $\left(\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
(a) Connection of crystal resonator


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation frequency | $\mathrm{fxT}^{\prime}$ |  | 32 | 32.768 | 35 | kHz |
| Oscillation stabilization time | - |  |  | 10 |  | s |

Cautions 1. The subclock oscillator operates on the output voltage of the on-chip regulator ( 3.0 V ). External clock input is prohibited.
2. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

3. Sufficiently evaluate the matching between the $\mu$ PD703034A, 703034AY, 703035A, 703035AY, 70F3035A, 70F3035AY and the resonator.

DC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}_{\mathrm{DD}}=4.0$ to 5.5 V , $\mathrm{BV} \mathrm{DD}=\mathrm{EVDD}=3.0$ to 5.5 V ,
$A V \mathrm{dD}=4.5$ to 5.5 V (when A/D converter is used),
$A V_{D D}=4.0$ to 5.5 V (when A/D converter is not used), $\mathrm{Vss}=A V \mathrm{ss}=\mathrm{BV}$ ss $\left.=E V s s=0 \mathrm{~V}\right)(1 / 2)$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | Note 1 | $4.0 \mathrm{~V} \leq \mathrm{BV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | $0.7 B V_{\text {dd }}$ |  | BVDD | V |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{BVDD}<4.0 \mathrm{~V}$ | $0.8 B V_{\text {dd }}$ |  | BVdD | V |
|  | VIH2 | Note 2 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 0.7 EV Dd |  | EVdd | V |
|  |  |  | $3.0 \mathrm{~V} \leq E V_{\text {dD }}<4.0 \mathrm{~V}$ | 0.8EVdd |  | EVdd | V |
|  | VIH3 | Note 3, $\overline{\text { RESET }}$ | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 0.7 EV Dd |  | EVdd | V |
|  |  |  | $3.0 \mathrm{~V} \leq E V_{\text {dD }}<4.0 \mathrm{~V}$ | 0.8EVdd |  | EVdd | V |
|  | VIH4 | Note 4 |  | 0.7AVdd |  | AVdd | V |
| Input voltage, low | VIL1 | Note 1 |  | BVss |  | 0.3BVDd | V |
|  | VIL2 | Note 2 |  | EVss |  | 0.3EVdd | V |
|  | VıL3 | Note 3, $\overline{\text { RESET }}$ |  | EVss |  | 0.3EVdd | V |
|  | VIL4 | Note 4 |  | AVss |  | 0.3AVdd | V |
| Output voltage, high | Voh1 | Note 1, CLKOUT | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{BV} \mathrm{DD} \leq 5.5 \mathrm{~V} \text {, } \\ & \text { loH }=-100 \mu \mathrm{~A} \end{aligned}$ | BVDD-0.5 |  |  | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{BV} \mathrm{DD} \leq 5.5 \mathrm{~V} \text {, } \\ & \text { loн }=-3 \mathrm{~mA} \end{aligned}$ | BVDD-1.0 |  |  | V |
|  | Voh2 | Notes 2, 3 | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V} \text {, } \\ & \text { Іон }=-100 \mu \mathrm{~A} \end{aligned}$ | EVDD-0.5 |  |  | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{l} \mathrm{OH}=-3 \mathrm{~mA} \end{aligned}$ | EVDD-1.0 |  |  | V |
| Output voltage, low | Vol | $\begin{aligned} & \mathrm{IoL}=3 \mathrm{~mA}, \\ & 3.0 \mathrm{~V} \leq \mathrm{BVDD}_{\mathrm{DD}}, \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V} \end{aligned}$ |  |  |  | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{IoL}=3 \mathrm{~mA}, \\ & 4.0 \mathrm{~V} \leq \mathrm{BV}_{\mathrm{DD}}, \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V} \end{aligned}$ |  |  |  | 0.4 | V |
| VPP power supply voltage | VPP1 | Normal operation |  | 0 |  | 0.54 | V |
| Input leakage current, high | ІІІн | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{B} \mathrm{V}_{\mathrm{DD}}=E \mathrm{~V}_{\mathrm{DD}}=A V_{\mathrm{DD}}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ |  |  |  | -5 | $\mu \mathrm{A}$ |
| Output leakage current, high | ILOH | $V_{o}=V_{D D}=B V_{D D}=E V_{D D}=A V_{D D}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| Output leakage current, low | ILOL | $\mathrm{Vo}=0 \mathrm{~V}$ |  |  |  | -5 | $\mu \mathrm{A}$ |

Notes 1. Ports $4,5,6,9$, and their alternate-function pins
2. P11, P14, P21, P24, P34, P35, P110 to P113, and their alternate-function pins
3. P00 to P07, P10, P12, P13, P15, P20, P22, P23, P25 to P27, P30 to P33, P36, P37, P100 to P107, and their alternate-function pins
4. Ports 7,8 , and their alternate-function pins

DC Characteristics $\left(T_{A}=-40\right.$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=4.0$ to 5.5 V , $\mathrm{BVDD}=E V_{D D}=3.0$ to 5.5 V ,
$A V_{d D}=4.5$ to 5.5 V (when A/D converter is used),
$A V_{d D}=4.0$ to 5.5 V (when $A / D$ converter is not used), $\left.\mathrm{V}_{\mathrm{ss}}=A V \mathrm{ss}=B V \mathrm{ss}=E V \mathrm{ss}=0 \mathrm{~V}\right)(2 / 2)$

| Parameter |  | Symbol |  | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | $\mu$ PD703034A, <br> $\mu$ PD703034AY, <br> $\mu$ PD703035A, <br> $\mu$ PD703035AY | IDD1 | In normal operation mode ${ }^{\text {Note } 1}$ |  |  | 15 | 25 | mA |
|  |  | IDD2 | In HALT mode ${ }^{\text {Note } 1}$ |  |  | 6 | 13 | mA |
|  |  | IDD3 | In IDLE mode ${ }^{\text {Nole } 2}$ | Watch timer operating |  | 1 | 4 | mA |
|  |  | IDD4 | In STOP mode | Watch timer, subclock oscillator operating |  | 13 | 70 | $\mu \mathrm{A}$ |
|  |  |  |  | Subclock oscillator stopped, XT1 = Vss |  | 8 | 70 | $\mu \mathrm{A}$ |
|  |  | IDD5 | In normal operation mode (subclock operation) ${ }^{\text {Note } 3}$ |  |  | 50 | 150 | $\mu \mathrm{A}$ |
|  |  | IDD6 | In IDLE mode (subclock operation) ${ }^{\text {Note } 3}$ |  |  | 13 | 70 | $\mu \mathrm{A}$ |
|  | $\mu$ PD70F3035A, $\mu$ PD70F3035AY | IDD1 | In normal operation mode ${ }^{\text {Note } 1}$ |  |  | 25 | 48 | mA |
|  |  | IdD2 | In HALT mode ${ }^{\text {Note } 1}$ |  |  | 7 | 15 | mA |
|  |  | IDD3 | In IDLE mode ${ }^{\text {Note } 2}$ | Watch timer operating |  | 1 | 4 | mA |
|  |  | IdD4 | In STOP mode | Watch timer, subclock oscillator operating |  | 13 | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | Subclock oscillator stopped, XT1 = Vss |  | 8 | 100 | $\mu \mathrm{A}$ |
|  |  | IDD5 | In normal operation) | eration mode (subclock |  | 200 | 600 | $\mu \mathrm{A}$ |
|  |  | IdD6 | In IDLE m | (subclock operation) ${ }^{\text {Note } 3}$ |  | 90 | 180 | $\mu \mathrm{A}$ |
| Pull-up resistance |  | RL | $\mathrm{VIN}=0 \mathrm{~V}$ |  | 10 | 30 | 100 | $\mathrm{k} \Omega$ |

Notes 1. $\mathrm{fcPu}=\mathrm{fxx}=13 \mathrm{MHz}$, all peripheral functions operating
2. $f x x=13 M H z$
3. $\mathrm{f} \subset \mathrm{PU}=\mathrm{f}_{\mathrm{XT}}=32.768 \mathrm{kHz}$, main clock oscillator stopped

Remark TYP. values are reference values for when $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{BV} D \mathrm{D}=\mathrm{EV} D \mathrm{~A}=\mathrm{AVDD}=5.0 \mathrm{~V}$. The current consumed by the output buffer is not included.

Data Retention Characteristics ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vss}=\mathrm{AV}$ ss $=\mathrm{BV}$ ss $=E V_{s s}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention voltage | Voddr | STOP mode (all functions not operating) |  | $2.7^{\text {Note }}$ |  | 5.5 | V |
| Data retention current | IdDDR | $\begin{aligned} & \text { VDD }=\text { VDDDR, } \\ & \text { XT1 = Vss } \\ & \text { (Subclock } \\ & \text { stopped) } \end{aligned}$ | $\mu$ PD703034A, $\mu$ PD703034AY, $\mu$ PD703035A, $\mu$ PD703035AY |  | 8 | 70 | $\mu \mathrm{A}$ |
|  |  |  | $\mu$ PD70F3035A, $\mu$ PD70F3035AY |  | 8 | 100 | $\mu \mathrm{A}$ |
| Power supply voltage rise time | trvD |  |  | 200 |  |  | $\mu \mathrm{s}$ |
| Power supply voltage fall time | tFVD |  |  | 200 |  |  | $\mu \mathrm{s}$ |
| Power supply voltage hold time (from STOP mode setting) | thvo |  |  | 0 |  |  | ms |
| STOP mode release signal input time | torel |  |  | 0 |  |  | ms |
| Data retention high-level input voltage | VIHDR | All input ports |  | 0.9 V dddr |  | Vdddr | V |
| Data retention low-level input voltage | VILDR | All input ports |  | 0 |  | 0.1Vdddr | V |

Note During STOP mode (when only watch timer is operating), VDD $=3.5$ to 5.5 V . Shifting to STOP mode or restoring from STOP mode must be performed at $\mathrm{V}_{\mathrm{DD}}=4.0 \mathrm{~V}$ min.

Remark TYP. values are reference values for when $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


AC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.0$ to $5.5 \mathrm{~V}, \mathrm{BV} D \mathrm{DD}=\mathrm{EV} \mathrm{DD}=3.0$ to 5.5 V , $A V_{d d}=4.5$ to 5.5 V (when A/D converter is used),
$A V_{d D}=4.0$ to 5.5 V (when $A / D$ converter is not used), $\mathrm{Vss}=A V \mathrm{ss}=\mathrm{BV} s \mathrm{~s}=\mathrm{EV} s \mathrm{~s}=0 \mathrm{~V}$ )

AC Test Input Test Point (Vdd: EVdd, BVdd, AVdd)


AC Test Output Test Points (Vdd: EVdd, BVdd)


## Load Conditions



Caution If the load capacitance exceeds 50 pF due to the circuit configuration, bring the load capacitance of the device to 50 pF or less by inserting a buffer or by some other means.
(1) Clock timing
(a) $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=\mathrm{BV} \mathrm{DD}=4.0$ to $5.5 \mathrm{~V}, E V_{\mathrm{dD}}=3.0$ to $5.5 \mathrm{~V}, \mathrm{Vss}=A V \mathrm{ss}=\mathrm{BV} s \mathrm{ss}=E V \mathrm{ss}=0 \mathrm{~V}$

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKOUT output cycle | $<1>$ | tcYK |  | 76.9 ns | $31.2 \mu \mathrm{~s}$ |  |
| CLKOUT high-level width | $<2>$ | twKH |  | $0.4 \mathrm{tcyk}-12$ |  |  |
| CLKOUT low-level width | $<3>$ | twKL |  | 0.4 tcyk -12 |  | ns |
| CLKOUT rise time | $<4>$ | tKR |  |  | ns |  |
| CLKOUT fall time | $<5>$ | tKF |  |  | 12 | ns |

(b) $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dd}}=4.0$ to $5.5 \mathrm{~V}, \mathrm{BV} \mathrm{dd}=3.0$ to 4.0 V , $\mathrm{EV} \mathrm{dd}=3.0$ to 5.5 V , $\mathrm{Vss}=\mathrm{AVss}=\mathrm{BV} s \mathrm{~s}=\mathrm{EVss}=0 \mathrm{~V}$

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKOUT output cycle | $<1>$ | tcyk |  | 76.9 ns | $31.2 \mu \mathrm{~s}$ |  |
| CLKOUT high-level width | $<2>$ | twкн |  | $0.4 \mathrm{tcyk}-15$ |  | ns |
| CLKOUT low-level width | $<3>$ | twkL |  | $0.4 \mathrm{tcyk}-15$ |  | ns |
| CLKOUT rise time | $<4>$ | tKR |  |  | 15 | ns |
| CLKOUT fall time | $<5>$ | tkF |  |  | 15 | ns |

CLKOUT (output)

(2) Output waveform (other than port 4, port 5, port 6, port 9, and CLKOUT)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=4.0$ to $5.5 \mathrm{~V}, \mathrm{BV} \mathrm{DD}=\mathrm{EV} \mathrm{DD}=3.0$ to 5.5 V , $\mathrm{V} s \mathrm{Ss}=\mathrm{BV} \mathrm{Ss}=\mathrm{EVss}=0 \mathrm{~V}$ )

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output rise time | $<6>$ | tor |  |  | 20 | ns |
| Output fall time | $<7>$ | tof |  |  | 20 | ns |


(3) Reset timing


| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RESET }}$ pin high-level width | $<8>$ | twrsh |  | 500 |  | ns |
| $\overline{\text { RESET }}$ pin low-level width | $<9>$ | twrsL |  | 500 |  | ns |



## (4) Bus timing

(a) Clock asynchronous ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{DD}}=\mathrm{BV} \mathrm{DD}=4.0$ to 5.5 V , $\mathrm{EV} \mathrm{DD}=3.0$ to 5.5 V , Vss $=A V s s=B V_{s s}=E V s s=0 \mathrm{~V}$ )

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup time (to ASTB $\downarrow$ ) | <10> | tsast |  | 0.5T-16 |  | ns |
| Address hold time (from ASTB $\downarrow$ ) | <11> | thsta |  | 0.5T-15 |  | $n s$ |
| Address float delay time from $\overline{\text { DSTB }} \downarrow$ | <12> | tfdA |  |  | 0 | ns |
| Data input setup time from address | <13> | tsaid |  |  | $(2+n) T-40$ | $n s$ |
| Data input setup time from $\overline{\text { DSTB }} \downarrow$ | <14> | tsdid |  |  | $(1+n) T-40$ | $n s$ |
| Delay time from ASTB $\downarrow$ to $\overline{\text { DSTB }} \downarrow$ | <15> | tostd |  | 0.5T-15 |  | ns |
| Data input hold time (from $\overline{\mathrm{DSTB}} \uparrow$ ) | <16> | thild |  | 0 |  | ns |
| Address output time from $\overline{\mathrm{DSTB}} \uparrow$ | <17> | toda |  | $(1+i) T-15$ |  | ns |
| Delay time from $\overline{\text { DSTB }} \uparrow$ to ASTB $\uparrow$ | <18> | todst1 |  | 0.5T-15 |  | ns |
| Delay time from $\overline{\text { DSTB }} \uparrow$ to ASTB $\downarrow$ | <19> | todst2 |  | $(1.5+i) T-15$ |  | $n s$ |
| $\overline{\text { DSTB }}$ low-level width | <20> | twdL |  | $(1+n) T-22$ |  | ns |
| ASTB high-level width | <21> | twsth |  | T-15 |  | $n \mathrm{~s}$ |
| Data output time from $\overline{\text { DSTB }} \downarrow$ | <22> | todod |  |  | 10 | ns |
| Data output setup time (to $\overline{\mathrm{DSTB}} \uparrow$ ) | <23> | tsodd |  | $(1+n) T-25$ |  | ns |
| Data output hold time (from $\overline{\mathrm{DSTB}} \uparrow$ ) | <24> | thdod |  | T-20 |  | $n s$ |
| $\overline{\text { WAIT }}$ setup time (to address) | <25> | tsawt1 | $n \geq 1$ |  | $1.5 \mathrm{~T}-40$ | ns |
|  | <26> | tsawt2 | $n \geq 1$ |  | $(1.5+n) T-40$ | ns |
| $\overline{\text { WAIT }}$ hold time (from address) | <27> | thawt1 | $n \geq 1$ | $(0.5+n) T$ |  | ns |
|  | <28> | thawt2 | $n \geq 1$ | $(1.5+n) T$ |  | ns |
| $\overline{\text { WAIT }}$ setup time (to ASTB $\downarrow$ ) | <29> | tsstwt1 | $n \geq 1$ |  | T-32 | ns |
|  | <30> | tsstwT2 | $n \geq 1$ |  | $(1+n) T-32$ | $n \mathrm{~s}$ |
| $\overline{\text { WAIT }}$ hold time ( from ASTB $\downarrow$ ) | <31> | thstwt1 | $n \geq 1$ | nT |  | ns |
|  | <32> | thstwt2 | $\mathrm{n} \geq 1$ | $(1+n) T$ |  | ns |
| HLDRQ high-level width | <33> | twhor |  | T+10 |  | ns |
| HLDAK low-level width | <34> | twhal |  | T-15 |  | ns |
| Bus output delay time from $\overline{\text { HLDAK }} \uparrow$ | <35> | tDhac |  | -6 |  | ns |
| Delay time from $\overline{H L D R Q} \downarrow$ to $\overline{H L D A K} \downarrow$ | <36> | tDHOHA1 |  |  | $(2 n+7.5) \mathrm{T}+25$ | ns |
| Delay time from $\overline{H L D R Q} \uparrow$ to $\overline{H L D A K} \uparrow$ | <37> | tDHOHA2 |  | 0.5T | $1.5 \mathrm{~T}+25$ | ns |

Remarks 1. $\mathrm{T}=1 / \mathrm{fcPu}$ (fcpu: CPU operating clock frequency)
2. n : Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.
3. i: Number of idle states inserted after a read cycle (0 or 1 ).
4. The values in the above specifications are values for when clocks with a $5: 5$ duty ratio are input from X 1 .
(b) Clock asynchronous ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=4.0$ to 5.5 V , $\mathrm{BV} \mathrm{DD}=3.0$ to 4.0 V , $\mathrm{EV} \mathrm{DD}=3.0$ to 5.5 V , $\mathrm{Vss}=\mathrm{AVss}=\mathrm{BV} \mathrm{ss}=\mathrm{EV} \mathrm{ss}=0 \mathrm{~V})$

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup time (to ASTB $\downarrow$ ) | <10> | tsast |  | 0.5T-20 |  | ns |
| Address hold time (from ASTB $\downarrow$ ) | <11> | thsta |  | 0.5T-20 |  | ns |
| Address float delay time from $\overline{\text { DSTB }} \downarrow$ | <12> | trdA |  |  | 0 | ns |
| Data input setup time from address | <13> | tsaid |  |  | $(2+n) T-50$ | ns |
| Data input setup time from $\overline{\text { DSTB }} \downarrow$ | <14> | tsdid |  |  | $(1+n) T-50$ | ns |
| Delay time from ASTB $\downarrow$ to $\overline{\mathrm{DSTB}} \downarrow$ | <15> | tosto |  | 0.5T-15 |  | ns |
| Data input hold time (from $\overline{\mathrm{DSTB}} \uparrow$ ) | <16> | thdid |  | 0 |  | ns |
| Address output time from $\overline{\text { DSTB }} \uparrow$ | <17> | toda |  | $(1+i) T-15$ |  | ns |
| Delay time from $\overline{\text { DSTB }} \uparrow$ to ASTB $\uparrow$ | <18> | todst1 |  | 0.5T-15 |  | ns |
| Delay time from $\overline{\text { DSTB }} \uparrow$ to ASTB $\downarrow$ | <19> | todst2 |  | $(1.5+i) T-15$ |  | ns |
| $\overline{\text { DSTB }}$ low-level width | <20> | twDL |  | $(1+n) T-35$ |  | ns |
| ASTB high-level width | <21> | twsth |  | T-15 |  | ns |
| Data output time from $\overline{\text { DSTB }} \downarrow$ | <22> | todod |  |  | 10 | ns |
| Data output setup time (to $\overline{\mathrm{DSTB}} \uparrow$ ) | <23> | tsodd |  | $(1+n) T-35$ |  | ns |
| Data output hold time (from $\overline{\text { DSTB }} \uparrow$ ) | <24> | thdod |  | T-25 |  | ns |
| $\overline{\text { WAIT }}$ setup time (to address) | <25> | tsawt1 | $n \geq 1$ |  | $1.5 \mathrm{~T}-55$ | ns |
|  | <26> | tsawt2 | $n \geq 1$ |  | $(1.5+n) T-55$ | ns |
| $\overline{\text { WAIT }}$ hold time (from address) | <27> | thawt1 | $n \geq 1$ | $(0.5+n) T$ |  | ns |
|  | <28> | thawt2 | $n \geq 1$ | $(1.5+n) T$ |  | ns |
| $\overline{\text { WAIT }}$ setup time (to ASTB $\downarrow$ ) | <29> | tsstwt1 | $n \geq 1$ |  | T-45 | ns |
|  | <30> | tsstwT2 | $n \geq 1$ |  | $(1+n) T-45$ | ns |
| $\overline{\text { WAIT }}$ hold time (from ASTB $\downarrow$ ) | <31> | thstwT1 | $\mathrm{n} \geq 1$ | nT |  | ns |
|  | <32> | thStwT2 | $\mathrm{n} \geq 1$ | $(1+n) T$ |  | ns |
| $\overline{\text { HLDRQ }}$ high-level width | <33> | twhoh |  | T+10 |  | ns |
| HLDAK low-level width | <34> | twhal |  | T-25 |  | ns |
| Bus output delay time from $\overline{\text { HLDAK }} \uparrow$ | <35> | tohac |  | -6 |  | ns |
| Delay time from $\overline{H L D R Q} \downarrow$ to $\overline{H L D A K} \downarrow$ | <36> | tDHQHA1 |  |  | $(2 n+7.5) T+25$ | ns |
| Delay time from $\overline{\mathrm{HLDRQ}} \uparrow$ to $\overline{\mathrm{HLDAK}} \uparrow$ | <37> | tDHQHA2 |  | 0.5T | $1.5 \mathrm{~T}+25$ | ns |

Remarks 1. $T=1 / f c P u$ (fcpu: CPU operating clock frequency)
2. n : Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.
3. i: Number of idle states inserted after a read cycle (0 or 1).
4. The values in the above specifications are values for when clocks with a $5: 5$ duty ratio are input from X1.
(c) Clock synchronous ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{BVDD}=4.0$ to 5.5 V , $\mathrm{EVDD}=3.0$ to 5.5 V ,

Vss = AVss = BVss = EVss = 0 V )

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Delay time from CLKOUT $\uparrow$ to address | <38> | toka |  | 0 | 19 | ns |
| Delay time from CLKOUT $\uparrow$ to address float | <39> | tFKA |  | -12 | 10 | ns |
| Delay time from CLKOUT $\downarrow$ to ASTB | <40> | tokst |  | 0 | 19 | ns |
| Delay time from CLKOUT $\uparrow$ to $\overline{\text { DSTB }}$ | <41> | tokd |  | 0 | 19 | ns |
| Data input setup time (to CLKOUT $\uparrow$ ) | <42> | tsidk |  | 20 |  | ns |
| Data input hold time (from CLKOUT $\uparrow$ ) | <43> | thkid |  | 5 |  | ns |
| Data output delay time from CLKOUT $\uparrow$ | <44> | tokod |  |  | 19 | ns |
| $\overline{\text { WAIT }}$ setup time (to CLKOUT $\downarrow$ ) | <45> | tswTk |  | 20 |  | ns |
| $\overline{\text { WAIT }}$ hold time (from CLKOUT $\downarrow$ ) | <46> | thkwt |  | 5 |  | ns |
| $\overline{\text { HLDRQ }}$ setup time (to CLKOUT $\downarrow$ ) | <47> | tshak |  | 20 |  | ns |
| $\overline{\text { HLDRQ }}$ hold time (from CLKOUT $\downarrow$ ) | <48> | tHKHQ |  | 5 |  | ns |
| Delay time from CLKOUT $\uparrow$ to address float (during bus hold) | <49> | tDKF |  |  | 19 | ns |
| Delay time from CLKOUT $\uparrow$ to $\overline{\text { HLDAK }}$ | <50> | tDкнA |  |  | 19 | ns |

Remark The values in the above specifications are values for when clocks with a 5:5 duty ratio are input from X1.
(d) Clock synchronous ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=4.0$ to 5.5 V , $\mathrm{BVDD}=3.0$ to 4.0 V , $\mathrm{EV} \mathrm{DD}=3.0$ to 5.5 V , Vss $=A V$ ss $=B V$ ss $=E V$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Delay time from CLKOUT $\uparrow$ to address | <38> | tDKA |  | 0 | 22 | ns |
| Delay time from CLKOUT $\uparrow$ to address float | <39> | tFKA |  | -16 | 10 | ns |
| Delay time from CLKOUT $\downarrow$ to ASTB | <40> | tokst |  | 0 | 19 | ns |
| Delay time from CLKOUT $\uparrow$ to $\overline{\text { DSTB }}$ | <41> | tokd |  | 0 | 22 | ns |
| Data input setup time (to CLKOUT $\uparrow$ ) | <42> | tsidk |  | 20 |  | ns |
| Data input hold time (from CLKOUT $\uparrow$ ) | <43> | tHKID |  | 5 |  | ns |
| Data output delay time from CLKOUT $\uparrow$ | <44> | tbkod |  |  | 22 | ns |
| $\overline{\text { WAIT }}$ setup time (to CLKOUT $\downarrow$ ) | <45> | tswTk |  | 24 |  | ns |
| $\overline{\text { WAIT }}$ hold time (from CLKOUT $\downarrow$ ) | <46> | thkwt |  | 5 |  | ns |
|  | <47> | tshok |  | 24 |  | ns |
| $\overline{\text { HLDRQ }}$ hold time (from CLKOUT $\downarrow$ ) | <48> | tHKHQ |  | 5 |  | ns |
| Delay time from CLKOUT $\uparrow$ to address float (during bus hold) | <49> | tDKF |  |  | 19 | ns |
| Delay time from CLKOUT $\uparrow$ to $\overline{\text { HLDAK }}$ | <50> | tokha |  |  | 19 | ns |

Remark The values in the above specifications are values for when clocks with a 5:5 duty ratio are input from X1.
(e) Read cycle (CLKOUT synchronous/asynchronous, 1 wait)


## (f) Write cycle (CLKOUT synchronous/asynchronous, 1 wait)



Note $R / \bar{W}, \overline{U B E N}, \overline{\text { LBEN }}$

Remarks 1. The broken lines indicate high impedance.
2. $\overline{\mathrm{RD}}$ is high level.
(g) Bus hold timing


Note $R / \bar{W}, \overline{U B E N}, \overline{\text { LBEN }}$

Remark The broken lines indicate high impedance.
(5) Interrupt timing
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VdD}=4.0$ to $5.5 \mathrm{~V}, \mathrm{BV} \mathrm{dD}=\mathrm{EV} \mathrm{dD}=3.0$ to 5.5 V , $\left.\mathrm{Vss}=\mathrm{AVss}=\mathrm{BV} \mathrm{ss}=\mathrm{EV} \mathrm{ss}=0 \mathrm{~V}\right)$

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NMI high-level width | <51> | twnir |  | 500 |  | ns |
| NMI low-level width | <52> | twnil |  | 500 |  | ns |
| INTPn high-level width | <53> | twith | $\mathrm{n}=0$ to 3 , analog noise elimination | 500 |  | ns |
|  |  |  | $n=4,5$, digital noise elimination | $3 \mathrm{~T}+20$ |  | ns |
|  |  |  | $\mathrm{n}=6$, digital noise elimination | $3 T s m p+20$ |  | ns |
| INTPn low-level width | <54> | twitL | $\mathrm{n}=0$ to 3 , analog noise elimination | 500 |  | ns |
|  |  |  | $\mathrm{n}=4,5$, digital noise elimination | $3 \mathrm{~T}+20$ |  | ns |
|  |  |  | $\mathrm{n}=6$, digital noise elimination | 3Tsmp + 20 |  | ns |

Remarks 1. $T=1 / f x x$
2. Tsmp $=$ Noise elimination sampling clock cycle


Remark $\mathrm{n}=0$ to 6
(6) RPU timing


| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIn0, Tln1 high-level width | <55> | ttiHn | $\mathrm{n}=0,1$ | $2 \mathrm{~T}_{\text {sam }}+20^{\text {Note }}$ |  | ns |
| TIn0, Tln1 low-level width | <56> | ttiLn | $\mathrm{n}=0,1$ | $2 \mathrm{~T}_{\text {sam }}+20^{\text {Note }}$ |  | ns |
| TIm high-level width | < $57>$ | ttilm | $\mathrm{m}=2$ to 5 | $3 T+20$ |  | ns |
| TIm low-level width | <58> | tTILm | $\mathrm{m}=2$ to 5 | $3 T+20$ |  | ns |

Note $\mathrm{T}_{\text {sam }}$ can select the following count clocks by setting the PRMn2 to PRMn0 bits of prescaler mode registers n0, n1 (PRMn0, PRMn1).

$$
\text { When } \mathrm{n}=0(\mathrm{TMO}), \mathrm{T}_{\text {sam }}=2 \mathrm{~T}, 4 \mathrm{~T}, 16 \mathrm{~T}, 64 \mathrm{~T}, 256 \mathrm{~T} \text {, or } 1 / I \mathrm{NTWTNI} \text { cycle }
$$

When $\mathrm{n}=1$ (TM1), $\mathrm{T}_{\text {sam }}=2 \mathrm{~T}, 4 \mathrm{~T}, 16 \mathrm{~T}, 32 \mathrm{~T}, 128 \mathrm{~T}$, or 256 T
However, when the $\mathrm{T} \ln 0$ valid edge is selected as the count clock, $T_{\text {sam }}=4 \mathrm{~T}$.
Remark $T=1 / f x x$

TIn0, TIn1 (input)


TIm (input)


Remark $\mathrm{n}=0,1$
$\mathrm{m}=2$ to 5
(7) Asynchronous serial interface (UART0, UART1) timing


| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASCKn cycle time | <59> | tKCY13 |  | 200 |  | ns |
| ASCKn high-level width | <60> | tKH13 |  | 80 |  | ns |
| ASCKn low-level width | <61> | tKL13 |  | 80 |  | ns |

Remark $\mathrm{n}=0,1$


Remark $\mathrm{n}=0,1$
(8) 3-wire serial interface (CSIO to CSI3) timing
(a) Master mode


| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCKn }}$ cycle | <62> | tkcy1 |  | 400 |  | ns |
| $\overline{\text { SCKn }}$ high-level width | <63> | tKH1 |  | 140 |  | ns |
| $\overline{\text { SCKn }}$ low-level width | <64> | tKL1 |  | 140 |  | ns |
| SIn setup time (to $\overline{\mathrm{SCKn}} \uparrow$ ) | <65> | tsIK1 |  | 50 |  | ns |
| SIn hold time (from $\overline{\mathrm{SCKn}} \uparrow$ ) | <66> | tksl1 |  | 50 |  | ns |
| Delay time from $\overline{\text { SCKn }} \downarrow$ to SOn output | <67> | tksO1 |  |  | 60 | ns |

Remark $\mathrm{n}=0$ to 3
(b) Slave mode
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=4.0$ to $5.5 \mathrm{~V}, \mathrm{BV} \mathrm{Dd}_{\mathrm{d}}=\mathrm{EV} \mathrm{DD}=3.0$ to $5.5 \mathrm{~V}, \mathrm{~V} \mathrm{ss}=\mathrm{AV} \mathrm{ss}=\mathrm{BV} \mathrm{ss}=\mathrm{V} s \mathrm{~s}=0 \mathrm{~V}$ )

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCKn }}$ cycle | <62> | tkcy2 |  | 400 |  | ns |
| $\overline{\text { SCKn }}$ high-level width | <63> | tKH2 |  | 140 |  | ns |
| $\overline{\text { SCKn }}$ low-level width | <64> | tKL2 |  | 140 |  | ns |
| SIn setup time (to $\overline{\text { SCKn }} \uparrow$ ) | <65> | tsIK2 |  | 50 |  | ns |
| SIn hold time (from $\overline{\mathrm{SCKn}} \uparrow$ ) | <66> | tksı2 |  | 50 |  | ns |
| Delay time from $\overline{\text { SCKn }} \downarrow$ to SOn output | <67> | tkso2 | $4.0 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | 60 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}$ |  | 100 | ns |

Remark $\mathrm{n}=0$ to 3


Remarks 1. The broken lines indicate high impedance.
2. $\mathrm{n}=0$ to 3
(9) 3-wire variable length serial interface (CSI4) timing
(a) Master mode


| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK4 }}$ cycle | <68> | tkcy1 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 200 |  | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ | 400 |  | ns |
| $\overline{\text { SCK4 }}$ high-level width | <69> | tkH1 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 60 |  | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EV}$ DD $<4.0 \mathrm{~V}$ | 140 |  | ns |
| $\overline{\text { SCK4 }}$ low-level width | <70> | tkL1 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 60 |  | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ | 140 |  | ns |
| SI4 setup time (to $\overline{\mathrm{SCK} 4} \uparrow$ ) | <71> | tsıK1 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 25 |  | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EV}$ DD $<4.0 \mathrm{~V}$ | 50 |  | ns |
| SI4 hold time (from $\overline{\text { SCK4 }} \uparrow$ ) | <72> | tksil |  | 20 |  | ns |
| Delay time from $\overline{\mathrm{SCK}} \downarrow$ to SO 4 output | <73> | tksor |  |  | 55 | ns |

(b) Slave mode


| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK4 }}$ cycle | <68> | tксү2 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}^{5} 5.5 \mathrm{~V}$ | 200 |  | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EV}$ DD $<4.0 \mathrm{~V}$ | 400 |  | ns |
| $\overline{\text { SCK4 }}$ high-level width | <69> | tkH2 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 60 |  | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EV}$ DD $<4.0 \mathrm{~V}$ | 140 |  | ns |
| $\overline{\text { SCK4 }}$ low-level width | <70> | tkL2 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 60 |  | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EV}$ DD $<4.0 \mathrm{~V}$ | 140 |  | ns |
| SI4 setup time (to $\overline{\mathrm{SCK} 4} \uparrow$ ) | <71> | tsıK2 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}^{5} 5.5 \mathrm{~V}$ | 25 |  | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ | 50 |  | ns |
| SI4 hold time (from $\overline{\text { SCK4 }} \uparrow$ ) | <72> | tks12 |  | 20 |  | ns |
| Delay time from $\overline{\text { SCK4 }} \downarrow$ to SO4 output | <73> | tksoz | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 55 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ |  | 100 | ns |



Remark The broken lines indicate high impedance.
(10) $I^{2} \mathrm{C}$ bus mode ( $\mu$ PD703034AY, 703035AY, 70F3035AY only) (1/2)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.0$ to 5.5 V , $\mathrm{BV} \mathrm{DD}=\mathrm{EV} \mathrm{DD}=3.0$ to 5.5 V , $\mathrm{Vss}=\mathrm{AVss}=\mathrm{BV} \mathrm{ss}=\mathrm{EV} \mathrm{ss}=0 \mathrm{~V}$ )

| Parameter |  | Symbol |  | Normal Mode |  | High-Speed Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| SCLn clock frequency |  |  |  | - | fcık | 0 | 100 | 0 | 400 | kHz |
| Bus-free time (between stop/start conditions) |  | <74> | teuf | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| Hold time ${ }^{\text {Note } 1}$ |  | <75> | thd:STA | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| SCLn clock low-level width |  | <76> | tow | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| SCLn clock high-level width |  | <77> | thigh | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Setup time for start/restart conditions |  | <78> | tsu:STA | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Data hold time | CBUS <br> compatible master | <79> | thd:dat | 5.0 | - | - | - | $\mu \mathrm{s}$ |
|  | $I^{2} \mathrm{C}$ mode |  |  | $0^{\text {Note } 2}$ | - | $0^{\text {Note } 2}$ | $0.9{ }^{\text {Note } 3}$ | $\mu \mathrm{s}$ |
| Data setup time |  | <80> | tsu:dat | 250 | - | $100^{\text {Note } 4}$ | - | ns |
| SDAn and SCLn signal rise time |  | <81> | tr | - | 1000 | $20+0.1 C^{\text {Note } 5}$ | 300 | ns |
| SDAn and SCLn signal fall time |  | <82> | tF | - | 300 | $20+0.1 C^{\text {Note } 5}$ | 300 | ns |
| Stop condition setup time |  | <83> | tsu:sto | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Pulse width of spike suppressed by input filter |  | <84> | tsp | - | - | 0 | 50 | ns |
| Capacitance load of each bus line |  | - | Cb | - | 400 | - | 400 | pF |

Notes 1. At the start condition, the first clock pulse is generated after the hold time.
2. The system requires a minimum of 300 ns hold time internally for the SDAn signal (at ViHmin. of SCLn signal) in order to occupy the undefined area at the falling edge of SCLn.
3. If the system does not extend the SCLn signal low hold time (tlow), only the maximum data hold time (thD:DAT) needs to be satisfied.
4. The high-speed mode $I^{2} C$ bus can be used in the normal-mode $I^{2} C$ bus system. In this case, set the high-speed mode $\mathrm{I}^{2} \mathrm{C}$ bus so that it meets the following conditions.

- If the system does not extend the SCLn signal's low state hold time:
tsu:DAT $\geq 250 \mathrm{~ns}$
- If the system extends the SCLn signal's low state hold time:

Transmit the following data bit to the SDAn line prior to the SCLn line release (trmax. + tsu:DAT = 1000 $+250=1250$ ns: Normal mode $I^{2} \mathrm{C}$ bus specification).
5. Cb : Total capacitance of one bus line (unit: pF )

Remark $\mathrm{n}=0,1$
(10) $I^{2} C$ bus mode ( $\mu$ PD703034AY, 703035AY, 70F3035AY only) (2/2)


Remark $\mathrm{n}=0,1$

A/D Converter Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vdd}=A V_{d d}=A V_{\mathrm{ref}}=4.5$ to 5.5 V , V ss $=A V \mathrm{Vs}=0 \mathrm{~V}$, Output pin load capacitance: $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$ )


Notes 1. Excluding quantization error ( $\pm 0.05 \%$ FSR $)$
2. Excluding quantization error $( \pm 0.5 \mathrm{LSB})$

Remarks 1. LSB: Least Significant Bit FSR: Full Scale Range
2. ADM2: $A / D$ converter mode register 2

IEBus Controller Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=4.0$ to 5.5 V , $\mathrm{BVDD}=\mathrm{EVDD}=3.0$ to 5.5 V ,
$\mathrm{Vss}=A V \mathrm{ss}=\mathrm{BV}$ ss $=E V \mathrm{ss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IEBus system clock frequency | fs | Communication mode: fixed to mode 1 |  | $6.0^{\text {Note } 1}$ |  | MHz |
|  |  |  |  | $6.29^{\text {Notes } 1,2}$ |  | MHz |

Notes 1. 6.0 MHz and 6.29 MHz can not be used together for the IEBus system clock frequency
2. Although the system clock specified in the IEBus specification is 6.0 MHz , operation is guaranteed at 6.29 MHz system clock in the V850/SB2.

Regulator ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V} D=4.0$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output stabilization time | tREG | Stabilization capacitance $\mathrm{C}=1 \mu \mathrm{~F}$ <br> (Connected to REGC pin) | 1 |  |  | ms |

Cautions 1. Be sure to start inputting supply voltage Vdd when $\overline{\operatorname{RESET}}=\mathrm{V}_{\mathrm{ss}}=\mathrm{EVss}=B V \mathrm{ss}=0 \mathrm{~V}$ (the above state), and make $\overline{\text { RESET }}$ high level after the treg period has elapsed.
2. If supply voltage $B V_{d D}$ or $E V_{D D}$ is input before the treg period has elapsed following the input of supply voltage $V_{D D}$, note that data may be driven from the pins until the treg period has elapsed because the I/O buffers' power supply was turned on while the circuit was in an undefined state.

### 3.1 Flash Memory Programming Mode ( $\mu$ PD70F3035A, 70F3035AY only)

```
Write/erase characteristics (TA = 10 to 85'` _.. I, K, E rank product,
TA = -20 to +85'` _.. P rank product,
VDD = AVDD = BVdD = EV DD = 4.5 to 5.5 V, Vss = AVss = BVss = EVss = 0 V)
```

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VPP power supply voltage | VPP2 | During flash memory programming | 7.5 | 7.8 | 8.1 | V |
| Vod power supply current | IdD | When $\mathrm{VPP}^{\text {a }}=\mathrm{V}_{\text {PP2 }}$, $\mathrm{fxx}=13 \mathrm{MHz}$ |  |  | 51 | mA |
| VPP power supply current | Ipp | VPP $=\mathrm{VPP}$ |  |  | 100 | mA |
| Step erase time | ter | Note 1 |  | 0.2 |  | S |
| Overall erase time per area | tera | When the step erase time = 0.2 s, Note 2 |  |  | 20 | s/area |
| Write-back time | tw | Note 3 |  | 1 |  | ms |
| Number of write-backs per write-back command | Cwb | When the write-back time = 1 ms , Note 4 |  |  | 300 | Count/write- <br> back command |
| Number of erase/write-backs | Cerwb |  |  |  | 16 | Count |
| Step writing time | twr | Note 5 |  | 20 |  | $\mu \mathrm{s}$ |
| Overall writing time per word | twrw | When the step writing time $=20 \mu \mathrm{~s}$ ( 1 word = 4 bytes), <br> Note 6 | 20 |  | 200 | $\mu \mathrm{s} /$ word |
| Number of rewrites per area | Cerwr | 1 erase +1 write after erase = 1 rewrite, Note 7 | Note 8 |  |  | Count/area |

Notes 1. The recommended setting value of the step erase time is 0.2 s .
2. The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
3. The recommended setting value of the write-back time is 1 ms .
4. Write-back is executed once by the issuance of the write-back command. Therefore, the retry count must be the maximum value minus the number of commands issued.
5. The recommended setting value of the step writing time is $20 \mu \mathrm{~s}$.
6. $20 \mu \mathrm{~s}$ is added to the actual writing time per word. The internal verify time during and after the writing is not included.
7. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

## Example (P: Write, E: Erase)

Shipped product $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3$ rewrites
Shipped product $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3$ rewrites
8. I, K, E rank product: 20 writes/area

P rank product: 100 writes/area

Remarks 1. When the PG-FP3 is used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified.
2. Area $0=000000 \mathrm{H}$ to 01 FFFFH

Area $1=020000 \mathrm{H}$ to 03FFFFH

## 4. PACKAGE DRAWINGS

## * 100-PIN PLASTIC LQFP (FINE PITCH) (14x14)



NOTE
Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $16.00 \pm 0.20$ |
| B | $14.00 \pm 0.20$ |
| C | $14.00 \pm 0.20$ |
| D | $16.00 \pm 0.20$ |
| F | 1.00 |
| G | 1.00 |
| $H$ | $0.22_{-0.04}^{+0.05}$ |
| I | 0.08 |
| $J$ | 0.50 (T.P.) |
| K | $1.00 \pm 0.20$ |
| L | $0.50 \pm 0.20$ |
| $M$ | $0.17_{-0.07}^{+0.03}$ |
| $N$ | 0.08 |
| $P$ | $1.40 \pm 0.05$ |
| Q | $0.10 \pm 0.05$ |
| $R$ | $3^{\circ}{ }_{-3}{ }^{\circ}$ |
| $S$ | 1.60 MAX. |
| S100GC-50-8EU, 8EA-2 |  |

## 100-PIN PLASTIC QFP (14x20)



## NOTE

Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $23.6 \pm 0.4$ |
| B | $20.0 \pm 0.2$ |
| C | $14.0 \pm 0.2$ |
| D | $17.6 \pm 0.4$ |
| F | 0.8 |
| G | 0.6 |
| H | $0.30 \pm 0.10$ |
| I | 0.15 |
| J | 0.65 (T.P.) |
| K | $1.8 \pm 0.2$ |
| L | $0.8 \pm 0.2$ |
| M | $0.15_{-0}^{+0.10}$ |
| N | 0.10 |
| P | $2.7 \pm 0.1$ |
| Q | $0.1 \pm 0.1$ |
| R | $5^{\circ} \pm 5^{\circ}$ |
| S | 3.0 MAX. |
|  | P100GF-65-3BA1-4 |

## 5. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD703034A, 703034AY, 703035A, 703035AY, 70F3035A, and 70F3035AY should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 5-1. Surface Mounting Type Soldering Conditions (1/2)
(1) $\mu$ PD703034AGC- $\times \times \times-8 E U: 100-$ pin plastic LQFP (fine pitch) $(14 \times 14)$
$\mu$ PD703034AYGC- $\times x \times-8 E U: 100-$ pin plastic LQFP (fine pitch) $(14 \times 14)$
$\mu$ PD703035AGC- $x \times \times-8 E U: \quad 100-$ pin plastic LQFP (fine pitch) $(14 \times 14)$
$\mu$ PD703035AYGC-××x-8EU: 100-pin plastic LQFP (fine pitch) $(14 \times 14)$

| Soldering Method | Soldering Conditions | Recommended <br> Condition <br> Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. (at $210^{\circ} \mathrm{C}$ or higher), <br> Count: Two times or less <br> Exposure limit: 7 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 10 to 72 hours) | IR35-107-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 25 to 40 seconds (at $200^{\circ} \mathrm{C}$ or higher), <br> Count: Two times or less <br> Exposure limit: 7 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 10 to 72 hours) | VP15-107-2 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) | - |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \% \mathrm{RH}$ or less for the allowable storage period.

## Caution Do not use different soldering methods together (except for partial heating).

(2) $\mu$ PD70F3035AGC-8EU: $\quad$ 100-pin plastic LQFP (fine pitch) $(14 \times 14)$
$\mu$ PD70F3035AYGC-8EU: $\quad 100$-pin plastic LQFP (fine pitch) $(14 \times 14)$

| Soldering Method | Soldering Conditions | Recommended <br> Condition <br> Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. (at $210^{\circ} \mathrm{C}$ or higher), <br> Count: Two times or less <br> Exposure limit: 3 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 10 to 72 hours) | IR35-103-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 25 to 40 seconds (at $200^{\circ} \mathrm{C}$ or higher), <br> Count: Two times or less <br> Exposure limit: 3 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 10 to 72 hours) | VP15-103-2 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) | - |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \% \mathrm{RH}$ or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 5-1. Surface Mounting Type Soldering Conditions (2/2)
(3) $\mu$ PD703034AGF- $x \times x-3 B A: 100$-pin plastic QFP $(14 \times 20)$
$\mu$ PD703034AYGF- $x \times x-3 B A: 100-$ pin plastic QFP $(14 \times 20)$
$\mu$ PD703035AGF- $x \times x-3 B A: \quad 100-$ pin plastic QFP $(14 \times 20)$
$\mu$ PD703035AYGF- $x \times x-3 B A: 100$-pin plastic QFP $(14 \times 20)$
$\mu$ PD70F3035AGF-3BA: $\quad$ 100-pin plastic QFP $(14 \times 20)$
$\mu$ PD70F3035AYGF-3BA: $\quad$ 100-pin plastic QFP $(14 \times 20)$

| Soldering Method | Soldering Conditions | Recommended <br> Condition <br> Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. (at $210^{\circ} \mathrm{C}$ or higher), <br> Count: Two times or less <br> Exposure limit: 7 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 20 to 72 hours) | IR35-207-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 25 to 40 seconds (at $200^{\circ} \mathrm{C}$ or higher), <br> Count: Two times or less <br> Exposure limit: 7 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 20 to 72 hours) | VP15-207-2 |
| Wave soldering | Solder bath temperature: $260^{\circ} \mathrm{C}$ max., Time: 10 seconds max., Count: Once <br> Preheating temperatur: $120^{\circ} \mathrm{C}$ max. (package surface temperature) <br> Exposure limit: 7 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 20 to 72 hours) | WS60-207-1 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C} \mathrm{max.}, \mathrm{Time:} 3$ seconds max. (per pin row) | - |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \% \mathrm{RH}$ or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

## *APPENDIX NOTES ON TARGET SYSTEM DESIGN

The following shows a diagram of the connection conditions between the in-circuit emulator option board and conversion connector. Design your system making allowances for conditions such as the form of parts mounted on the target system as shown below.

Appendix-1. 100-pin Plastic LQFP (Fine Pitch) $(14 \times 14)$
Side view

Note YQSOCKET100SDN (included with IE-703002-MC) can be inserted here to adjust the height (height: 3.2 mm ).


Appendix-2. 100-pin Plastic QFP ( $\mathbf{1 4} \times \mathbf{2 0}$ )


## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.
(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Caution Purchase of NEC I ${ }^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} C$ Patent Rights to use these components in an $I^{2} C$ system, provided that the system conforms to the $I^{2} C$ Standard Specification as defined by Philips.

Related document $\mu$ PD703037A, 703037AY, 70F3037A, 70F3037AY Data Sheet (U14894E)

The related documents in this publication may include preliminary versions. However, preliminary versions are not marked as such.

V850/SB1, V850/SB2, V850 Family, and IEBus are trademarks of NEC Corporation.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.I.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-3067-5800
Fax: 01-3067-5899
NEC Electronics (France) S.A.
Madrid Office
Madrid, Spain
Tel: 091-504-2787
Fax: 091-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
Novena Square, Singapore
Tel: 253-8311
Fax: 250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951
NEC do Brasil S.A.
Electron Devices Division
Guarulhos-SP, Brasil
Tel: 11-6462-6810
Fax: 11-6462-6829


#### Abstract

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.


License not needed: $\mu$ PD70F3035A, 70F3035AY
The customer must judge the need for license: $\mu$ PD703034A, 703034AY, 703035A, 703035AY

- The information in this document is current as of December, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


[^0]:    The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
    Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

