## Renesns

## FEATURES:

- N channel FET switches with no parasitic diode to Vcc
- Isolation underpower-offconditions
- No DC path to Vcc or GND
- 5V tolerant in OFF and ON state
- 5 V tolerant I/Os
- Low Ron $-4 \Omega$ typical
- Flat Ron characteristics over operating range
- Rail-to-rail switching 0-5V
- Bidirectional dataflow with near-zero delay: no added ground bounce
- Excellent Ron matching between channels
- Vcc operation: 2.3V to 3.6 V
- High bandwidth - up to 500 MHz
- LVTTL-compatible control Inputs
- Undershoot Clamp Diodes on all switch and control Inputs
- Low I/O capacitance, 4pF typical
- Available in TSSOP package


## APPLICATIONS:

- Hot-swapping
- 10/100 Base-T, Ethernet LAN switch
- Low distortion analog switch
- Replaces mechanical relay
- ATM 25/155 switching


## DESCRIPTION:

The QS3VH16233 HotSwitch is a 32-bit to 16-bit high bandwidth bus switch, which can multiplex or demultiplex data. The QS3VH16233 has very low ON resistance, resulting in under 250ps propagation delay through the switch. This device can be used as two 16 -bit to 8 -bit multiplexers or as one 32-bitto 16-bit multiplexer. SELx inputs control the data flow. TESTx inputs control either one or two ports connection. In the OFF and ON states, the switches are 5V-tolerant. In the OFF state, the switches offer very high impedance at the terminals.
The combination of near-zero propagation delay, high OFF impedance, and over-voltage tolerance also makes the QS3VH16233 ideal for high performance communications applications.

The QS3VH16233 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## FUNCTIONAL BLOCK DIAGRAM




[^0]
## PIN CONFIGURATION



TSSOP TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max. | Unit |
| :---: | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Supply Voltage to Ground | -0.5 to 4.6 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | -0.5 to 5.5 | V |
| VTERM $^{(3)}$ | DC Input Voltage VIn | -0.5 to 5.5 | V |
| VAC | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns}$ ) | -3 | V |
| IOUT | DCOutput Current (max. current/pin) | 120 | mA |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VCC terminals.
3. All terminals except Vcc.

CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V} / \mathrm{N}=\mathrm{oV}, \mathrm{Vout}=\mathrm{OV}\right)$

| Symbol | Parameter ${ }^{(1)}$ |  | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cli | Control Inputs |  | 3 | 5 | pF |
| CI/O | Quickswitch Channels (Switch OFF) | Mux | 8 | 12 | pF |
|  |  | Demux | 4 | 6 |  |
| CI/O | Quickswitch Channels (Switch ON) | Mux | 16 | 24 | pF |
|  |  | Demux | 8 | 12 |  |

NOTE:

1. This parameter is guaranteed but not production tested.

## PIN DESCRIPTION

| Pin Names | I/O | Description |
| :---: | :---: | :--- |
| $x A$ | $1 / 0$ | Bus A |
| $x B x$ | $1 / 0$ | Bus B |
| SELx | I | DataSelect |
| TESTx | I | PortSelect |

## FUNCTION TABLE(1)

| SELx | TESTx | xA | Function |
| :---: | :---: | :---: | :--- |
| L | L | $\mathrm{xB1} 1$ | xA to xB 1 |
| H | L | $\mathrm{xB2} 2$ | xA to xB 2 |
| X | H | $\mathrm{xB} 1, \mathrm{xB} 2$ | xA to xB 1 and xB 2 |

## NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
X = Don't Care

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE(1)

Following Conditions Apply Unless Otherwise Specified: Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$

| Symbol | Parameter | Test Conditions |  |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH forControl Inputs |  | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 2.7V | 1.7 | - | - | V |
|  |  |  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6 V | 2 | - | - |  |
| VIL | InputLOWVoltage | Guaranteed Logic HIGH forControl Inputs |  | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 2.7 V | - | - | 0.7 | V |
|  |  |  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6 V | - | - | 0.8 |  |
| IN | InputLeakage Current(Control Inputs) | $0 \mathrm{~V} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ |  |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | Off-State Current(Hi-Z) | $0 \mathrm{~V} \leq$ Vout $\leq 5 \mathrm{~V}$, Switches OFF |  |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IOFF | Data Input/OutputPowerOffLeakage | Vin or Vout OV to 5V, Vcc $=0 \mathrm{~V}$ |  |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron | Switch ON Resistance | $\mathrm{Vcc}=2.3 \mathrm{~V}$ | $\mathrm{VIN}=0 \mathrm{~V}$ | $10 \mathrm{~N}=30 \mathrm{~mA}$ | - | 6 | 8 | $\Omega$ |
|  |  | (Typ. at $\mathrm{Vcc}=2.5 \mathrm{~V}$ ) | $\mathrm{VIN}=1.7 \mathrm{~V}$ | $\mathrm{ION}=15 \mathrm{~mA}$ | - | 7 | 9 |  |
|  |  | Vcc $=3 \mathrm{~V}$ | V IN $=0 \mathrm{~V}$ | $\mathrm{ION}=30 \mathrm{~mA}$ | - | 4 | 6 |  |
|  |  |  | $\mathrm{VIN}=2.4 \mathrm{~V}$ | $\mathrm{ION}=15 \mathrm{~mA}$ | - | 5 | 8 |  |

NOTE:

1. Typical values are at $\mathrm{Vcc}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

## TYPICAL ON RESISTANCE vs Vin AT Vcc = 3.3V



## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | VCC $=$ Max., VIN $=$ GND or VCC, $\mathrm{f}=0$ | - | 1.5 | 3 | mA |
| $\Delta \mathrm{ICC}$ | Power Supply Current ${ }^{(2,3)}$ per Input HIGH | VCC $=$ Max., VIN $=3 \mathrm{~V}, \mathrm{f}=0$ per Control Input | - | - | 30 | $\mu \mathrm{~A}$ |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | VCC $=3.3 \mathrm{~V}, \mathrm{~A}$ and B Pins Open, Control Inputs <br> Toggling @ $50 \%$ Duty Cycle | See Typical ICCD vs Enable Frequency graph below |  |  |  |
|  |  |  |  |  |  |  |

NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per input driven at the specified level. A and $B$ pins do not contribute to $\Delta \mathrm{lcc}$.
3. This parameter is guaranteed but not tested.
4. This parameter represents the current required to switch internal capacitance at the specified frequency. The A and B inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested.

TYPICAL Iccd vs ENABLE FREQUENCY CURVE AT Vcc = 3.3V


ENABLE FREQUENCY (MHz)

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | $\mathrm{Vcc}=2.5 \pm 0.2 \mathrm{~V}^{(1)}$ |  | $\mathrm{Vcc}=3.3 \pm 0.3 \mathrm{~V}^{(1)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{(4)}$ | Max. | Min. ${ }^{4}$ ) | Max. |  |
| tPLH tPHL | DataPropagationDelay ${ }^{(2,3)}$ A to B or B to A | - | 0.2 | - | 0.2 | ns |
| tBX | Switch Multiplex Delay SEL to XA | 1.5 | 9 | 1.5 | 7.5 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Switch Turn-On Delay SEL to xBx | 1.5 | 9 | 1.5 | 8 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Switch Turn-OffDelay SEL to xBx | 1.5 | 7.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Switch Turn-On Delay TEST to xBx | 1.5 | 8.5 | 1.5 | 9 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Switch Turn-OffDelay TEST to xBx | 1.5 | 8.5 | 1.5 | 8.5 | ns |
| fsx | Operating Frequency-Enable ${ }^{(2,5)}$ | - | 7.5 | - | 15 | MHz |

## NOTES:

1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.2 ns at $C_{L}=50 \mathrm{pF}$. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
4. Minimums are guaranteed but not production tested.
5. Maximum toggle frequency for $S x$ control input (pass voltage $>\mathrm{Vcc}, \mathrm{VIN}=5 \mathrm{~V}$, RLoAd $\geq 1 \mathrm{M} \Omega$, no Cload).

## SOME APPLICATIONS FOR HOTSWITCH PRODUCTS



Rail-to-Rail Switching


Fast Ethernet Data Switching (LAN Switch)


## TEST CIRCUITS AND WAVEFORMS

## TEST CONDITIONS

| Symbol | $\mathrm{Vcc}^{(1)}=\mathbf{3 . 3 V} \pm 0.3 \mathrm{~V}$ | $\mathrm{Vcc}^{(2)}=\mathbf{2 . 5 V} \pm \mathbf{0 . 2 V}$ | Unit |
| :---: | :---: | :---: | :---: |
| VLOAD | 6 | $2 \times \mathrm{Vcc}$ | V |
| VIH | 3 | Vcc | V |
| $\mathrm{V} T$ | 1.5 | $\mathrm{Vcc} / 2$ | V |
| VLZ | 300 | 150 | mV |
| VHZ | 300 | 150 | mV |
| CL | 50 | 30 | pF |



Test Circuits for All Outputs

## DEFINITIONS:

$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; $\mathrm{tF} \leq 2 \mathrm{~ns}$; $\mathrm{tR} \leq 2 \mathrm{~ns}$.

## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| tplzItpzL | VLOAD |
| tPHztPzH | GND |
| tPD | Open |



Propagation Delay


NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

## Enable and Disable Times

## ORDERING INFORMATION

Q


Tube or Tray
Tape and Reel

Thin Shrink Small Outline Package - TSSOP Green
2.5V / 3.3V 32:16 Mux / Demux High Bandwidth Switch

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.


[^0]:    The IDT logo is a registered trademark of Integrated Device Technology, Inc.

