The ISLA112P25MREP is a low-power 12-bit, 250MSPS analog-to-digital converter. Designed with Intersil's proprietary FemtoCharge ${ }^{T M}$ technology on a standard CMOS process.

A serial peripheral interface (SPI) port allows for extensive configurability, as well as fine control of various parameters such as gain and offset.

Digital output data is presented in selectable LVDS or CMOS formats. The ISLA112P25MREP is available in a 72 Ld QFN package with an exposed paddle. Operating from a 1.8 V supply, performance is specified over the full military temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$.

## Applications

- Power Amplifier Linearization
- Radar and Satellite Antenna Array Processing
- Broadband Communications
- High-Performance Data Acquisition
- Communications Test Equipment


## Key Specifications

- $\operatorname{SNR}=62.7 \mathrm{dBFS}$ for $\mathrm{f}_{\mathrm{IN}}=105 \mathrm{MHz}(-1 \mathrm{dBFS})$
- SFDR $=67 \mathrm{dBc}$ for $\mathrm{f}_{\mathrm{IN}}=105 \mathrm{MHz}(-1 \mathrm{dBFS})$
- Total Power Consumption
- 310mW @ 250MSPS (SDR Mode)
- 234mW @ 250MSPS (DDR Mode)


## Features

- Programmable Gain, Offset and Skew Control
- 1.3GHz Analog Input Bandwidth
- 60fs Clock Jitter
- Over-Range Indicator
- Selectable Clock Divider: $\div 1, \div 2$ or $\div 4$
- Clock Phase Selection
- Nap and Sleep Modes
- Two's Complement, Gray Code or Binary Data Format
- SDR/DDR LVDS-Compatible or LVCMOS Outputs
- Programmable Built-in Test Patterns
- Single-Supply 1.8V Operation
- Pb-Free (RoHS Compliant)


## VID Features

- Specifications per DSCC VID V62/10609
- Full Military Temperature Electrical Performance from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Controlled Baseline with One Wafer Fabrication Site and One Assembly/Test Site
- Full Homogeneous Lot Processing in Wafer Fab
- No Combination of Wafer Fabrication Lots in Assembly
- Full Traceability Through Assembly and Test by
- Date/Trace Code Assignment
- Enhanced Process Change Notification
- Enhanced Obsolescence Management
- Eliminates Need for Up-Screening a COTS Component


## Block Diagram



## Pin Configuration



## Pin Descriptions

| PI N <br> NUMBER | LVDS [LVCMOS] <br> NAME | LVDS [LVCMOS] FUNCTI ON <br> SDR MODE | DDR MODE <br> COMMENTS |
| :---: | :---: | :--- | :--- |
| $1,6,12,19$, <br> 24,71 | AVDD | 1.8 V Analog Supply |  |
| $2,3,4,5,13$, <br> $14,17,18,28$, <br> $29,30,31$ | DNC | Do Not Connect |  |
| $7,8,11,72$ |  |  |  |
| 9,10 | VINSS | Analog Ground |  |
| 15 | VCM | Common Mode Output |  |
| 16 | CLKDIV | Tri-Level Clock Divider Control |  |

## Pin Descriptions (continued)

| PIN NUMBER | LVDS [LVCMOS] NAME | LVDS [LVCMOS] FUNCTION SDR MODE | DDR MODE COMMENTS |
| :---: | :---: | :---: | :---: |
| 20, 21 | CLKP, CLKN | Clock Input True, Complement |  |
| 22 | OUTMODE | Tri-Level Output Mode Control (LVDS, LVCMOS) |  |
| 23 | NAPSLP | Tri-Level Power Control (Nap, Sleep modes) |  |
| 25 | RESETN | Power On Reset (Active Low, see page 15) |  |
| 26, 45, 55, 65 | OVSS | Output Ground |  |
| 27, 36, 56 | OVDD | 1.8V Output Supply |  |
| 32 | $\begin{aligned} & \text { DON } \\ & \text { [NC] } \end{aligned}$ | LVDS Bit 0 (LSB) Output Complement [NC in LVCMOS] | DDR Logical Bits 1, 0 (LVDS) |
| 33 | $\begin{aligned} & \text { DOP } \\ & \text { [DO] } \end{aligned}$ | LVDS Bit 0 (LSB) Output True [LVCMOS Bit 0] | DDR Logical Bits 1, 0 (LVDS or CMOS) |
| 34 | $\begin{aligned} & \text { D1N } \\ & \text { [NC] } \end{aligned}$ | LVDS Bit 1 Output Complement [NC in LVCMOS] | NC in DDR |
| 35 | $\begin{aligned} & \text { D1P } \\ & \text { [D1] } \end{aligned}$ | LVDS Bit 1 Output True [LVCMOS Bit 1] | NC in DDR |
| 37 | $\begin{aligned} & \mathrm{D} 2 \mathrm{~N} \\ & {[\mathrm{NC}]} \end{aligned}$ | LVDS Bit 2 Output Complement [NC in LVCMOS] | DDR Logical Bits 3,2 (LVDS) |
| 38 | $\begin{aligned} & \text { D2P } \\ & \text { [D2] } \end{aligned}$ | LVDS Bit 2 Output True [LVCMOS Bit 2] | DDR Logical Bits 3,2 (LVDS or CMOS) |
| 39 | $\begin{gathered} \text { D3N } \\ {[\mathrm{NC}]} \end{gathered}$ | LVDS Bit 3 Output Complement [NC in LVCMOS] | NC in DDR |
| 40 | $\begin{aligned} & \text { D3P } \\ & \text { [D3] } \end{aligned}$ | LVDS Bit 3 Output True [LVCMOS Bit 3] | NC in DDR |
| 41 | $\begin{aligned} & \text { D4N } \\ & {[\mathrm{NC}]} \end{aligned}$ | LVDS Bit 4 Output Complement [NC in LVCMOS] | DDR Logical Bits 5,4 (LVDS) |
| 42 | $\begin{aligned} & \text { D4P } \\ & \text { [D4] } \end{aligned}$ | LVDS Bit 4 Output True [LVCMOS Bit 4] | DDR Logical Bits 5,4 (LVDS or CMOS) |
| 43 | $\begin{aligned} & \text { D5N } \\ & \text { [NC] } \end{aligned}$ | LVDS Bit 5 Output Complement [NC in LVCMOS] | NC in DDR |
| 44 | $\begin{aligned} & \text { D5P } \\ & \text { [D5] } \end{aligned}$ | LVDS Bit 5 Output True [LVCMOS Bit 5] | NC in DDR |
| 46 | RLVDS | LVDS Bias Resistor (Connect to OVSS with a $10 \mathrm{k} \Omega, 1 \%$ resistor) |  |
| 47 | CLKOUTN <br> [NC] | LVDS Clock Output Complement [NC in LVCMOS] |  |
| 48 | CLKOUTP [CLKOUT] | LVDS Clock Output True [LVCMOS CLKOUT] |  |
| 49 | $\begin{aligned} & \text { D6N } \\ & {[\mathrm{NC}]} \end{aligned}$ | LVDS Bit 6 Output Complement [NC in LVCMOS] | DDR Logical Bits 7,6 (LVDS) |
| 50 | $\begin{aligned} & \text { D6P } \\ & \text { [D6] } \end{aligned}$ | LVDS Bit 6 Output True [LVCMOS Bit 6] | DDR Logical Bits 7,6 (LVDS or CMOS) |
| 51 | $\begin{aligned} & \text { D7N } \\ & {[\mathrm{NC}]} \end{aligned}$ | LVDS Bit 7 Output Complement [NC in LVCMOS] | NC in DDR |
| 52 | $\begin{aligned} & \text { D7P } \\ & \text { [D7] } \end{aligned}$ | LVDS Bit 7 Output True [LVCMOS Bit 7] | NC in DDR |
| 53 | $\begin{aligned} & \text { D8N } \\ & {[\mathrm{NC}]} \end{aligned}$ | LVDS Bit 8 Output Complement [NC in LVCMOS] | DDR Logical Bits 9,8 (LVDS) |

## Pin Descriptions (continued)

| PIN NUMBER | LVDS [LVCMOS] NAME | LVDS [LVCMOS] FUNCTION SDR MODE | DDR MODE COMMENTS |
| :---: | :---: | :---: | :---: |
| 54 | $\begin{gathered} \hline \text { D8P } \\ \text { [D8] } \end{gathered}$ | LVDS Bit 8 Output True [LVCMOS Bit 8] | DDR Logical Bits 9,8 (LVDS or CMOS) |
| 57 | $\begin{aligned} & \text { D9N } \\ & {[\mathrm{NC}]} \end{aligned}$ | LVDS Bit 9 Output Complement [NC in LVCMOS] | NC in DDR |
| 58 | $\begin{gathered} \text { D9P } \\ \text { [D9] } \end{gathered}$ | LVDS Bit 9 Output True [LVCMOS Bit 9] | NC in DDR |
| 59 | $\begin{aligned} & \text { D10N } \\ & \text { [NC] } \end{aligned}$ | LVDS Bit 10 Output Complement [NC in LVCMOS] | DDR Logical Bits 11,10 (LVDS) |
| 60 | $\begin{gathered} \text { D10P } \\ \text { [D10] } \end{gathered}$ | LVDS Bit 10 Output True [LVCMOS Bit 10] | DDR Logical Bits 11,10 (LVDS or CMOS) |
| 61 | $\begin{aligned} & \text { D11N } \\ & \text { [NC] } \end{aligned}$ | LVDS Bit 11 Output Complement [NC in LVCMOS] | NC in DDR |
| 62 | $\begin{aligned} & \text { D11P } \\ & \text { [D11] } \end{aligned}$ | LVDS Bit 11 Output True [LVCMOS Bit 11] | NC in DDR |
| 63 | $\begin{aligned} & \text { ORN } \\ & {[\mathrm{NC}]} \end{aligned}$ | LVDS Over Range Complement [NC in LVCMOS] |  |
| 64 | $\begin{aligned} & \hline \text { ORP } \\ & \text { [OR] } \end{aligned}$ | LVDS Over Range True [LVCMOS Over Range] |  |
| 66 | SDO | SPI Serial Data Output <br> ( $4.7 \mathrm{k} \Omega$ pull-up to OVDD is required) |  |
| 67 | CSB | SPI Chip Select (active low) |  |
| 68 | SCLK | SPI Clock |  |
| 69 | SDIO | SPI Serial Data Input/Output |  |
| 70 | OUTFMT | Tri-Level Output Data Format Control (Two's Comp., Gray Code, Offset Binary) |  |
| Exposed Paddle | AVSS | Analog Ground |  |

NOTE: LVCMOS Output Mode Functionality is shown in brackets ( $N C=$ No Connection). SDR is the default state at power-up for the 72 Ld package.

## Ordering I nformation

| PART NUMBER | PART MARKI NG | SPEED <br> (MSPS) | TEMP. RANGE <br> ( ${ }^{\circ} \mathbf{C}$ ) | PACKAGE <br> (Pb-Free) | PKG. <br> DWG. \# |
| :--- | :--- | :---: | :---: | :---: | :---: |
| ISLA112P25MREP (Note 1) | ISLA112P25 MREP | 250 | -55 to +125 | 72 Ld QFN | L72.10×10D |

NOTE:

1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

## Table of Contents

Block Diagram ..... 1
Pin Configuration ..... 2
Pin Descriptions ..... 2
Ordering Information ..... 4
Absolute Maximum Ratings ..... 6
Thermal Information ..... 6
Operating Conditions ..... 6
Electrical Specifications ..... 6
Digital Specifications ..... 8
Timing Diagrams ..... 9
Switching Specifications ..... 9
Typical Performance Curves ..... 11
Theory of Operation ..... 14
Functional Description ..... 14
Power-On Calibration ..... 14
User-Initiated Reset ..... 15
Analog Input ..... 15
Clock Input ..... 16
Jitter ..... 17
Voltage Reference ..... 17
Digital Outputs ..... 17
Over Range Indicator ..... 17
Power Dissipation ..... 17
Nap/Sleep ..... 17
Data Format ..... 18
Serial Peripheral Interface ..... 20
SPI Physical Interface ..... 20
SPI Configuration ..... 21
Device Information ..... 21
Indexed Device Configuration/Control ..... 21
Global Device Configuration/Control ..... 22
SPI Memory Map ..... 25
Equivalent Circuits ..... 26
ADC Evaluation Platform ..... 27
Layout Considerations ..... 27
Split Ground and Power Planes ..... 27
Clock Input Considerations ..... 27
Exposed Paddle ..... 27
Bypass and Filtering ..... 27
LVDS Outputs ..... 27
LVCMOS Outputs ..... 28
Unused Inputs ..... 28
Definitions ..... 28
Revision History ..... 28
Products ..... 28
Package Outline Drawing ..... 29

| Absolute Maximum Ratings |  |
| :---: | :---: |
| AVDD to AVSS | -0.4V to 2.1V |
| OVDD to OVSS. | -0.4V to 2.1V |
| AVSS to OVSS | -0.3V to 0.3V |
| Analog Inputs to AVSS | 0.4V to AVDD + 0.3V |
| Clock Inputs to AVSS | -0.4V to AVDD + 0.3V |
| Logic Input to AVSS | -0.4V to OVDD +0.3 V |
| Logic Inputs to OVSS | -0.4V to OVDD +0.3 V |

## Thermal Information

Thermal Resistance (Typical)
$\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \theta_{\mathrm{J}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
72 Ld QFN Package (Note 2, 3) . . . 240.8
Storage Temperature. . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +150º C

## Operating Conditions

Temperature Range . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Maximum Operating Junction Temperature. . . . . . . . $+135^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:
2. $\theta_{\mathrm{J}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
3. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD $=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (typical specifications at $+25^{\circ} \mathrm{C}$ ), $\mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}, \mathrm{f}_{\text {SAMPLE }}=$ Maximum Conversion Rate (per speed grade).

| PARAMETER | SYMBOL | CONDITIONS | MI N (Note 4) | TYP | MAX ( Note 4) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECI FICATI ONS ( Note 5) |  |  |  |  |  |  |
| Analog Input |  |  |  |  |  |  |
| Full-Scale Analog Input Range | $\mathrm{V}_{\mathrm{FS}}$ | Differential |  | 1.47 |  | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | Differential |  | 1000 |  | $\Omega$ |
| Input Capacitance | $\mathrm{ClN}^{\text {N }}$ | Differential |  | 1.8 |  | pF |
| Full Scale Range Temp. Drift | AVTC | Full Temp |  | 90 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ |  |  | $\pm 2$ |  | mV |
| Gain Error | $\mathrm{E}_{\mathrm{G}}$ |  |  | $\pm 0.6$ |  | \% |
| Common- Mode Output Voltage | $\mathrm{V}_{\mathrm{CM}}$ |  |  | 535 |  | mV |
| Clock I nputs |  |  |  |  |  |  |
| Inputs Common Mode Voltage |  |  |  | 0.9 |  | V |
| CLKP, CLKN Input Swing |  |  |  | 1.8 |  | V |
| Power Requirements |  |  |  |  |  |  |
| 1.8V Analog Supply Voltage | AVDD |  |  | 1.8 |  | V |
| 1.8V Digital Supply Voltage | OVDD |  |  | 1.8 |  | V |
| 1.8V Analog Supply Current | I AVDD |  |  | 90 |  | mA |
| 1.8V Digital Supply Current (SDR) ( Note 6) | I OVDD | 3 mA LVDS |  | 58 |  | mA |
| 1.8V Digital Supply Current (DDR) ( Note 6) | I OVDD | 3 mA LVDS |  | 39 |  | mA |
| Power Supply Rejection Ratio | PSRR | $30 \mathrm{MHz}, 200 \mathrm{mV} \mathrm{P}_{\text {- }}$ signal on AVDD |  | -36 |  | dB |
| Total Power Dissipation |  |  |  |  |  |  |
| Normal Mode (SDR) | $P_{D}$ | 3 mA LVDS |  | 267 |  | mW |
| Normal Mode (DDR) | $P_{\text {D }}$ | 3 mA LVDS |  | 234 |  | mW |
| Nap Mode | $P_{\text {D }}$ |  |  | 84 |  | mW |
| Sleep Mode | $P_{\text {D }}$ | CSB at logic high |  | 2 |  | mW |
| Nap Mode Wakeup Time ( Note 7) |  | Sample Clock Running |  | 1 |  | $\mu \mathrm{s}$ |
| Sleep Mode Wakeup Time (Note 7) |  | Sample Clock Running |  | 1 |  | ms |

Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD $=1.8 \mathrm{~V}$, OVDD $=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (typical specifications at $+25^{\circ} \mathrm{C}$ ), $\mathrm{A}_{I \mathrm{~N}}=-1 \mathrm{dBFS}, \mathrm{f}_{\text {SAMPLE }}=$ Maximum Conversion Rate (per speed grade). (Continued)

| PARAMETER | SYMBOL | CONDITIONS | MI N (Note 4) | TYP | MAX <br> (Note 4) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC SPECI FICATI ONS ( Note 9) |  |  |  |  |  |  |
| Differential Nonlinearity | DNL |  |  | $\pm 0.3$ |  | LSB |
| Integral Nonlinearity | INL |  |  | $\pm 0.8$ |  | LSB |
| Minimum Conversion Rate ( Note 8) | $\mathrm{f}_{\mathrm{S}}$ MIN |  |  | 40 |  | MSPS |
| Maximum Conversion Rate | $\mathrm{f}_{S}$ MAX |  |  | 250 |  | MSPS |
| Signal-to-Noise Ratio (Note 5) | SNR | $\mathrm{fiN}^{\text {I }}=10 \mathrm{MHz}$ |  | 66.1 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=105 \mathrm{MHz}$ |  | 66.1 |  | dBFS |
|  |  | $\mathrm{fiN}^{\mathrm{N}}=190 \mathrm{MHz}$ |  | 65.9 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=364 \mathrm{MHz}$ |  | 65.4 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=695 \mathrm{MHz}$ |  | 63.8 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=995 \mathrm{MHz}$ |  | 62.6 |  | dBFS |
| Signal-to-Noise and Distortion | SINAD | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 65.3 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=105 \mathrm{MHz}$ |  | 65.3 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}$ |  | 64.6 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=364 \mathrm{MHz}$ |  | 63.9 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=695 \mathrm{MHz}$ |  | 56.9 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=995 \mathrm{MHz}$ |  | 49.6 |  | dBFS |
| Effective Number of Bits | ENOB | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 10.6 |  | Bits |
|  |  | $\mathrm{f}_{\mathrm{IN}}=105 \mathrm{MHz}$ |  | 10.6 |  | Bits |
|  |  | $\mathrm{fiN}^{\mathrm{IN}}=190 \mathrm{MHz}$ |  | 10.4 |  | Bits |
|  |  | $\mathrm{fiN}^{\mathrm{IN}}=364 \mathrm{MHz}$ |  | 10.3 |  | Bits |
|  |  | $\mathrm{f}_{\mathrm{IN}}=695 \mathrm{MHz}$ |  | 9.2 |  | Bits |
|  |  | $\mathrm{f}_{\mathrm{IN}}=995 \mathrm{MHz}$ |  | 7.9 |  | Bits |
| Spurious-Free Dynamic Range | SFDR | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 83.0 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=105 \mathrm{MHz}$ |  | 87 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}$ |  | 79.4 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=364 \mathrm{MHz}$ |  | 76.1 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=695 \mathrm{MHz}$ |  | 60.6 |  | dBc |
|  |  | $\mathrm{f}_{\text {IN }}=995 \mathrm{MHz}$ |  | 50.7 |  | dBc |
| Intermodulation Distortion | IMD | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | -85.7 |  | dBFS |
|  |  | $\mathrm{fiN}^{\text {}}=170 \mathrm{MHz}$ |  | -97.1 |  | dBFS |

Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD $=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (typical specifications at $+25^{\circ} \mathrm{C}$ ), $\mathrm{A}_{I \mathrm{~N}}=-1 \mathrm{dBFS}, \mathrm{f}_{\text {SAMPLE }}=$ Maximum Conversion Rate (per speed grade). (Continued)

| PARAMETER | SYMBOL | CONDI TI ONS | MI N <br> (Note 4) | TYP | MAX <br> (Note 4) | UNI TS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

NOTES:
4. For min and max parameter limits, refer to DSCC drawing number V62/10609.
5. To ensure device accuracy the measurement temperature is to be within $60^{\circ} \mathrm{C}$ of the calibration temperature.
6. Digital Supply Current is dependent upon the capacitive loading of the digital outputs. I OVDD specifications apply for 10 pF load on each digital output.
7. See Nap /Sleep Mode description on page 17 for more details.
8. The DLL Range setting must be changed for low speed operation. See "Serial Peripheral Interface" on page 20 for more detail.
9. AC Specifications apply after internal calibration of the ADC is invoked at the given sample rate and temperature. Refer to "Power-On Calibration" on page 14 and "User-Initiated Reset" on page 15 for more details.

## Digital Specifications

| PARAMETER | SYMBOL | CONDITIONS | MI N | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I NPUTS |  |  |  |  |  |  |
| Input Current High (SDIO, RESETN) | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| Input Current Low (SDIO, RESETN) | $I_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | -12 |  | $\mu \mathrm{A}$ |
| Input Voltage High (SDIO, RESETN) | $\mathrm{V}_{\text {IH }}$ |  |  | 1.8 |  | V |
| Input Voltage Low (SDIO, RESETN) | $V_{\text {IL }}$ |  |  | 0 |  | V |
| Input Current High (OUTMODE, NAPSLP, CLKDIV, OUTFMT) (Note 10) | $\mathrm{I}_{\mathrm{IH}}$ |  |  | 25 |  | $\mu \mathrm{A}$ |
| Input Current Low (OUTMODE, NAPSLP, CLKDIV, OUTFMT) | $I_{\text {IL }}$ |  |  | 25 |  | $\mu \mathrm{A}$ |
| Input Capacitance | $C_{\text {DI }}$ |  |  | 3 |  | pF |
| LVDS OUTPUTS |  |  |  |  |  |  |
| Differential Output Voltage | $\mathrm{V}_{\mathrm{T}}$ | 3 mA Mode |  | 620 |  | $m V_{P-P}$ |
| Output Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | 3 mA Mode |  | 965 |  | mV |
| Output Rise Time | $t_{R}$ |  |  | 500 |  | ps |
| Output Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  |  | 500 |  | ps |
| CMOS OUTPUTS |  |  |  |  |  |  |
| Voltage Output High | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-500 \mu \mathrm{~A}$ |  | OVDD - 0.1 |  | V |
| Voltage Output Low | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  | 0.1 |  | V |
| Output Rise Time | $\mathrm{t}_{\mathrm{R}}$ |  |  | 1.8 |  | ns |
| Output Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  |  | 1.4 |  | ns |

## Timing Diagrams



FIGURE 1A. DDR


FIGURE 1B. SDR

FIGURE 1. LVDS TI MI NG DI AGRAMS (See "Digital Outputs" on page 17)


FI GURE 2. CMOS TI MI NG DI AGRAM (See "Digital Outputs" on page 17)

## Switching Specifications

| PARAMETER | CONDITION | SYMBOL | MI N | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC OUTPUT |  |  |  |  |  |  |
| Aperture Delay |  | $\mathrm{t}_{\mathrm{A}}$ |  | 375 |  | ps |
| RMS Aperture Jitter |  | $\mathrm{j}_{\mathrm{A}}$ |  | 60 |  | fs |
| Output Clock to Data Propagation Delay, LVDS Mode (Note 11) | DDR Rising Edge | ${ }_{\text {t }}$ C |  | -50 |  | ps |
|  | DDR Falling Edge | ${ }^{\text {t }}$ D |  | 10 |  | ps |
|  | SDR Falling Edge | ${ }^{\text {t }}$ D |  | -40 |  | ps |
| Output Clock to Data Propagation Delay, CMOS Mode (Note 11) | DDR Rising Edge | $\mathrm{t}_{\mathrm{DC}}$ |  | -10 |  | ps |
|  | DDR Falling Edge | ${ }^{\text {t }}$ D |  | -90 |  | ps |
|  | SDR Falling Edge | ${ }^{\text {t }}$ C |  | -50 |  | ps |

## Switching Specifications (Continued)

| PARAMETER | CONDITION | SYMBOL | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Latency (Pipeline Delay) |  | L |  | 7.5 |  | cycles |
| Over Voltage Recovery |  | tovr |  | 1 |  | cycles |
| SPI I NTERFACE ( Notes 12, 13) |  |  |  |  |  |  |
| SCLK Period | Write Operation | ${ }^{\text {t }}$ CLK | Note 15 |  |  | cycles <br> (Note 12) |
|  | Read Operation | ${ }^{\text {t CLK }}$ | Note 15 |  |  | cycles |
| SCLK Duty Cycle ( $\mathrm{t}_{\mathrm{HI}} / \mathrm{t}_{\mathrm{CLK}}$ or t Lo/t ${ }^{\text {CLK }}$ ) | Read or Write |  | Note 15 | 50 | Note 15 | \% |
| CSB $\downarrow$ to SCLK$\uparrow$ Setup Time | Read or Write | $\mathrm{t}_{5}$ | Note 15 |  |  | cycles |
| CSB $\uparrow$ after SCLK $\uparrow$ Hold Time | Read or Write | $\mathrm{t}_{\mathrm{H}}$ | Note 15 |  |  | cycles |
| Data Valid to SCLK $\uparrow$ Setup Time | Write | $\mathrm{t}_{\text {DSW }}$ | Note 15 |  |  | cycles |
| Data Valid after SCLK $\uparrow$ Hold Time | Write | $t_{\text {DHW }}$ | Note 15 |  |  | cycles |
| Data Valid after SCLK $\downarrow$ Time | Read | t ${ }_{\text {DVR }}$ |  |  | Note 15 | cycles |
| Data Invalid after SCLK $\uparrow$ Time | Read | $\mathrm{t}_{\text {DHR }}$ | Note 15 |  |  | cycles |
| Sleep Mode CSB $\downarrow$ to SCLK $\uparrow$ Setup Time (Note 14) | Read or Write in Sleep Mode | $\mathrm{t}_{\mathrm{s}}$ | Note 15 |  |  | $\mu \mathrm{s}$ |

## NOTES:

10. The Tri-Level Inputs internal switching thresholds are approximately 0.43 V and 1.34 V . It is advised to float the inputs, tie to ground or AVDD depending on desired function.
11. The input clock to output clock delay is a function of sample rate, using the output clock to latch the data simplifies data capture for most applications. Contact factory for more info if needed..
12. SPI Interface timing is directly proportional to the ADC sample period ( 4 ns at 250 MSPS ).
13. The SPI may operate asynchronously with respect to the ADC sample clock.
14. The CSB setup time increases in sleep mode due to the reduced power state, CSB setup time in Nap mode is equal to normal mode CSB setup time ( 4 ns min ).
15. Refer to DSCC drawing number V62/10609 for min/max parameters.

Typical Performance Curves all Typical Performance Characteristics apply under the following conditions unless otherwise noted: $\operatorname{AVDD}=\mathrm{OVDD}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{A}_{I \mathrm{~N}}=-1 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN}}=105 \mathrm{MHz}, \mathrm{f}_{\mathrm{SAMPLE}}=$ Maximum Conversion Rate (per speed grade).


FIGURE 3. SNR AND SFDR vs $\boldsymbol{f}_{\mathrm{IN}}$


FIGURE 5. SNR AND SFDR vs $A_{I N}$


FIGURE 7. SNR AND SFDR vs fisAMPLE


FIGURE 4. HD2 AND HD3 vs $\mathrm{f}_{\mathrm{IN}}$


FIGURE 6. HD2 AND HD3 vs $A_{I N}$


FI GURE 8. HD2 AND HD3 vs fsAmple

Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise noted: $\operatorname{AVDD}=\mathrm{OVDD}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{A}_{I \mathrm{~N}}=-1 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN}}=105 \mathrm{MHz}, \mathrm{f}_{\mathrm{SAMPLE}}=$ Maximum Conversion Rate (per speed grade). (Continued)


FIGURE 9. POWER vS fSAMPLE IN 3mA LVDS MODE


FI GURE 11. I NTEGRAL NONLI NEARITY


FIGURE 13. NOISE HISTOGRAM


FIGURE 10. DI FFERENTI AL NONLI NEARI TY


FIGURE 12. SNR AND SFDR vs VCM


FI GURE 14. SI NGLE-TONE SPECTRUM @ 10MHz

Typical Performance Curves all Typical Performance Characteristics apply under the following conditions unless otherwise noted: $\operatorname{AVDD}=\mathrm{OVDD}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{A}_{I \mathrm{~N}}=-1 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN}}=105 \mathrm{MHz}, \mathrm{f}_{\mathrm{SAMPLE}}=$ Maximum Conversion Rate (per speed grade). (Continued)


FI GURE 15. SI NGLE-TONE SPECTRUM @ 105MHz


FI GURE 17. SI NGLE-TONE SPECTRUM @ 495MHz


FIGURE 19. TWO-TONE SPECTRUM @ 70 MHz


FIGURE 16. SI NGLE-TONE SPECTRUM @ 190MHz


FI GURE 18. SI NGLE-TONE SPECTRUM @ 995MHz


FIGURE 20. TWO-TONE SPECTRUM @ 170MHz

## Theory of Operation

## Functional Description

The ISLA112P25MREP is based upon a 12-bit, 250MSPS A/D converter core that utilizes a pipelined successive approximation architecture (Figure 21). The input voltage is captured by a Sample-Hold Amplifier (SHA) and converted to a unit of charge. Proprietary charge-domain techniques are used to successively compare the input to a series of reference charges. Decisions made during the successive approximation operations determine the digital code for each input value. The converter pipeline requires six samples to produce a result. Digital error correction is also applied, resulting in a total latency of seven and one half clock cycles. This is evident to the user as a time lag between the start of a conversion and the data being available on the digital outputs.

## Power-On Calibration

The ADC performs a self-calibration at start-up. An internal power-on-reset (POR) circuit detects the supply voltage ramps and initiates the calibration when the analog and digital supply voltages are above a threshold. The following conditions must be adhered to for the power-on calibration to execute successfully:

- A frequency-stable conversion clock must be applied to the CLKP/CLKN pins
- DNC pins (especially 3, 4 and 18) must not be pulled up or down
- SDO (pin 66) must be high
- RESETN (pin 25) must begin low
- SPI communications must not be attempted

A user-initiated reset can subsequently be invoked in the event that the previously mentioned conditions cannot be met at power-up.

The SDO pin requires an external $4.7 \mathrm{k} \Omega$ pull-up to OVDD. If the SDO pin is pulled low externally during power-up, calibration will not be executed properly.

After the power supply has stabilized, the internal POR releases RESETN and an internal pull-up pulls it high, which starts the calibration sequence. If a subsequent user-initiated reset is required, the RESETN pin should be connected to an open-drain driver with a drive strength of less than 0.5 mA .

The calibration sequence is initiated on the rising edge of RESETN, as shown in Figure 22. The over-range output (OR) is set high once RESETN is pulled low, and remains in that state until calibration is complete. The OR output returns to normal operation at that time, so it is important that the analog input be within the converter's full-scale range to observe the transition. If the input is in an over-range condition, the OR pin will stay high, and it will not be possible to detect the end of the calibration cycle.
While RESETN is low, the output clock (CLKOUTP/CLKOUTN) is set low. Normal operation of the output clock resumes at the next input clock edge (CLKP/CLKN) after RESETN is deasserted. At 250MSPS the nominal calibration time is 200 ms , while the maximum calibration time is 550 ms .


FIGURE 21. ADC CORE BLOCK DIAGRAM


FI GURE 22. CALI BRATI ON TI MI NG

## User-I nitiated Reset

Recalibration of the ADC can be initiated at any time by driving the RESETN pin low for a minimum of one clock cycle. An open-drain driver with a drive strength of less than 0.5 mA is recommended, RESETN has an internal high impedance pull-up to OVDD. As is the case during power-on reset, the SDO, RESETN and DNC pins must be in the proper state for the calibration to successfully execute.

The performance of the ISLA112P25MREP changes with variations in temperature, supply voltage or sample rate. The extent of these changes may necessitate recalibration, depending on system performance requirements. Best performance will be achieved by recalibrating the ADC under the environmental conditions at which it will operate. Note: To ensure device accuracy the measurement temperature is to be within $60^{\circ} \mathrm{C}$ of the calibration temperature.

A supply voltage variation of less than 100 mV will generally result in an SNR change of less than 0.5 dBFS and SFDR change of less than 3dBc.
In situations where the sample rate is not constant, best results will be obtained if the device is calibrated at the highest sample rate. Reducing the sample rate by less than 75MSPS will typically result in an SNR change of less than 0.5 dBFS and an SFDR change of less than 3dBc.

Figures 23 and 24 show the effect of temperature on SNR and SFDR performance without recalibration. In each plot, the ADC is calibrated at $+25^{\circ} \mathrm{C}$ and temperature is varied over the operating range without recalibrating. The average change in SNR/SFDR is shown, relative to the $+25^{\circ} \mathrm{C}$ value.


FI GURE 23. SNR PERFORMANCE vs TEMPERATURE (CAL DONE AT $+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )


FIGURE 24. SFDR PERFORMANCE vs TEMPERATURE (CAL DONE AT $+25^{\circ} \mathrm{C}$ )

## Analog Input

The ADC core contains a fully differential input (VINP/VINN) to the sample and hold amplifier (SHA). The ideal full-scale input voltage is 1.45 V , centered at the VCM voltage of 0.535 V as shown in Figure 25.

Best performance is obtained when the analog inputs are driven differentially. The common-mode output voltage, VCM, should be used to properly bias the inputs as shown in Figures 26 through 28. An RF transformer will give the best noise and distortion performance for wideband and/or high intermediate frequency (IF) inputs. Two different transformer input schemes are shown in Figures 26 and 27.


FIGURE 25. ANALOG INPUT RANGE
This dual transformer scheme is used to improve common-mode rejection, which keeps the commonmode level of the input matched to VCM. The value of the shunt resistor should be determined based on the desired load impedance. The differential input resistance of the ISLA112P25MREP is $1000 \Omega$


FI GURE 26. TRANSFORMER INPUT FOR GENERAL PURPOSE APPLI CATI ONS


FIGURE 27. TRANSMI SSI ON-LI NE TRANSFORMER I NPUT FOR HI GH IF APPLI CATI ONS

The SHA design uses a switched capacitor input stage (see Figure 41), which creates current spikes when the sampling capacitance is reconnected to the input voltage. This causes a disturbance at the input which must settle before the next sampling point. Lower source impedance will result in faster settling and improved performance. Therefore a 1:1 transformer and low shunt resistance are recommended for optimal performance.


FIGURE 28. DIFFERENTI AL AMPLIFIER INPUT

A differential amplifier, as shown in Figure 28, can be used in applications that require DC-coupling. In this configuration, the amplifier will typically dominate the achievable SNR and distortion performance.

## Clock Input

The clock input circuit is a differential pair (see Figure 42). Driving these inputs with a high level (up to $1.8 \mathrm{~V}_{\mathrm{PP}}$ on each input) sine or square wave will provide the lowest jitter performance. A transformer with 4:1 impedance ratio will provide increased drive levels.

The recommended drive circuit is shown in Figure 29. A duty range of $40 \%$ to $60 \%$ is acceptable. The clock can be driven single-ended, but this will reduce the edge rate and may impact SNR performance. The clock inputs are internally self-biased to AVDD/2 to facilitate AC coupling.


FIGURE 29. RECOMMENDED CLOCK DRIVE
A selectable $2 x$ frequency divider is provided in series with the clock input. The divider can be used in the $2 x$ mode with a sample clock equal to twice the desired sample rate. This allows the use of the Phase Slip feature, which enables synchronization of multiple ADCs.

TABLE 1. CLKDIV PIN SETTINGS

| CLKDI V PI N | DI VI DE RATI O |
| :---: | :---: |
| AVSS | 2 |
| Float | 1 |
| AVDD | 4 |

The clock divider can also be controlled through the SPI port, which overrides the CLKDIV pin setting. Details on this are contained in "Serial Peripheral Interface" on page 20.

A delay-locked loop (DLL) generates internal clock signals for various stages within the charge pipeline. If the frequency of the input clock changes, the DLL may take up to $52 \mu$ s to regain lock at 250 MSPS . The lock time is inversely proportional to the sample rate.

## J itter

In a sampled data system, clock jitter directly impacts the achievable SNR performance. The theoretical relationship between clock jitter ( $\mathrm{t}_{\mathrm{J}}$ ) and SNR is shown in Equation 1 and is illustrated in Figure 30.

$$
\begin{equation*}
S N R=20 \log _{10}\left(\frac{1}{2 \pi f_{I N} t_{J}}\right) \tag{EQ.1}
\end{equation*}
$$



This relationship shows the SNR that would be achieved if clock jitter were the only non-ideal factor. In reality, achievable SNR is limited by internal factors such as linearity, aperture jitter and thermal noise. Internal aperture jitter is the uncertainty in the sampling instant shown in Figure 1. The internal aperture jitter combines with the input clock jitter in a root-sum-square fashion, since they are not statistically correlated, and this determines the total jitter in the system. The total jitter, combined with other noise sources, then determines the achievable SNR.

## Voltage Reference

A temperature compensated voltage reference provides the reference charges used in the successive approximation operations. The full-scale range of each A/D is proportional to the reference voltage. The voltage reference is internally bypassed and is not accessible to the user.

## Digital Outputs

Output data is available as a parallel bus in LVDS-compatible or CMOS modes. Additionally, the data can be presented in either double data rate (DDR) or single data rate (SDR) formats. The even numbered data output pins are active in DDR mode. When CLKOUT is low the MSB and all odd logical bits are output, while on the high phase the LSB and all even logical bits are presented. Figures 1 and 2 show the timing relationships for LVDS/CMOS and DDR/SDR modes.

Additionally, the drive current for LVDS mode can be set to a nominal 3 mA or a power-saving 2 mA . The lower current setting can be used in designs where the receiver is in close physical proximity to the ADC. The applicability of this setting is dependent upon the PCB layout, therefore the user should experiment to determine if performance degradation is observed.

The output mode and LVDS drive current are selected via the OUTMODE pin as shown in Table 2.

TABLE 2. OUTMODE PIN SETTI NGS

| OUTMODE PI N | MODE |
| :---: | :---: |
| AVSS | LVCMOS |
| Float | LVDS, 3 mA |
| AVDD | LVDS, 2 mA |

The output mode can also be controlled through the SPI port, which overrides the OUTMODE pin setting. Details on this are contained in "Serial Peripheral Interface" on page 20.
An external resistor creates the bias for the LVDS drivers. A $10 \mathrm{k} \Omega 1 \%$ resistor must be connected from the RLVDS pin to OVSS.

## Over Range I ndicator

The over range (OR) bit is asserted when the output code reaches positive full-scale (e.g. 0xFFF in offset binary mode). The output code does not wrap around during an over-range condition. The OR bit is updated at the sample rate.

## Power Dissipation

The power dissipated by the ISLA112P25MREP is primarily dependent on the sample rate and the output modes: LVDS vs CMOS and DDR vs SDR. There is a static bias in the analog supply, while the remaining power dissipation is linearly related to the sample rate. The output supply dissipation is approximately constant in LVDS mode, but linearly related to the clock frequency in CMOS mode. Figures 34 and 35 illustrate these relationships.

## Nap/ Sleep

Portions of the device may be shut down to save power during times when operation of the ADC is not required. Two power saving modes are available: Nap, and Sleep. Nap mode reduces power dissipation to less than 95 mW and recovers to normal operation in approximately $1 \mu \mathrm{~s}$. Sleep mode reduces power dissipation to less than 6 mW but requires approximately 1 ms to recover from a sleep command.

Wake-up time from sleep mode is dependent on the state of CSB; in a typical application CSB would be held high during sleep, requiring a user to wait $150 \mu$ s max after CSB is asserted (brought low) prior to writing '001x' to SPI Register 25. The device would be fully powered up, in normal mode 1 ms after this command is written.

Wake-up from Sleep Mode Sequence (CSB high)

- Pull CSB Low
- Wait $150 \mu \mathrm{~s}$
- Write '001x' to Register 25
- Wait 1ms until ADC fully powered on

In an application where CSB was kept low in sleep mode, the $150 \mu \mathrm{~s}$ CSB setup time is not required as the SPI registers are powered on when CSB is low, the chip power dissipation increases by $\sim 15 \mathrm{~mW}$ in this case. The 1 ms wake-up time after the write of a ' 001 x ' to register 25 still applies. It is generally recommended to keep CSB high in sleep mode to avoid any unintentional SPI activity on the ADC.
All digital outputs (Data, CLKOUT and OR) are placed in a high impedance state during Nap or Sleep. The input clock should remain running and at a fixed frequency during Nap or Sleep, and CSB should be high. Recovery time from Nap mode will increase if the clock is stopped, since the internal DLL can take up to $52 \mu$ s to regain lock at 250MSPS

By default after the device is powered on, the operational state is controlled by the NAPSLP pin as shown in Table 3.

TABLE 3. NAPSLP PIN SETTINGS

| NAPSLP PI N | MODE |
| :---: | :---: |
| AVSS | Normal |
| Float | Sleep |
| AVDD | Nap |

The power-down mode can also be controlled through the SPI port, which overrides the NAPSLP pin setting. Details on this are contained in "Serial Peripheral Interface" on page 20. This is an indexed function when controlled from the SPI, but a global function when driven from the pin.

## Data Format

Output data can be presented in three formats: two's complement, Gray code and offset binary. The data format is selected via the OUTFMT pin as shown in Table 4.

TABLE 4. OUTFMT PIN SETTINGS

| OUTFMT PI N | MODE |
| :---: | :---: |
| AVSS | Offset Binary |
| Float | Two's Complement |
| AVDD | Gray Code |

The data format can also be controlled through the SPI port, which overrides the OUTFMT pin setting. Details on this are contained in "Serial Peripheral Interface" on page 20.

Offset binary coding maps the most negative input voltage to code $0 \times 000$ (all zeros) and the most positive input to 0xFFF (all ones). Two's complement coding simply complements the MSB of the offset binary representation.
When calculating Gray code the MSB is unchanged. The remaining bits are computed as the XOR of the current bit position and the next most significant bit. Figure 31 shows this operation.


FI GURE 31. BI NARY TO GRAY CODE CONVERSI ON

Converting back to offset binary from Gray code must be done recursively, using the result of each bit for the next lower bit as shown in Figure 32.


FI GURE 32. GRAY CODE TO BI NARY CONVERSI ON

Mapping of the input voltage to the various data formats is shown in Table 5.
TABLE 5. INPUT VOLTAGE TO OUTPUT CODE MAPPI NG

| I NPUT VOLTAGE | OFFSET BI NARY | TWO'S COMPLEMENT | GRAY CODE |
| :---: | :---: | :---: | :---: |
| -Full Scale | 000000000000 | 100000000000 | 000000000000 |
| -Full Scale + 1LSB | 000000000001 | 100000000001 | 000000000001 |
| Mid-Scale | 100000000000 | 000000000000 | 110000000000 |
| +Full Scale - 1LSB | 111111111110 | 011111111110 | 100000000001 |
| +Full Scale | 111111111111 | 011111111111 | 100000000000 |



FIGURE 33. MSB-FIRST ADDRESSI NG

## CSB



FI GURE 34. LSB-FIRST ADDRESSI NG


SPI WRITE
FIGURE 35. SPI WRITE


FI GURE 37. 2-BYTE TRANSFER


FIGURE 38. N-BYTE TRANSFER

## Serial Peripheral I nterface

A serial peripheral interface (SPI) bus is used to facilitate configuration of the device and to optimize performance. The SPI bus consists of chip select (CSB), serial clock (SCLK) serial data output (SDO), and serial data input/output (SDIO). The maximum SCLK rate is equal to the ADC sample rate (fSAMPLE) divided by 16 for write operations and fSAMPLE divided by 66 for reads. At $\mathrm{f}_{\text {SAMPLE }}=250 \mathrm{MHz}$, maximum SCLK is 15.63 MHz for writing and 3.79 MHz for read operations. There is no minimum SCLK rate.

The following sections describe various registers that are used to configure the SPI or adjust performance or functional parameters. Many registers in the available address space ( $0 \times 00$ to $0 x F F$ ) are not defined in this document. Additionally, within a defined register there may be certain bits or bit combinations that are reserved. Undefined registers and undefined values within defined registers are reserved and should not be
selected. Setting any reserved register or value may produce indeterminate results.

## SPI Physical Interface

The serial clock pin (SCLK) provides synchronization for the data transfer. By default, all data is presented on the serial data input/output (SDIO) pin in three-wire mode. The state of the SDIO pin is set automatically in the communication protocol (described below). A dedicated serial data output pin (SDO) can be activated by setting $0 \times 00$ [7] high to allow operation in four-wire mode.

The SPI port operates in a half duplex master/slave configuration, with the ISLA112P25MREP functioning as a slave. Multiple slave devices can interface to a single master in three-wire mode only, since the SDO output of an unaddressed device is asserted in four-wire mode.

The chip-select bar (CSB) pin determines when a slave device is being addressed. Multiple slave devices can be written to concurrently, but only one slave device can be
read from at a given time (again, only in three-wire mode). If multiple slave devices are selected for reading at the same time, the results will be indeterminate.

The communication protocol begins with an instruction/address phase. The first rising SCLK edge following a high to low transition on CSB determines the beginning of the two-byte instruction/address command; SCLK must be static low before the CSB transition. Data can be presented in MSB-first order or LSB-first order. The default is MSB-first, but this can be changed by setting $0 \times 00$ [6] high. Figures 33 and 34 show the appropriate bit ordering for the MSB-first and LSB-first modes, respectively. In MSB-first mode the address is incremented for multi- byte transfers, while in LSB-first mode it's decremented.

In the default mode the MSB is R/W, which determines if the data is to be read (active high) or written. The next two bits, W1 and W0, determine the number of data bytes to be read or written (see Table 6). The lower 13 bits contain the first address for the data transfer. This relationship is illustrated in Figure 35, and timing values are given in "Switching Specifications" on page 9.
After the instruction/address bytes have been read, the appropriate number of data bytes are written to or read from the ADC (based on the R/W bit status). The data transfer will continue as long as CSB remains low and SCLK is active. Stalling of the CSB pin is allowed at any byte boundary (instruction/address or data) if the number of bytes being transferred is three or less. For transfers of four bytes or more, CSB is allowed stall in the middle of the instruction/address bytes or before the first data byte. If CSB transitions to a high state after that point the state machine will reset and terminate the data transfer.

TABLE 6. BYTE TRANSFER SELECTION

| [W1:W0] | BYTES TRANSFERRED |
| :---: | :---: |
| 00 | 1 |
| 01 | 2 |
| 10 | 3 |
| 11 | 4 or more |

Figures 37 and 38 illustrate the timing relationships for 2-byte and N -byte transfers, respectively. The operation for a 3-byte transfer can be inferred from these diagrams.

## SPI Configuration

## ADDRESS 0X00: CHIP_PORT_CONFIG

Bit ordering and SPI reset are controlled by this register. Bit order can be selected as MSB to LSB (MSB first) or LSB to MSB (LSB first) to accommodate various microcontrollers.

Bit 7 SDO Active

## Bit 6 LSB First

Setting this bit high configures the SPI to interpret serial data as arriving in LSB to MSB order.

Bit 5 Soft Reset
Setting this bit high resets all SPI registers to default values.

## Bit 4 Reserved

This bit should always be set high.
Bits 3:0 These bits should always mirror bits 4:7 to avoid ambiguity in bit ordering.

## ADDRESS 0X02: BURST_END

If a series of sequential registers are to be set, burst mode can improve throughput by eliminating redundant addressing. In 3-wire SPI mode the burst is ended by pulling the CSB pin high. If the device is operated in 2 -wire mode the CSB pin is not available. In that case, setting the burst_end address determines the end of the transfer. During à write operation, the user must be cautious to transmit the correct number of bytes based on the starting and ending addresses.
Bits 7:0 Burst End Address
This register value determines the ending address of the burst data.

## Device I nformation

ADDRESS 0X08: CHIP_ID

## ADDRESS 0X09: CHI P_VERSI ON

The generic die identifier and a revision number, respectively, can be read from these two registers.

## I ndexed Device Configuration/ Control

 ADDRESS 0X10: DEVICE_INDEX_AA common SPI map, which can accommodate single-channel or multi-channel devices, is used for all Intersil ADC products. Certain configuration commands (identified as Indexed in the SPI map) can be executed on a per-converter basis. This register determines which converter is being addressed for an Indexed command. It is important to note that only a single converter can be addressed at a time.

This register defaults to 00 h , indicating that no ADC is addressed. Therefore Bit 0 must be set high in order to execute any Indexed commands. Error code 'AD' is returned if any indexed register is read from without properly setting device_index_A.

## ADDRESS 0X20: OFFSET_COARSE AND ADDRESS 0X21: OFFSET_FINE

The input offset of the ADC core can be adjusted in fine and coarse steps. Both adjustments are made via an 8 -bit word as detailed in Table 7.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be
incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

TABLE 7. OFFSET ADJ USTMENTS

| PARAMETER | $0 \times 20[7: 0]$ <br> COARSE OFFSET | $0 \times 21[7: 0]$ <br> FINE OFFSET |
| :---: | :---: | :---: |
| Steps | 255 | 255 |
| -Full Scale (0x00) | -133LSB (-47mV) | -5LSB (-1.75mV) |
| Mid-Scale (0x80) | 0.0 LSB ( 0.0 mV ) | 0.0 LSB |
| +Full Scale (0xFF) | +133LSB (+47mV) | +5LSB ( +1.75 mV ) |
| Nominal Step Size | $1.04 \mathrm{LSB}(0.37 \mathrm{mV})$ | $\begin{gathered} 0.04 \text { LSB } \\ (0.014 \mathrm{mV}) \end{gathered}$ |

## ADDRESS 0X22: GAI N_COARSE

## ADDRESS 0X23: GAI N_MEDI UM

## ADDRESS 0X24: GAI N_FINE

Gain of the ADC core can be adjusted in coarse, medium and fine steps. Coarse gain is a 4-bit adjustment while medium and fine are 8 -bit. Multiple Coarse Gain Bits can be set for a total adjustment range of $+/-4.2 \%$. ('0011' $=\sim-4.2 \%$ and ' 1100 ' $=\sim+4.2 \%$ ) It is recommended to use one of the coarse gain settings ( $-4.2 \%,-2.8 \%$, $1.4 \%, 0,1.4 \%, 2.8 \%, 4.2 \%$ ) and fine-tune the gain using the registers at 23 h and 24 h .

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

TABLE 8. COARSE GAIN ADJ USTMENT

| $\mathbf{0 x 2 2 [ 3 : 0 ]}$ | NOMI NAL COARSE GAI N ADJ UST |
| :---: | :---: |
| $\mathbf{( \% )}$ |  |

TABLE 9. MEDI UM AND FINE GAI N ADJ USTMENTS

| PARAMETER | $\mathbf{0 x 2 3 [ 7 : 0 ]}$ <br> MEDI UM GAI N | $\mathbf{0 x 2 4 [ 7 : 0 ]}$ <br> FINE GAI N |
| :---: | :---: | :---: |
| Steps | 256 | 256 |
| -Full Scale (0x00) | $-2 \%$ | $-0.20 \%$ |
| Mid-Scale (0x80) | $0.00 \%$ | $0.00 \%$ |
| +Full Scale (0xFF) | $+2 \%$ | $+0.2 \%$ |
| Nominal Step Size | $0.016 \%$ | $0.0016 \%$ |

## ADDRESS 0X25: MODES

Two distinct reduced power modes can be selected. By default, the tri-level NAPSLP pin can select normal operation or sleep modes (refer to "Nap/Sleep" on page 17). This functionality can be overridden and controlled through the SPI. This is an indexed function when controlled from the SPI, but a global function when driven from the pin. This register is not changed by a Soft Reset.

TABLE 10. POWER-DOWN CONTROL

| VALUE | 0x25[2:0] <br> POWER-DOWN MODE |
| :---: | :---: |
| 000 | Pin Control |
| 001 | Normal Operation |
| 010 | Nap Mode |
| 100 | Sleep Mode |

Nap mode must be entered by executing the following sequence:

| SEQUENCE | REGI STER | VALUE |
| :---: | :---: | :---: |
| 1 | $0 \times 10$ | $0 \times 01$ |
| 2 | $0 \times 25$ | $0 \times 02$ |
| 3 | $0 \times 10$ | $0 \times 02$ |
| 4 | $0 \times 25$ | $0 \times 02$ |

Return to Normal operation as follows:

| SEQUENCE | REGISTER | VALUE |
| :---: | :---: | :---: |
| 1 | $0 \times 10$ | $0 \times 01$ |
| 2 | $0 \times 25$ | $0 \times 01$ |
| 3 | $0 \times 10$ | $0 \times 02$ |
| 4 | $0 \times 25$ | $0 \times 01$ |

## Global Device Configuration/ Control

## ADDRESS 0X71: PHASE_SLIP

When using the clock divider, it's not possible to determine the synchronization of the incoming and divided clock phases. This is particularly important when multiple ADCs are used in a time-interleaved system. The phase slip feature allows the rising edge of the divided clock to be advanced by one input clock cycle when in CLK/4 mode, as shown in Figure 39. Execution of a phase_slip command is accomplished by first writing a ' 0 ' to bit 0 at address 71 h followed by writing a ' 1 ' to bit 0 at address 71h ( 32 sclk cycles).


FI GURE 39. PHASE SLI P: CLK $\div 4$ MODE, $\mathbf{f}_{\text {CLOCK }}=1000 \mathrm{MHz}$

## ADDRESS 0X72: CLOCK_DIVIDE

The ISLA112P25MREP has a selectable clock divider that can be set to divide by four, two or one (no division). By default, the tri-level CLKDIV pin selects the divisor (refer to "Clock Input" on page 16). This functionality can be overridden and controlled through the SPI, as shown in Table 11. This register is not changed by a Soft Reset.

TABLE 11. CLOCK DI VIDER SELECTI ON

| VALUE | Ox72[2:0] <br> CLOCK DIVIDER |
| :---: | :---: |
| 000 | Pin Control |
| 001 | Divide by 1 |
| 010 | Divide by 2 |
| 100 | Divide by 4 |

## ADDRESS 0X73: OUTPUT_MODE_A

The output_mode_A register controls the physical output format of the data, as well as the logical coding. The ISLA112P25MREP can present output data in two physical formats: LVDS or LVCMOS. Additionally, the drive strength in LVDS mode can be set high ( 3 mA ) or low (2mA). By default, the tri-level OUTMODE pin selects the mode and drive level (refer to "Digital Outputs" on page 17). This functionality can be overridden and controlled through the SPI, as shown in Table 12.

Data can be coded in three possible formats: two's complement, Gray code or offset binary. By default, the tri-level OUTFMT pin selects the data format (refer to "Data Format" on page 18). This functionality can be overridden and controlled through the SPI, as shown in Table 13.

This register is not changed by a Soft Reset.

TABLE 12. OUTPUT MODE CONTROL

| VALUE | 0x93[7:5] |
| :---: | :---: |
| 000 | Pin Control |
| 001 | LVDS $2 m A$ |
| 010 | LVDS $3 m A$ |
| 100 | LVCMOS |

TABLE 13. OUTPUT FORMAT CONTROL

| VALUE | Ox93[2:0] <br> OUTPUT FORMAT |
| :---: | :---: |
| 000 | Pin Control |
| 001 | Two's Complement |
| 010 | Gray Code |
| 100 | Offset Binary |

## ADDRESS 0X74: OUTPUT_MODE_B

ADDRESS 0X75: CONFIG_STATUS
Bit 6 DLL Range
This bit sets the DLL operating range to fast (default) or slow.
Internal clock signals are generated by a delay-locked loop (DLL), which has a finite operating range. Table 14 shows the allowable sample rate ranges for the slow and fast settings.

TABLE 14. DLL RANGES

| DLL RANGE | MI N | MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Slow | 40 | 100 | MSPS |
| Fast | 80 | $\mathrm{f}_{\mathrm{S}}$ MAX | MSPS |

The output_mode_B and config_status registers are used in conjunction to enable DDR mode and select the frequency range of the DLL clock generator. The method of setting these options is different from the other registers.


FI GURE 40. SETTI NG OUTPUT_MODE_B REGI STER
The procedure for setting output_mode_B is shown in Figure 40. Read the contents of output_mode_B and config_status and XOR them. Then XOR this result with the desired value for output_mode_B and write that XOR result to the register.

## Device Test

The ISLA112P25MREP can produce preset or user defined patterns on the digital outputs to facilitate in-site
testing. A static word can be placed on the output bus, or two different words can alternate. In the alternate mode, the values defined as Word 1 and Word 2 (as shown in Table 15) are set on the output bus on alternating clock phases. The test mode is enabled asynchronously to the sample clock, therefore several sample clock cycles may elapse before the data is present on the output bus.

## ADDRESS OXCO: TEST_IO

Bits 7:6 User Test Mode
These bits set the test mode to static ( $0 \times 00$ ) or alternate ( $0 \times 01$ ) mode. Other values are reserved.

The four LSBs in this register (Output Test Mode) determine the test pattern in combination with registers $0 x C 2$ through 0xC5. Refer to Table 16.

TABLE 15. OUTPUT TEST MODES

| VALUE | OxCO[3:0] <br> OUTPUT TEST <br> MODE | wORD 1 | WORD 2 |
| :---: | :---: | :---: | :---: |
| 0000 | Off |  |  |
| 0001 | Midscale | $0 \times 8000$ | N/A |
| 0010 | Positive Full-Scale | $0 \times$ FFFF | N/A |
| 0011 | Negative Full-Scale | $0 \times 0000$ | N/A |
| 0100 | Checkerboard | $0 \times$ AAAA | $0 \times 5555$ |
| 0101 | Reserved | N/A | N/A |
| 0110 | Reserved | N/A | N/A |
| 0111 | One/Zero | 0xFFFF | $0 \times 0000$ |
| 1000 | User Pattern | user_patt1 | user_patt2 |

ADDRESS 0XC2: USER_PATT1_LSB AND
ADDRESS 0XC3: USER_PATT1_MSB
These registers define the lower and upper eight bits, respectively, of the first user-defined test word.
ADDRESS 0XC4: USER_PATT2_LSB AND ADDRESS OXC5: USER_PATT2_MSB
These registers define the lower and upper eight bits, respectively, of the second user-defined test word.

## SPI Memory Map

TABLE 16. SPI MEMORY MAP

|  | ADDR <br> (Hex) | PARAMETER NAME | $\begin{aligned} & \text { BIT } 7 \\ & \text { (MSB) } \end{aligned}$ | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | $\begin{aligned} & \text { Bit } 0 \\ & \text { (LSB) } \end{aligned}$ | DEF. VALUE (Hex) | I NDEXED/ GLOBAL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00 | port_config | $\begin{aligned} & \text { SDO } \\ & \text { Active } \end{aligned}$ | LSB First | Soft Reset |  |  | Mirror (bit5) | Mirror <br> (bit6) | $\begin{aligned} & \text { Mirror } \\ & \text { (bit7) } \end{aligned}$ | 00h | G |
|  | 01 | reserved | Reserved |  |  |  |  |  |  |  |  |  |
|  | 02 | burst_end | Burst end address [7:0] |  |  |  |  |  |  |  | 00h | G |
|  | 03-07 | reserved | Reserved |  |  |  |  |  |  |  |  |  |
| 0 | 08 | chip_id | Chip ID \# |  |  |  |  |  |  |  | Read only | G |
| ㄷ | 09 | chip_version | Chip Version \# |  |  |  |  |  |  |  | Read only | G |
|  | 10 | device_index_A | Reserved |  |  |  |  |  |  | ADC00 | 00h | 1 |
|  | 11-1F | reserved | Reserved |  |  |  |  |  |  |  |  |  |
| $$ | 20 | offset_coarse | Coarse Offset |  |  |  |  |  |  |  | cal. value | 1 |
| 0 | 21 | offset_fine | Fine Offset |  |  |  |  |  |  |  | cal. value | 1 |
| 일 | 22 | gain_coarse | Reserved |  |  |  | Coarse Gain |  |  |  | cal. value | 1 |
| ō | 23 | gain_medium | Medium Gain |  |  |  |  |  |  |  | cal. value | 1 |
| $\underset{\sim}{\text { Nu}}$ | 24 | gain_fine | Fine Gain |  |  |  |  |  |  |  | cal. value | 1 |
|  | 25 | modes | Reserved |  |  |  |  | Power-Down Mode [2:0] $000=$ Pin Control $001=$ Normal Operation 010 = Nap 100 = Sleep <br> other codes $=$ reserved |  |  | 00h <br> NOT affected by Soft Reset | 1 |
|  | 26-5F | reserved | Reserved |  |  |  |  |  |  |  |  |  |
|  | 60-6F | reserved | Reserved |  |  |  |  |  |  |  |  |  |
| Global Device Config/ Control | 70 | reserved | Reserved |  |  |  |  |  |  |  |  |  |
|  | 71 | phase_slip | Reserved |  |  |  |  |  |  | Next Clock Edge | 00h | G |
|  | 72 |  | clock_divide |  |  |  |  | Clock Divide [2:0] <br> $000=$ Pin Control <br> 001 = divide by 1 <br> 010 = divide by 2 <br> $100=$ divide by 4 <br> other codes $=$ reserved |  |  | 00h NOT affected by Soft Reset | G |
|  | 73 | output_mode_A | $\begin{gathered} \text { Output Mode [2:0] } \\ 000=\text { Pin Control } \\ 001=\text { LVDS } 2 m A \\ 010=\text { LVDS } 3 m A \\ 100=\text { LVCMOS } \end{gathered}$ <br> other codes $=$ reserved |  |  |  |  | Output Format [2:0] $000=$ Pin Control 001 = Twos Complement 010 = Gray Code 100 = Offset Binary other codes $=$ reserved |  |  | 00h <br> NOT affected by Soft Reset | G |
|  | 74 | output_mode_B |  | DLL Range $\begin{aligned} & 0=\text { fast } \\ & 1=\text { slow } \end{aligned}$ |  | DDR <br> Enable (Note 16) |  |  |  |  | 00h <br> NOT affected by Soft Reset | G |
|  | 75 | config_status |  | XOR <br> Result |  | XOR <br> Result |  |  |  |  | Read Only | G |
|  | 76-BF | reserved | Reserved |  |  |  |  |  |  |  |  |  |

TABLE 16. SPI MEMORY MAP (Continued)

|  | ADDR <br> (Hex) | PARAMETER NAME | $\begin{aligned} & \text { BIT } 7 \\ & \text { (MSB) } \end{aligned}$ | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | $\begin{aligned} & \text { Bit } 0 \\ & \text { (LSB) } \end{aligned}$ | DEF. VALUE (Hex) | $\begin{array}{\|l} \text { I NDEXED/ } \\ \text { GLOBAL } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C0 | test_io | $\begin{gathered} \text { User Test Mode } \\ \text { [1:0] } \\ 00=\text { Single } \\ 01=\text { Alternate } \\ 10=\text { Reserved } \\ 11=\text { Reserved } \end{gathered}$ |  |  |  | Output Test Mode [3:0] |  |  |  | 00h | G |
|  |  |  |  |  |  |  | $0 \text { = Off }$ <br> 1 = Midscale Short <br> 2 = +FS Short <br> $3=-$ FS Short <br> 4 = Checker Board <br> 5 = Reserved <br> $6=$ Reserved |  | $\begin{gathered} 7=\text { One/Zero Word } \\ \text { Toggle } \\ 8=\text { User Input } \\ 9-15=\text { Reserved } \end{gathered}$ |  |  |  |
|  | C1 | Reserved |  |  |  | Res |  |  |  |  | 00h | G |
|  | C2 | user_patt1_Isb | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | 00h | G |
|  | C3 | user_pattl_msb | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | 00h | G |
|  | C4 | user_patt2_Isb | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | 00h | G |
|  | C5 | user_patt2_msb | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | 00h | G |
|  | C6-FF | Reserved |  |  |  | Res |  |  |  |  |  |  |

NOTE:
16. At power-up, the DDR Enable bit is at a logic ' 0 ' for the 72 pin package and set to a logic ' 1 ' internally for the 48 pin package by an internal pull-up.

## Equivalent Circuits



FIGURE 41. ANALOG INPUTS


FI GURE 43. TRI-LEVEL DI GI TAL I NPUTS


FI GURE 42. CLOCK I NPUTS


FIGURE 44. DI GITAL I NPUTS

## Equivalent Circuits (Continued)



FIGURE 45. LVDS OUTPUTS


FI GURE 46. CMOS OUTPUTS


FIGURE 47. VCM_OUT OUTPUT

## ADC Evaluation Platform

Intersil offers an ADC Evaluation platform which can be used to evaluate the KADxxxxx ADC family. The platform consists of a FPGA based data capture motherboard and a family of ADC daughter cards. This USB based platform allows a user to quickly evaluate the functioning of the ISLA112P25MREP at room temperature with the KAD5512P-25Q72 based daughter card at a user's specific application frequency requirements. More information is available at:
http://www.intersil.com/converters/adc_eval_platform/

## Layout Considerations

## Split Ground and Power Planes

Data converters operating at high sampling frequencies require extra care in PC board layout. Many complex board designs benefit from isolating the analog and digital sections. Analog supply and ground planes should be laid out under signal and clock inputs. Locate the digital planes under outputs and logic pins. Grounds should be joined under the chip.

## Clock I nput Considerations

Use matched transmission lines to the transformer inputs for the analog input and clock signals. Locate transformers and terminations as close to the chip as possible.

## Exposed Paddle

The exposed paddle must be electrically connected to analog ground (AVSS) and should be connected to a large copper plane using numerous vias for optimal thermal performance.

## Bypass and Filtering

Bulk capacitors should have low equivalent series resistance. Tantalum is a good choice. For best performance, keep ceramic bypass capacitors very close to device pins. Longer traces will increase inductance, resulting in diminished dynamic performance and accuracy. Make sure that connections to ground are direct and low impedance. Avoid forming ground loops.

## LVDS Outputs

Output traces and connections must be designed for $50 \Omega$ ( $100 \Omega$ differential) characteristic impedance. Keep traces
direct and minimize bends where possible. Avoid crossing ground and power-plane breaks with signal traces.

## LVCMOS Outputs

Output traces and connections must be designed for $50 \Omega$ characteristic impedance.

## Unused I nputs

Standard logic inputs (RESETN, CSB, SCLK, SDIO, SDO) which will not be operated do not require connection to ensure optimal ADC performance. These inputs can be left floating if they are not used. Tri-level inputs (NAPSLP, OUTMODE, OUTFMT, CLKDIV) accept a floating input as a valid state, and therefore should be biased according to the desired functionality.

## Definitions

Analog Input Bandwidth is the analog input frequency at which the spectral output power at the fundamental frequency (as determined by FFT analysis) is reduced by 3 dB from its full-scale low-frequency value. This is also referred to as Full Power Bandwidth.

Aperture Delay or Sampling Delay is the time required after the rise of the clock input for the sampling switch to open, at which time the signal is held for conversion.
Aperture Jitter is the RMS variation in aperture delay for a set of samples.
Clock Duty Cycle is the ratio of the time the clock wave is at logic high to the total time of one clock period.
Differential Non-Linearity (DNL) is the deviation of any code width from an ideal 1 LSB step.
Effective Number of Bits (ENOB) is an alternate method of specifying Signal to Noise-and-Distortion Ratio (SINAD). In dB, it is calculated as:
ENOB = (SINAD - 1.76)/6.02
Gain Error is the ratio of the difference between the voltages that cause the lowest and highest code
transitions to the full-scale voltage less 2 LSB. It is typically expressed in percent.

I ntegral Non-Linearity (INL) is the maximum deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.
Least Significant Bit (LSB) is the bit that has the smallest value or weight in a digital word. Its value in terms of input voltage is $\mathrm{V}_{\mathrm{FS}} /\left(2^{\mathrm{N}}-1\right)$ where N is the resolution in bits.

Missing Codes are output codes that are skipped and will never appear at the ADC output. These codes cannot be reached with any input value.
Most Significant Bit (MSB) is the bit that has the largest value or weight.
Pipeline Delay is the number of clock cycles between the initiation of a conversion and the appearance at the output pins of the data.
Power Supply Rejection Ratio (PSRR) is the ratio of the observed magnitude of a spur in the ADC FFT, caused by an AC signal superimposed on the power supply voltage.

Signal to Noise-and-Distortion (SINAD) is the ratio of the RMS signal amplitude to the RMS sum of all other spectral components below one half the clock frequency, including harmonics but excluding DC.
Signal-to-Noise Ratio (without Harmonics) is the ratio of the RMS signal amplitude to the RMS sum of all other spectral components below one-half the sampling frequency, excluding harmonics and DC.
SNR and SINAD are either given in units of dB when the power of the fundamental is used as the reference, or dBFS (dB to full scale) when the converter's full-scale input power is used as the reference.
Spurious-Free-Dynamic Range (SFDR) is the ratio of the RMS signal amplitude to the RMS value of the largest spurious spectral component. The largest spurious spectral component may or may not be a harmonic.

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION |  |
| :---: | :---: | :--- |
| $6 / 25 / 10$ | FN7646.0 | Initial Release |

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www. intersil.com/products for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISLA112P25MREP

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff
FITs are available from our website at http://rel.intersil.com/reports/search.php

## Package Outline Drawing

## L72.10x10D

72 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

## Rev 1, 11/08



TYPICAL RECOMMENDED LAND PATTERN


SIDE VIEW


NOTES:

1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
