RENESAS

DATASHEET

ISL78228

Dual 800mA Low Quiescent Current 2.25MHz High Efficiency Synchronous Buck Regulator

FN7849 Rev 4.00 February 26, 2016

The ISL78228 is a high efficiency, dual synchronous step-down DC/DC regulator that can deliver up to 800mA continuous output current per channel. The supply voltage range of 2.75V to 5.5V allows for the use of a 3.3V or 5V input. The current mode control architecture enables very low duty cycle operation at high frequency with fast transient response and excellent loop stability. The ISL78228 operates above the AM radio band as well as the 2.25MHz switching frequency, allowing for the use of small, low cost inductors and capacitors. Each channel is optimized for generating an output voltage as low as 0.6V.

The ISL78228 has a user configurable mode of operation-forced PWM mode and PFM mode. The forced PWM mode operation reduces noise and RF interference while the PFM mode operation provides high efficiency by reducing switching losses at light loads. In PFM mode of operation, both channels draw a total quiescent current of only 30μ A, hence enabling high light-load efficiency in order to maximize battery life.

The ISL78228 offers a 1ms power-good (PG) to monitor both outputs at power-up. When shut down, ISL78228 discharges the output capacitor. Other features include internal digital soft-start, enable for power sequence, overcurrent protection, and thermal shutdown. The ISL78228 is offered in a 3mmx3mm 10 Ld DFN package with 1mm maximum height. The complete converter occupies less than 1.8cm² area.

The ISL78228 is AEC-Q100 qualified and is rated for the automotive temperature range (-40 $^{\circ}$ C to +105 $^{\circ}$ C).

Features

- Internal current mode compensation
- 100% maximum duty cycle for lowest dropout
- Selectable forced PWM mode and PFM mode
- External synchronization up to 4MHz
- Start-up with prebiased output
- · Soft-stop output discharge during disable
- Internal digital soft-start 2ms
- Power-good (PG) output with 1ms delay
- AEC-Q100 qualified
- Pb-free (RoHS compliant)

Applications

- DC/DC POL modules
- $\mu\text{C}/\mu\text{P},$ FPGA and DSP power
- Rear camera systems
- Navigation systems
- · Infotainment systems

TABLE 1. KEY DIFFERENCES BETWEEN FAMILY OF PARTS

PART NUMBER	I _{OUT} CH1 (A)	I _{OUT} CH2 (A)	ADJ or FIXED V _{OUT}	PACKAGE
ISL78228	0.8	0.8	ADJ	10 Ld 3x3 DFN
ISL78322	2.0	1.7	ADJ	12 Ld 4x3 DFN



FIGURE 1. EFFICIENCY CHARACTERISTICS CURVE



Typical Application







Pin Configuration



Pin Descriptions

PIN#	PIN NAME	DESCRIPTION
1	FB1	The feedback network of the Channel 1 regulator. FB1 is the negative input to the transconductance error amplifier. The output voltage is set by an external resistor divider connected to FB1. With a properly selected divider, the output voltage can be set to any voltage between the power rail (reduced by converter losses) and the 0.6V reference. There is an internal compensation to meet a typical application. In addition, the regulator power-good and undervoltage protection circuitry use FB1 to monitor the Channel 1 regulator output voltage.
2	EN1	Regulator Channel 1 enable pin. Enable the output, V _{OUT1} , when driven to high. Shutdown the V _{OUT1} and discharge output capacitor when driven to low. Do not leave this pin floating.
3	VIN	Input supply voltage. Connect 10µF ceramic capacitor to power ground.
4	LX1	Switching node connection for Channel 1. Connect to one terminal of inductor for V _{OUT1} .
5	NC	Recommended to connect this pin to the exposed pad.
6	SYNC	Mode Selection pin. Connect to logic high or input voltage VIN for PFM mode; connect to logic low or ground for forced PWM mode. Connect to an external function generator for synchronization and negative edge trigger. Do not leave this pin floating.
7	LX2	Switching node connection for Channel 2. Connect to one terminal of inductor for V _{OUT2} .
8	PG	1ms timer output. At power-up or EN_ HI, this output is a 1ms delayed Power-Good signal for both the V_{OUT1} and V_{OUT2} voltages. There is an internal 1M Ω pull-up resistor.
9	EN2	Regulator Channel 2 enable pin. Enable the output, V _{OUT2} , when driven to high. Shut down the V _{OUT2} and discharge output capacitor when driven to low. Do not leave this pin floating.
10	FB2	The feedback network of the Channel 2 regulator. FB2 is the negative input to the transconductance error amplifier. The output voltage is set by an external resistor divider connected to FB2. With a properly selected divider, the output voltage can be set to any voltage between the power-rail (reduced by converter losses) and the 0.6V reference. There is an internal compensation to meet a typical application. In addition, the regulator power-good and undervoltage protection circuitry use FB2 to monitor the Channel 2 regulator output voltage.
-	PAD	The exposed pad must be connected to PGND for proper electrical performance. Add as many vias as possible for optimal thermal performance.

Ordering Information

PART NUMBER	PART	TEMP. RANGE	PACKAGE	PKG.
(<u>Notes 1, 2, 3</u>)	MARKING	(°C)	(RoHS Compliant)	DWG. #
ISL78228ARZ	8228	-40 to +105	10 Ld 3x3 DFN	L10.3x3C

NOTES:

1. Add "-T" suffix for 6k unit or "-T7A" suffix for 250 unit Tape and Reel options. Please refer to TB347 for details on reel specifications.

 These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for ISL78228. For more information on MSL please see techbrief TB363.



Absolute Maximum Ratings (Reference to GND)

Supply Voltage (V _{IN})
EN1, EN2, PG, SYNC0.3V to V _{IN} + 0.3V
LX1, LX2
LX1, LX21.5V (100ns)
0.3V (DC) to 7V (20ms)
FB1, FB2
ESD Rating
Human Body Model (Tested per JESD22-A114E)
Machine Model (Tested per JESD-A115-A)
Charge Device Model (Tested per AEC-Q100-011) 2kV
Latch-Up (Tested per JESD78C; Class II, Level A) 100mA

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ J (° C∕W)
10 Ld 3x3 DFN Package (<u>Notes 4, 5</u>)	49	4
Storage Temperature Range	65	5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

Recommended Operating Conditions

VIN Supply Voltage Range	
Load Current Range Per Channel	0mA to 800mA
Ambient Temperature Range	40°C to +105°C
Junction Temperature Range	40°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 5. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications Unless otherwise noted, all parameter limits are established across the recommended operating conditions: $T_A = -40$ °C to +105 °C, $V_{IN} = 2.75V$ to 5.5V, EN1 = EN2 = V_{IN} , SYNC = 0V, L = 2.2μ H, C₁ = 10μ F, C₂ = C₄ = 10μ F, $I_{0UT1} = I_{0UT2} = 0$ At to 800mA. (Typical values are at $T_A = +25$ °C, $V_{IN} = 3.6V$). Boldface limits apply across the operating temperature range, -40 °C to +105 °C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (<u>Note 6</u>)	ТҮР	MAX (<u>Note 6</u>)	UNIT
INPUT SUPPLY	H					
V _{IN} Undervoltage Lockout Threshold	V _{UVLO}	Rising		2.50	2.75	v
		Falling	2.1	2.4		v
Quiescent Supply Current	Ι _Q	SYNC = V _{IN} , EN1 = EN2 = V _{IN} , no load at the output and no switches switching. VFB1 = VFB2 = 0.7V		30	50	μΑ
		SYNC = GND, EN1 = EN2 = V _{IN} , f _{SW} = 2.25MHz, no load at the output		0.1	1	mA
Shut Down Supply Current	I _{SD}	V _{IN} = 5.5V, EN1 = EN2 = GND		6.5	12	μA
OUTPUT REGULATION						
FB1, FB2 Regulation Voltage	V _{FB} _		0.590	0.60	0.610	v
FB1, FB2 Bias Current	I _{FB} _	VFB = 0.55V		0.1		μA
Line Regulation		$V_{IN} = V_0 + 0.5V$ to 5.5V (minimal 2.75V, $I_{OUT} = 0A$)		0.2		%/V
Soft-Start Ramp Time Cycle				2		ms
OVERCURRENT PROTECTION	P					
Peak Overcurrent Limit	I _{pk1}		0.95	1.20	1.60	Α
	I _{pk2}		0.95	1.20	1.60	Α
Peak SKIP Limit	I _{skip1}	V _{IN} = 3.6V	180	250	360	mA
	I _{skip2}		180	250	360	mA
LX1, LX2						
P-Channel MOSFET ON-Resistance		V _{IN} = 5.5V, I _O = 200mA		180	350	mΩ
		V _{IN} = 2.75V, I ₀ = 200mA		320	450	mΩ
N-Channel MOSFET ON-Resistance		V _{IN} = 5.5V, I _O = 200mA		180	350	mΩ
		V _{IN} = 2.75V, I _O = 200mA		320	450	mΩ



Electrical Specifications Unless otherwise noted, all parameter limits are established across the recommended operating conditions: $T_A = -40$ °C to ± 105 °C, $V_{IN} = 2.75V$ to 5.5V, EN1 = EN2 = V_{IN} , SYNC = 0V, L = 2.2μ H, C₁ = 10μ F, C₂ = C₄ = 10μ F, $I_{0UT1} = I_{0UT2} = 0$ At to 800mA. (Typical values are at $T_A = \pm 25$ °C, $V_{IN} = 3.6V$). Boldface limits apply across the operating temperature range, ± 40 °C to ± 105 °C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (<u>Note 6</u>)	түр	MAX (<u>Note 6</u>)	UNIT
LX_ Maximum Duty Cycle				100		%
PWM Switching Frequency	fsw		1.80	2.25	2.70	MHz
Synchronization Range			2.7		4	MHz
LX Minimum On-Time		SYNC = 0 (forced PWM mode)			100	ns
Soft Discharge Resistance	R _{DIS} _	EN = LOW	80	100	130	Ω
PG				1 1		
Output Low Voltage		Sinking 1mA, VFB = 0.5V			0.3	v
PG Pull-Up Resistor				1		mΩ
Internal PGOOD Low Rising Threshold		Percentage of nominal regulation voltage	88	92	96	mΩ
Internal PGOOD Low Falling Threshold		Percentage of nominal regulation voltage	82	89	91	%
Delay Time (Rising Edge)				1		ms
Internal PGOOD Delay Time (Falling Edge)				1	2	μs
EN1, EN2, SYNC	<u> </u>	-	1	1		
Logic Input Low					0.4	v
Logic Input High			1.4			v
SYNC Logic Input Leakage Current	ISYNC	Pulled up to 5.5V		0.1	1	μA
Enable Logic Input Leakage Current	I _{EN_}			0.1	1	μA
Thermal Shutdown				150		°C
Thermal Shutdown Hysteresis				25		°C

NOTE:

6. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.









FIGURE 4. EFFICIENCY vs LOAD 2.25MHz $3.3V_{IN}$ PFM



FIGURE 5. EFFICIENCY vs LOAD 2.25MHz $5V_{\mbox{\rm IN}}$ PWM



FIGURE 6. EFFICIENCY vs LOAD 2.25MHz 5VIN PFM



FIGURE 7. POWER DISSIPATION vs LOAD 2.25MHz, 1.8V_{OUT} PWM









FIGURE 9. VOUT REGULATION vs LOAD 2.25MHz, 1.5VOUT



FIGURE 10. VOUT REGULATION vs LOAD 2.25MHz, 1.8VOUT







FIGURE 12. VOUT REGULATION vs LOAD 2.25MHz, 3.3VOUT









1.83

1.82

1.81

1.80

1.79

1.78

1.77 L 2.0

OUTPUT VOLTAGE (V)







FIGURE 15. STEADY STATE OPERATION AT NO LOAD CHANNEL 1 (PWM)

FIGURE 16. STEADY STATE OPERATION AT NO LOAD CHANNEL 2 (PWM)



FIGURE 17. STEADY STATE OPERATION AT NO LOAD CHANNEL 1 (PFM)









Vour1 RIPPLE 20mV/DIV

FIGURE 19. STEADY STATE OPERATION WITH FULL LOAD CHANNEL 1





FIGURE 21. LOAD TRANSIENT CHANNEL 1 (PWM)



FIGURE 22. LOAD TRANSIENT CHANNEL 2 (PWM)



FIGURE 24. LOAD TRANSIENT CHANNEL 2 (PFM)



FIGURE 23. LOAD TRANSIENT CHANNEL 1 (PFM)





FIGURE 26. SOFT-START WITH NO LOAD CHANNEL 2 (PWM)









FIGURE 27. SOFT-START AT NO LOAD CHANNEL 1 (PFM)



FIGURE 28. SOFT-START AT NO LOAD CHANNEL 2 (PFM)



FIGURE 30. SOFT-START AT FULL LOAD CHANNEL 2







FIGURE 29. SOFT-START AT FULL LOAD CHANNEL 1



FIGURE 31. SOFT-DISCHARGE SHUTDOWN CHANNEL 1









FIGURE 34. CH1 STEADY STATE OPERATION AT FULL LOAD (PFM) WITH FREQUENCY = 4MHz



200ns/DIV

FIGURE 35. CH2 STEADY STATE OPERATION AT NO LOAD (PFM) WITH FREQUENCY = 4MHz



LX2 2V/DIV







FIGURE 37. CH1 AND CH2 STEADY STATE OPERATION AT NO LOAD (PFM) WITH FREQUENCY = 4MHz

100ns/DIV







FIGURE 39. OUTPUT SHORT CIRCUIT CHANNEL 1



FIGURE 40. OUTPUT SHORT CIRCUIT RECOVERY CHANNEL 1



FIGURE 41. OUTPUT SHORT CIRCUIT CHANNEL 2



FIGURE 42. OUTPUT SHORT CIRCUIT RECOVERY CHANNEL 2







Block Diagram



FIGURE 44. BLOCK DIAGRAM

RENESAS

Theory of Operation

The ISL78228 is a dual 800mA step-down switching regulator optimized for battery-powered or mobile applications. The regulator operates at a 2.25MHz fixed switching frequency under heavy load conditions to allow small external inductor and capacitors to be used for minimal printed-circuit board (PCB) area. At light load, the regulator reduces the switching frequency, unless forced to the fixed frequency, to minimize the switching loss and to maximize the battery life. The two channels are in-phase operation. The quiescent current when the outputs are not loaded is typically only 30µA. The supply current is typically only 6.5µA when the regulator is shut down.

PWM Control Scheme

Pulling the SYNC pin LOW (<0.4V) forces the converter into PWM mode in the next switching cycle regardless of output current. Each of the channels of the ISL78228 employ the current-mode pulse-width modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting shown in the <u>"Block Diagram" on page 13</u>. The current loop consists of the oscillator, the PWM comparator COMP, current sensing circuit and the slope compensation for the current loop stability. The current sensing circuit consists of the resistance of the P-Channel MOSFET when it is turned on and the current sense amplifier CSA1 (or CSA2 on Channel 2). The gain for the current sensing circuit is typically 0.285V/A. The control reference for the current loops comes from the error amplifier EAMP of the voltage loop.

The PWM operation is initialized by the clock from the oscillator. The P-Channel MOSFET is turned on at the beginning of a PWM cycle and the current in the MOSFET starts to ramp up. When the sum of the current amplifier CSA1 (or CSA2) and the compensation slope ($0.33V/\mu$ s) reaches the control reference of the current loop, the PWM comparator COMP sends a signal to the PWM logic to turn off the P-MOSFET and to turn on the N-Channel MOSFET. The N-MOSFET stays on until the end of the PWM cycle. Figure 45 shows the typical operating waveforms during the PWM operation. The dotted lines illustrate the sum of the compensation ramp and the current-sense amplifier CSA_output.

The output voltage is regulated by controlling the reference voltage to the current loop. The bandgap circuit outputs a 0.6V

reference voltage to the voltage control loop. The feedback signal comes from the V_{FB} pin. The soft-start block only affects the operation during the start-up and will be discussed separately shortly. The error amplifier is a transconductance amplifier that converts the voltage error signal to a current output. The voltage loop is internally compensated with the 27pF and 200k Ω RC network. The maximum EAMP voltage output is precisely clamped to 0.8V.



FIGURE 45. PWM OPERATION WAVEFORMS

SKIP Mode

Pulling the SYNC pin HIGH (>2.0V) forces the converter into PFM mode. The ISL78228 enters a pulse-skipping mode at light load to minimize the switching loss by reducing the switching frequency. Figure 46 illustrates the skip-mode operation. A zero-cross sensing circuit shown in the <u>"Block Diagram" on page 13</u> monitors the N-MOSFET current for zero crossing. When 8 consecutive cycles of the N-MOSFET crossing zero are detected, the regulator enters the skip mode. During the 8 detecting cycles, the current in the inductor is allowed to become negative. The counter is reset to zero when the current in any cycle does not cross zero.



FIGURE 46. SKIP MODE OPERATION WAVEFORMS



Once the skip mode is entered, the pulse modulation starts being controlled by the SKIP comparator shown in the <u>"Block Diagram"</u> on page 13. Each pulse cycle is still synchronized by the PWM clock. The P-MOSFET is turned on at the clock and turned off when its current reaches the threshold of 250mA. As the average inductor current in each cycle is higher than the average current of the load, the output voltage rises cycle over cycle. When the output voltage reaches 1.5% above the nominal voltage, the P-MOSFET is turned off immediately. Then the inductor current is fully discharged to zero and stays at zero. The output voltage reduces gradually due to the load current discharging the output capacitor. When the output voltage drops to the nominal voltage, the P-MOSFET will be turned on again at the clock, repeating the previous operations.

The regulator resumes normal PWM mode operation when the output voltage drops 1.5% below the nominal voltage.

Synchronization Control

The frequency of operation can be synchronized up to 4MHz by an external signal applied to the SYNC pin. The falling edge on the SYNC triggered the rising edge of the PWM ON pulse.

Overcurrent Protection

The CSA1 and CSA2 are used to monitor output 1 and output 2 channels respectively. The overcurrent protection is realized by monitoring the CSA_ output with the OCP threshold logic, as shown in the <u>"Block Diagram" on page 13</u>. The current sensing circuit has a gain of 0.285V/A, from the P-MOSFET current to the CSA_output. When the CSA_ output reaches the threshold of 590mV, the OCP comparator is tripped to turn off the P-MOSFET immediately. The overcurrent function protects the switching converter from a shorted output by monitoring the current flowing through the upper MOSFETs.

Upon detection of an overcurrent condition, the upper MOSFET will be immediately turned off and will not be turned on again until the next switching cycle.

PG

The Power-Good signal, (PG) monitors both of the output channels. When powering up, the open-collector power-on-reset output holds low for about 1ms after V_{OUT1} and V_{OUT2} reaches the preset voltages. The PG output also serves as a 1ms delayed power-good signal. If one of the output is disabled, then PG only monitors the active channels. There is an internal 1MΩ pull-up resistor.

TABLE 2. POWER-GOOD

EN1	EN2	PG1 INTERNAL	PG2 INTERNAL	PG
0	0	х	Х	0
0	1	Х	1	1
1	0	1	Х	1
1	1	1	1	1

UVLO

When the input voltage is below the Undervoltage Lock-Out (UVLO) threshold, the regulator is disabled.

Enable

The enable (EN1, EN2) input allows the user to control the turning on or off of the regulator for purposes such as power-up sequencing. The regulator is enabled, there is typically a 600μ s delay for waking up the bandgap reference, then the soft start-up begins.

Soft Start-Up

The soft-start-up eliminates the in-rush current during the start-up. The soft-start block outputs a ramp reference to both the voltage loop and the current loop. The two ramps limit the inductor current rising speed as well as the output voltage speed so that the output voltage rises in a controlled fashion. At the very beginning of the start-up, the output voltage is less than 0.2V; hence the PWM operating frequency is 1/3 of the normal frequency.

In force PWM mode, the IC will continue to start-up in PFM mode to support prebiased load applications.

Discharge Mode (Soft-Stop)

When a transition to shutdown mode occurs, or the output undervoltage fault latch is set, the outputs discharge to GND through an internal 100 Ω switch.

Power MOSFETs

The power MOSFETs are optimized for best efficiency. The ON-resistance for the P-MOSFET and N-MOSFET is typically 180m $\Omega.$

100% Duty Cycle

The ISL78228 features 100% duty cycle operation to maximize the battery life. When the battery voltage drops to a level that the ISL78228 can no longer maintain the regulation at the output, the regulator completely turns on the P-MOSFET. The maximum dropout voltage under the 100% duty-cycle operation is the product of the load current and the ON-resistance of the P-MOSFET.

Thermal Shutdown

The ISL78228 has built-in thermal protection. When the internal temperature reaches +150 °C, the regulator is completely shut down. As the temperature drops to +130 °C, the ISL78228 resumes operation by stepping through a soft-start-up.

Applications Information

Output Inductor and Capacitor Selection

To consider steady state and transient operation, the ISL78228 typically uses a 2.2μ H output inductor. Higher or lower inductor values can be used to optimize the total converter system performance. For example, for higher output voltage 3.3V applications, in order to decrease the inductor current ripple and output voltage ripple, the output inductor value can be increased. The inductor ripple current can be expressed as shown in Equation 1:

$$\Delta I = \frac{V_{O} \bullet \left(1 - \frac{V_{O}}{V_{IN}}\right)}{L \bullet f_{SW}}$$
(EQ. 1)

The inductor's saturation current rating needs to be at least larger than the peak current. The ISL78228 protects the typical peak current 1.2A. The saturation current needs to be over 1.8A for maximum output current application.

The ISL78228 uses internal compensation network and the output capacitor value is dependent on the output voltage. The ceramic capacitor is recommended to be X5R or X7R. The recommended minimum output capacitor values are shown in Table 3 for the ISL78228.

V _{OUT} (V)	C _{OUT} (µF)	L (µH)		
0.8	10	1.0~2.2		
1.2	10	1.0~2.2		
1.6	10	1.0~2.2		
1.8	10	1.5~3.3		
2.5	10	1.5~3.3		
3.3	6.8	1.5~4.7		
3.6	8.6	1.5~4.7		

TABLE 3. OUTPUT CAPACITOR VALUE vs VOUT

In <u>Table 3</u>, the minimum output capacitor value is given for different output voltages to make sure the whole converter system is stable.

Output Voltage Selection

The output voltage of the regulator can be programmed via an external resistor divider that is used to scale the output voltage relative to the internal reference voltage and feed it back to the inverting input of the error amplifier. Refer to <u>"Typical Application" on page 2</u>.

The output voltage programming resistor, R₂ (or R₅ in Channel 2), will depend on the desired output voltage of the regulator. The value for the feedback resistor is typically between 0 Ω and 750k Ω , as shown in Equation 2.

Let $R_3 = 100 k\Omega$, then R_2 will be:

$$R_2 = R_3 \left(\frac{V_{OUT}}{V_{FB}} - 1 \right)$$
(EQ. 2)

If the output voltage desired is 0.6V, then R_3 is left unpopulated and short R_2 . For faster response performance, add 47pF in parallel to R_2 .

Input Capacitor Selection

The main functions of the input capacitor are to provide decoupling of the parasitic inductance and to provide filtering function to prevent the switching current flowing back to the battery rail. One 10μ F X5R or X7R ceramic capacitor is a good starting point for the input capacitor selection for both channels.

PCB Layout Recommendation

The PCB layout is a very important converter design step to make sure the designed converter works well. For ISL78228, the power loop is composed of the output inductor (L's), the output capacitor (C_{OUT1} and C_{OUT2}), the LX's pins, and the GND pin. It is necessary to make the power loop as small as possible and the connecting traces among them should be direct, short and wide. The switching node of the converter, the LX_ pins, and the traces connected to the node are very noisy, so keep the voltage feedback trace away from these noisy traces. The input capacitor should be placed as closely as possible to the VIN pin. The ground of input and output capacitors should be connected as closely as possible. The heat of the IC is mainly dissipated through the thermal pad. Maximizing the copper area connected to the thermal pad is preferable. In addition, a solid ground plane is helpful for better EMI performance. It is recommended to add at least 5 vias ground connection within the pad for the best thermal relief.



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
February 26, 2016	FN7849.4	Last paragraph on page 1 changed AEC-100 rated to AEC-Q100 qualified. Features on page 1 changed AEC-100 tested to AEC-Q100 qualified. Added Table of key differences on page 1. Updated "Ordering Information" table on page 3 by adding tape and reel options in note.
April 13, 2015	FN7849.3	 "Absolute Maximum Ratings (Reference to GND)" on page 4: Updated CDM testing from: Charged Device Model (Tested per JESD22-C101E) to Charged Device Model (Tested per AEC-Q100-011). Updated POD L10.3x3C to most current revision with changes as follows: Tiebar Note 4 updated From: Tiebar shown (if present) is a non-functional feature. To: Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
December 4, 2013	FN7849.2	Page 1: changed last paragraph in description from: "The ISL78228 is rated for the automotive temperature range (-40 °C to +105 °C)." to: "The ISL78228 is AEC-Q100 rated. The ISL78228 is rated for the automotive temperature range (-40 °C to +105 °C)." Features bullet changed from: "Qualified for automotive applications" to: "AEC-Q100 Tested"
October 22, 2013	FN7849.1	Page 1 - Added the words "Qualified for automotive applications" under the Features section
May 2, 2011	FN7849.0	Initial Release

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets. For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

© Copyright Intersil Americas LLC 2011-2016. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil Automotive Qualified products are manufactured, assembled and tested utilizing TS16949 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Package Outline Drawing

L10.3x3C

10 LEAD DUAL FLAT PACKAGE (DFN) Rev 4, 3/15







TYPICAL RECOMMENDED LAND PATTERN





NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
- **5.** The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 6. Compliant to JEDEC MO-229-WEED-3 except for E-PAD dimensions.

