

ISL62871, ISL62872

PWM DC/DC Controller With VID Inputs For Portable GPU Core-Voltage Regulator

FN6707
Rev 1.00
May 8, 2014

The ISL62871 and ISL62872 IC's are Single-Phase Synchronous-Buck PWM voltage regulators featuring Intersil's Robust Ripple Regulator (R³) Technology™. The wide 3.3V to 25V input voltage range is ideal for systems that run on battery or AC-adaptor power sources. The ISL62871 and ISL62872 are low-cost solutions for applications requiring dynamically selected slew-rate controlled output voltages. The soft-start and dynamic setpoint slew-rates are capacitor programmed. Voltage identification logic-inputs select two (ISL62871) or four (ISL62872) resistor-programmed setpoint reference voltages that directly set the output voltage of the converter between 0.5V to 1.5V, and up to 3.3V using a feedback voltage divider. Optionally, an external reference such as the DAC output from a microcontroller, can be used by either IC to program the setpoint reference voltage, and still maintain the controlled slew-rate features. Robust integrated MOSFET drivers and Schottky bootstrap diode reduce the implementation area and lower component cost.

Intersil's R³ Technology™ combines the best features of both fixed-frequency and hysteretic PWM control. The PWM frequency is 300kHz during static operation, becoming variable during changes in load, setpoint voltage, and input voltage when changing between battery and AC-adaptor power. The modulators ability to change the PWM switching frequency during these events in conjunction with external loop compensation produces superior transient response. For maximum efficiency, the converter automatically enters diode-emulation mode (DEM) during light-load conditions such as system standby.



Features

- Input Voltage Range: 3.3V to 25V
- Output Voltage Range: 0.5V to 3.3V
- Output Load up to 30A
- Extremely Flexible Output Voltage Programmability
 - 2-Bit VID (ISL62872) Selects Four Independent Setpoint Voltages
 - 1-Bit VID (ISL62871) Selects Two Independent Setpoint Voltages
 - Simple Resistor Programming of Setpoint Voltages
 - Accepts External Setpoint Reference Such as DAC
- ±0.75% System Accuracy: -10°C to +100°C
- One Capacitor Programs Soft-start and Setpoint Slew-rate
- Fixed 300kHz PWM Frequency in Continuous Conduction
- External Compensation Affords Optimum Control Loop Tuning
- Automatic Diode Emulation Mode for Highest Efficiency
- Integrated High-current MOSFET Drivers and Schottky Boot-Strap Diode for Optimal Efficiency
- Choice of Overcurrent Detection Schemes
 - Lossless Inductor DCR Current Sensing
 - Precision Resistive Current Sensing
- Power-Good Monitor for Soft-Start and Fault Detection
- Fault Protection
 - Undervoltage
 - Overvoltage
 - Overcurrent (DCR-Sense or Resistive-Sense Capability)
 - Over-Temperature Protection
 - Fault Identification by PGOOD Pull-Down Resistance
- Pb-Free (RoHS compliant)

Applications

- Mobile PC Graphical Processing Unit VCC rail
- Mobile PC I/O Controller Hub (ICH) VCC rail
- Mobile PC Memory Controller Hub (GMCH) VCC rail
- Built-in voltage margin for system-level test

Pinouts



Ordering Information

PART NUMBER (Note)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL62872HRUZ -T*	GAN	-10 to +100	20 Ld 3.2x1.8 μ TQFN	L20.3.2x1.8
ISL62871HRUZ -T*	GAM	-10 to +100	16 Ld 2.6x1.8 μ TQFN	L16.2.6x1.8A

*Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Block Diagram




FIGURE 1. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM OF ISL62872, ISL62871

Application Schematics




FIGURE 2. ISL62872 APPLICATION SCHEMATIC WITH FOUR OUTPUT VOLTAGE SETPOINTS AND DCR CURRENT SENSE




FIGURE 3. ISL62872 APPLICATION SCHEMATIC WITH FOUR OUTPUT VOLTAGE SETPOINTS AND RESISTOR CURRENT SENSE

Application Schematics (Continued)




FIGURE 4. ISL62871 APPLICATION SCHEMATIC WITH TWO OUTPUT VOLTAGE SETPOINTS AND DCR CURRENT SENSE




FIGURE 5. ISL62871 APPLICATION SCHEMATIC WITH TWO OUTPUT VOLTAGE SETPOINTS AND RESISTOR CURRENT SENSE

Application Schematics (Continued)




FIGURE 6. ISL62872 APPLICATION SCHEMATIC WITH EXTERNAL REFERENCE INPUT AND DCR CURRENT SENSE




FIGURE 7. ISL62871 APPLICATION SCHEMATIC WITH EXTERNAL REFERENCE INPUT AND DCR CURRENT SENSE

Absolute Maximum Ratings

VCC, PVCC, PGOOD to GND	-0.3V to +7.0V
VCC, PVCC to PGND	-0.3V to +7.0V
GND to PGND	-0.3V to +0.3V
EN, SET0, SET1, SET2, VO, VID0, VID1, FB, OCSET, SREF	-0.3V to GND, VCC + 0.3V
BOOT Voltage (V _{BOOT-GND})	-0.3V to 33V
BOOT To PHASE Voltage (V _{BOOT-PHASE})	-0.3V to 7V (DC) -0.3V to 9V (<10ns)
PHASE Voltage	GND - 0.3V to 28V GND -8V (<20ns Pulse Width, 10μJ)
UGATE Voltage	V _{PHASE} - 0.3V (DC) to V _{BOOT} V _{PHASE} - 5V (<20ns Pulse Width, 10μJ) to V _{BOOT}
LGATE Voltage	GND - 0.3V (DC) to VCC + 0.3V GND - 2.5V (<20ns Pulse Width, 5μJ) to VCC + 0.3V

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)
20 Ld μ TQFN Package	84
16 Ld μ TQFN Package	84
Junction Temperature Range	-55°C to +150°C
Operating Temperature Range	-10°C to +100°C
Storage Temperature	-65°C to +150°C
Pb-free Reflow Profile	see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

Recommended Operating Conditions

Ambient Temperature Range	-10°C to +100°C
Converter Input Voltage to GND	3.3V to 25V
VCC, PVCC to GND	.5V \pm 5%

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.

Electrical Specifications

These specifications apply for $T_A = -10^\circ\text{C}$ to $+100^\circ\text{C}$, unless otherwise stated.

All typical specifications $T_A = +25^\circ\text{C}$, VCC = 5V. Parameters with MIN and/or MAX limits are 100% tested at $+25^\circ\text{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VCC and PVCC						
VCC Input Bias Current	I_{VCC}	EN = 5V, VCC = 5V, FB = 0.55V, SREF < FB	-	1.1	1.5	mA
VCC Shutdown Current	I_{VCCoff}	EN = GND, VCC = 5V	-	0.1	1.0	μ A
PVCC Shutdown Current	$I_{PVCCoff}$	EN = GND, PVCC = 5V	-	0.1	1.0	μ A
VCC POR THRESHOLD						
Rising VCC POR Threshold Voltage	V_{VCC_THR}		4.40	4.49	4.60	V
Falling VCC POR Threshold Voltage	V_{VCC_THF}		4.10	4.22	4.35	V
REGULATION						
Reference Voltage	$V_{REF(int)}$		-	0.50	-	V
System Accuracy		VID0 = VID1 = GND, PWM Mode = CCM	-0.75	-	+0.75	%
PWM						
Switching Frequency	F_{SW}	PWM Mode = CCM	270	300	330	kHz
VO						
VO Input Voltage Range	V_{VO}		0	-	3.6	V
VO Input Impedance	R_{VO}	EN = 5V	-	600	-	k Ω
VO Reference Offset Current	I_{VOSS}	$V_{ENTHR} < EN$, SREF = Soft-Start Mode	-	10	-	μ A
VO Input Leakage Current	I_{VOoff}	EN = GND, VO = 3.6V	-	.1	-	μ A
ERROR AMPLIFIER						
FB Input Bias Current	I_{FB}	EN = 5V, FB = 0.50V	-20	-	+50	nA
SREF						
SREF Operating Voltage Range	V_{SREF}	Nominal SREF Setting With 1% Resistors	0.5	-	1.5	V
Soft-Start Current	I_{SS}	SREF = Soft-Start Mode	10	20	30	μ A
Voltage Step Current	I_{VS}	SREF = Setpoint-Stepping Mode	\pm 60	\pm 100	\pm 140	μ A

Electrical Specifications

These specifications apply for $T_A = -10^{\circ}\text{C}$ to $+100^{\circ}\text{C}$, unless otherwise stated.

All typical specifications $T_A = +25^{\circ}\text{C}$, $V_{CC} = 5\text{V}$. Parameters with MIN and/or MAX limits are 100% tested at $+25^{\circ}\text{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNAL REFERENCE						
EXTREF Operating Voltage Range	V_{EXT}	SET0 = VCC	0	-	1.5	V
EXTREF Accuracy	V_{EXT_OFS}	SET0 = VCC, VID0 = 0V to 1.5V	-0.5	-	+0.5	%
POWER GOOD						
PGOOD Pull-down Impedance	R_{PG_SS}	PGOOD = 5mA Sink	75	95	150	Ω
	R_{PG_UV}	PGOOD = 5mA Sink	75	95	150	Ω
	R_{PG_OV}	PGOOD = 5mA Sink	50	65	90	Ω
	R_{PG_OC}	PGOOD = 5mA Sink	25	35	50	Ω
PGOOD Leakage Current	I_{PG}	PGOOD = 5V	-	0.1	1.0	μA
PGOOD Maximum Sink Current (Note 2)	I_{PG_max}		-	5.0	-	mA
GATE DRIVER						
UGATE Pull-Up Resistance (Note 2)	R_{UGPU}	200mA Source Current	-	1.0	1.5	Ω
UGATE Source Current (Note 2)	I_{UGSRC}	UGATE - PHASE = 2.5V	-	2.0	-	A
UGATE Sink Resistance (Note 2)	R_{UGPD}	250mA Sink Current	-	1.0	1.5	Ω
UGATE Sink Current (Note 2)	I_{UGSNK}	UGATE - PHASE = 2.5V	-	2.0	-	A
LGATE Pull-Up Resistance (Note 2)	R_{LGPU}	250mA Source Current	-	1.0	1.5	Ω
LGATE Source Current (Note 2)	I_{LGSRC}	LGATE - GND = 2.5V	-	2.0	-	A
LGATE Sink Resistance (Note 2)	R_{LGPD}	250mA Sink Current	-	0.5	0.9	Ω
LGATE Sink Current (Note 2)	I_{LGSNK}	LGATE - PGND = 2.5V	-	4.0	-	A
UGATE to LGATE Deadtime	t_{UGFLGR}	UGATE falling to LGATE rising, no load	-	21	-	ns
LGATE to UGATE Deadtime	t_{LGFUGR}	LGATE falling to UGATE rising, no load	-	21	-	ns
PHASE						
PHASE Input Impedance	R_{PHASE}		-	33	-	$k\Omega$
BOOTSTRAP DIODE						
Forward Voltage	V_F	PVCC = 5V, $I_F = 2\text{mA}$	-	0.58	-	V
Reverse Leakage	I_R	$V_R = 25\text{V}$	-	0.2	-	μA
CONTROL INPUTS						
EN High Threshold Voltage	V_{ENTHR}		2.0	-	-	V
EN Low Threshold Voltage	V_{ENTHF}		-	-	1.0	V
EN Input Bias Current	I_{EN}	EN = 5V	1.5	2.0	2.5	μA
EN Leakage Current	I_{ENoff}	EN = GND	-	0.1	1.0	μA
VID<0,1> High Threshold Voltage	V_{VIDTHR}		0.6	-	-	V
VID<0,1> Low Threshold Voltage	V_{VIDTHF}		-	-	0.5	V
VID<0,1> Input Bias Current	I_{VID}	EN = 5V, $V_{VID} = 1\text{V}$	-	0.5	-	μA
VID<0,1> Leakage Current	I_{VIDoff}		-	0	-	μA
PROTECTION						
OCP Threshold Voltage	V_{OCPTH}	$V_{OCSET} - V_O$	-1.75	-	1.75	mV
OCP Reference Current	I_{OCP}	EN = 5.0V	9.0	10	11	μA
OCSET Input Resistance	R_{OCSET}	EN = 5.0V	-	600	-	$k\Omega$
OCSET Leakage Current	I_{OCSET}	EN = GND	-	0	-	μA
UVP Threshold Voltage	V_{UVTH}	$V_{FB} = \%V_{SREF}$	81	84	87	%

Electrical Specifications These specifications apply for $T_A = -10^{\circ}\text{C}$ to $+100^{\circ}\text{C}$, unless otherwise stated. All typical specifications $T_A = +25^{\circ}\text{C}$, $V_{CC} = 5\text{V}$. Parameters with MIN and/or MAX limits are 100% tested at $+25^{\circ}\text{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVP Rising Threshold Voltage	V_{OVRTH}	$V_{FB} = \%V_{SREF}$	113	116	120	%
OVP Falling Threshold Voltage	V_{OVFTH}	$V_{FB} = \%V_{SREF}$	100	102	106	%
OTP Rising Threshold Temperature (Note 2)	T_{OTRTH}		-	150	-	$^{\circ}\text{C}$
OTP Hysteresis (Note 2)	T_{OTHYS}		-	25	-	$^{\circ}\text{C}$

NOTE:

- Limits established by characterization and are not production tested.

ISL62872 Functional Pin Descriptions

LGATE (Pin 1)

Low-side MOSFET gate driver output. Connect to the gate terminal of the low-side MOSFET of the converter.

PGND (Pin 2)

Return current path for the LGATE MOSFET driver. Connect to the source of the low-side MOSFET.

GND (Pin 3)

IC ground for bias supply and signal reference.

EN (Pin 4)

Enable input for the IC. Pulling EN above the V_{ENTHR} rising threshold voltage initializes the soft-start sequence.

VID1 (Pin 5)

Logic input for setpoint voltage selector. Use in conjunction with the VID0 pin to select among four setpoint reference voltages.

VID0 (Pin 6)

Logic input for setpoint voltage selector. Use in conjunction with the VID1 pin to select among four setpoint reference voltages. External reference input when enabled by connecting the SET0 pin to the VCC pin.

SREF (Pin 7)

Soft-start and voltage slew-rate programming capacitor input. Setpoint reference voltage programming resistor input. Connects internally to the inverting input of the V_{SET} voltage setpoint amplifier. See Figure 8 page 12 for capacitor and resistor connections.

SET0 (Pin 8)

Voltage set-point programming resistor input. See Figure 8 on page 12 for resistor connection.

SET1 (Pin 9)

Voltage set-point programming resistor input. See Figure 8 on page 12 for resistor connection.

SET2 (Pin 10)

Voltage set-point programming resistor input. See Figure 8 on page 12 for resistor connection.

PGOOD (Pin 11)

Power-good open-drain indicator output. This pin changes to high impedance when the converter is able to supply regulated voltage. The pull-down resistance between the PGOOD pin and the GND pin identifies which protective fault has shut down the regulator. See Table 3 on page 16.

FB (Pin 12)

Voltage feedback sense input. Connects internally to the inverting input of the control-loop error amplifier. The converter is in regulation when the voltage at the FB pin equals the voltage on the SREF pin. The control loop compensation network connects between the FB pin and the converter output. See Figure 13 on page 17.

VO (Pin 13)

Output voltage sense input for the R^3 modulator. The VO pin also serves as the reference input for the overcurrent detection circuit. See Figure 10 on page 14.

OCSET (Pin 14)

Input for the overcurrent detection circuit. The overcurrent setpoint programming resistor R_{OCSET} connects from this pin to the sense node. See Figure 10 on page 14.

NC (Pin 15)

No internal connection. Pin 15 should be connected to the GND pin.

PHASE (Pin 16)

Return current path for the UGATE high-side MOSFET driver. V_{IN} sense input for the R^3 modulator. Inductor current polarity detector input. Connect to junction of output inductor, high-side MOSFET, and low-side MOSFET. See Figures 2 and 3 on page 4.

UGATE (Pin 17)

High-side MOSFET gate driver output. Connect to the gate terminal of the high-side MOSFET of the converter.

BOOT (Pin 18)

Positive input supply for the UGATE high-side MOSFET gate driver. The BOOT pin is internally connected to the cathode of the Schottky boot-strap diode. Connect an MLCC between the BOOT pin and the PHASE pin.

VCC (Pin 19)

Input for the IC bias voltage. Connect +5V to the VCC pin and decouple with at least a 1 μ F MLCC to the GND pin. See "Application Schematics" (Figures 2 and 3) on page 4.

PVCC (Pin 20)

Input for the LGATE and UGATE MOSFET driver circuits. The PVCC pin is internally connected to the anode of the Schottky boot-strap diode. Connect +5V to the PVCC pin and decouple with a 10 μ F MLCC to the PGND pin. See "Application Schematics" (Figures 2 and 3) on page 4.

ISL62871 Functional Pin Descriptions**GND (Pin 1)**

IC ground for bias supply and signal reference.

EN (Pin 2)

Enable input for the IC. Pulling EN above the V_{ENTHR} rising threshold voltage initializes the soft-start sequence.

VID0 (Pin 3)

Logic input for setpoint voltage selector. Use to select between the two setpoint reference voltages. External reference input when enabled by connecting the SET0 pin to the VCC pin.

SREF (Pin 4)

Soft-start and voltage slew-rate programming capacitor input. Setpoint reference voltage programming resistor input. Connects internally to the inverting input of the V_{SET} voltage setpoint amplifier. See Figure 9 on page 12 for capacitor and resistor connections.

SET0 (Pin 5)

Voltage set-point programming resistor input. See Figure 9 on page 12 for resistor connection.

PGOOD (Pin 6)

Power-good open-drain indicator output. This pin changes to high impedance when the converter is able to supply regulated voltage. The pull-down resistance between the PGOOD pin and the GND pin identifies which protective fault has shut down the regulator. See Table 3 on page 16.

FB (Pin 7)

Voltage feedback sense input. Connects internally to the inverting input of the control-loop error amplifier. The converter is in regulation when the voltage at the FB pin equals the voltage on the SREF pin. The control loop compensation network connects between the FB pin and the converter output. See Figure 13 on page 17.

VO (Pin 8)

Output voltage sense input for the R^3 modulator. The VO pin also serves as the reference input for the overcurrent detection circuit. See Figure 10 on page 14.

OCSET (Pin 9)

Input for the overcurrent detection circuit. The overcurrent setpoint programming resistor R_{OCSET} connects from this pin to the sense node. See Figure 10 on page 14.

PHASE (Pin 10)

Return current path for the UGATE high-side MOSFET driver. V_{IN} sense input for the R^3 modulator. Inductor current polarity detector input. Connect to junction of output inductor, high-side MOSFET, and low-side MOSFET. See "Application Schematics" (Figures 4 and 5) on page 5.

UGATE (Pin 11)

High-side MOSFET gate driver output. Connect to the gate terminal of the high-side MOSFET of the converter.

BOOT (Pin 12)

Positive input supply for the UGATE high-side MOSFET gate driver. The BOOT pin is internally connected to the cathode of the Schottky boot-strap diode. Connect an MLCC between the BOOT pin and the PHASE pin.

VCC (Pin 13)

Input for the IC bias voltage. Connect +5V to the VCC pin and decouple with at least a 1 μ F MLCC to the GND pin. See "Application Schematics" (Figures 4 and 5) on page 5.

PVCC (Pin 14)

Input for the LGATE and UGATE MOSFET driver circuits. The PVCC pin is internally connected to the anode of the Schottky boot-strap diode. Connect +5V to the PVCC pin and decouple with a 10 μ F MLCC to the PGND pin. See "Application Schematics" (Figures 4 and 5) on page 5.

LGATE (Pin 15)

Low-side MOSFET gate driver output. Connect to the gate terminal of the low-side MOSFET of the converter.

PGND (Pin 16)

Return current path for the LGATE MOSFET driver. Connect to the source of the low-side MOSFET.

Setpoint Reference Voltage Programming

Voltage identification (VID) pins select user-programmed setpoint reference voltages that appear at the SREF pin. The converter is in regulation when the FB pin voltage (V_{FB}) equals the SREF pin voltage (V_{SREF}). The IC measures V_{FB} and V_{SREF} relative to the GND pin, not the PGND pin. The setpoint reference voltages use the naming convention $V_{SET(x)}$ where

(x) is the first, second, third, or fourth setpoint reference voltage where:

- $V_{SET1} < V_{SET2} < V_{SET3} < V_{SET4}$
- $V_{OUT1} < V_{OUT2} < V_{OUT3} < V_{OUT4}$

The V_{SET1} setpoint is fixed at 500mV because it corresponds to the closure of internal switch SW0 that configures the V_{SET} amplifier as a unity-gain voltage follower for the 500mV voltage reference V_{REF} .

A feedback voltage-divider network may be required to achieve the desired reference voltages. Using the feedback voltage-divider allows the maximum output voltage of the converter to be higher than the 1.5V maximum setpoint reference voltage that can be programmed on the SREF pin. Likewise, the feedback voltage-divider allows the minimum output voltage of the converter to be higher than the fixed 500mV setpoint reference voltage of V_{SET1} . Scale the voltage-divider network such that the voltage V_{FB} equals the voltage V_{SREF} when the converter output voltage is at the desired level. The voltage-divider relation is given in Equation 1:

$$V_{FB} = V_{OUT} \cdot \frac{R_{OFS}}{R_{FB} + R_{OFS}} \quad (\text{EQ. 1})$$

Where:

- $V_{FB} = V_{SREF}$
- R_{FB} is the loop-compensation feedback resistor that connects from the FB pin to the converter output
- R_{OFS} is the voltage-scaling programming resistor that connects from the FB pin to the GND pin

The attenuation of the feedback voltage divider is written as:

$$K = \frac{V_{SREF(lim)}}{V_{OUT(lim)}} = \frac{R_{OFS}}{R_{FB} + R_{OFS}} \quad (\text{EQ. 2})$$

Where:

- K is the attenuation factor
- $V_{SREF(lim)}$ is the V_{SREF} voltage setpoint of either 500mV or 1.50V
- $V_{OUT(lim)}$ is the output voltage of the converter when $V_{SREF} = V_{SREF(lim)}$

Since the voltage-divider network is in the feedback path, all output voltage setpoints will be attenuated by K , so it follows that all of the setpoint reference voltages will be attenuated by K . It will be necessary then to include the attenuation factor K in all the calculations for selecting the R_{SET} programming resistors.

The value of offset resistor R_{OFS} can be calculated only after the value of loop-compensation resistor R_{FB} has been determined. The Calculation of R_{OFS} is written as Equation 3:

$$R_{OFS} = \frac{V_{SET(x)} \cdot R_{FB}}{V_{OUT} - V_{SET(x)}} \quad (\text{EQ. 3})$$

The setpoint reference voltages are programmed with resistors that use the naming convention $R_{SET(x)}$ where (x) is the first, second, third, or fourth programming resistor connected in series starting at the SREF pin and ending at the GND pin. When one of the internal switches closes, it connects the inverting input of the V_{SET} amplifier to a specific node among the string of R_{SET} programming resistors. All the resistors between that node and the SREF pin serve as the feedback impedance R_F of the V_{SET} amplifier. Likewise, all the resistors between that node and the GND pin serve as the input impedance R_{IN} of the V_{SET} amplifier. Equation 4 gives the general form of the gain equation for the V_{SET} amplifier:

$$V_{SET(x)} = V_{REF} \cdot \left(1 + \frac{R_F}{R_{IN}} \right) \quad (\text{EQ. 4})$$

Where:

- V_{REF} is the 500mV internal reference of the IC
- $V_{SET(x)}$ is the resulting setpoint reference voltage that appears at the SREF pin

Calculating Setpoint Voltage Programming Resistor Values for ISL62872

TABLE 1. ISL62872 VID TRUTH TABLE

VID STATE		RESULT		
VID1	VID0	CLOSE	V_{SREF}	V_{OUT}
1	1	SW0	V_{SET1}	V_{OUT1}
1	0	SW1	V_{SET2}	V_{OUT2}
0	1	SW2	V_{SET3}	V_{OUT3}
0	0	SW3	V_{SET4}	V_{OUT4}

First, determine the attenuation factor K . Next, assign an initial value to R_{SET4} of approximately 100k Ω then calculate R_{SET1} , R_{SET2} , and R_{SET3} using Equations 5, 6, and 7 respectively. The equation for the value of R_{SET1} is written as Equation 5:

$$R_{SET1} = \frac{R_{SET4} \cdot KV_{SET4} \cdot (KV_{SET2} - V_{REF})}{V_{REF} \cdot KV_{SET2}} \quad (\text{EQ. 5})$$

The equation for the value of R_{SET2} is written as Equation 6:

$$R_{SET2} = \frac{R_{SET4} \cdot KV_{SET4} \cdot (KV_{SET3} - KV_{SET2})}{KV_{SET2} \cdot KV_{SET3}} \quad (\text{EQ. 6})$$

The equation for the value of R_{SET3} is written as Equation 7:

$$R_{SET3} = \frac{R_{SET4} \cdot (KV_{SET4} - KV_{SET3})}{KV_{SET3}} \quad (\text{EQ. 7})$$

The sum of all the programming resistors should be approximately 300k Ω as shown in Equation 8 otherwise adjust the value of R_{SET4} and repeat the calculations.

$$R_{SET1} + R_{SET2} + R_{SET3} + R_{SET4} \approx 300\text{k}\Omega \quad (\text{EQ. 8})$$

Equations 9, 10, 11 and 12 give the specific V_{SET} gain equations for the ISL62872 setpoint reference voltages.

The ISL62872 V_{SET1} setpoint is written as Equation 9:

$$V_{SET1} = V_{REF} \quad (EQ. 9)$$

The ISL62872 V_{SET2} setpoint is written as Equation 10:

$$V_{SET2} = V_{REF} \cdot \left(1 + \frac{R_{SET1}}{R_{SET2} + R_{SET3} + R_{SET4}} \right) \quad (EQ. 10)$$

The ISL62872 V_{SET3} setpoint is written as Equation 11:

$$V_{SET3} = V_{REF} \cdot \left(1 + \frac{R_{SET1} + R_{SET2}}{R_{SET3} + R_{SET4}} \right) \quad (EQ. 11)$$

The ISL62872 V_{SET4} setpoint is written as Equation 12:

$$V_{SET4} = V_{REF} \cdot \left(1 + \frac{R_{SET1} + R_{SET2} + R_{SET3}}{R_{SET4}} \right) \quad (EQ. 12)$$




FIGURE 8. ISL62872 VOLTAGE PROGRAMMING CIRCUIT

Component Selection for ISL62871 Setpoint Voltage Programming Resistors

TABLE 2. ISL62871 VID TRUTH TABLE

STATE	RESULT		
VID0	CLOSE	V_{SREF}	V_{OUT}
1	SW0	V_{SET1}	V_{OUT1}
0	SW1	V_{SET2}	V_{OUT2}

First, determine the attenuation factor K . Next, assign an initial value to R_{SET2} of approximately 150kΩ then calculate R_{SET1} using Equation 13.

The equation for the value of R_{SET1} is written as Equation 13:

$$R_{SET1} = R_{SET2} \cdot \left(\frac{KV_{SET2}}{V_{REF}} - 1 \right) \quad (EQ. 13)$$

The sum of R_{SET1} and R_{SET2} programming resistors should be approximately 300kΩ as shown in Equation 14 otherwise adjust the value of R_{SET2} and repeat the calculations.

$$R_{SET1} + R_{SET2} \cong 300k\Omega \quad (EQ. 14)$$

Equations 15 and 16 give the specific V_{SET} gain equations for the ISL62871 setpoint reference voltages.

The ISL62871 V_{SET1} setpoint is written as Equation 15:

$$V_{SET1} = V_{REF} \quad (EQ. 15)$$

The ISL62871 V_{SET2} setpoint is written as Equation 16:

$$V_{SET2} = V_{REF} \cdot \left(1 + \frac{R_{SET1}}{R_{SET2}} \right) \quad (EQ. 16)$$




FIGURE 9. ISL62871 VOLTAGE PROGRAMMING CIRCUIT

External Setpoint Reference

The IC can use an external setpoint reference voltage as an alternative to VID-selected, resistor-programmed setpoints. This is accomplished by removing all setpoint programming resistors, connecting the SET0 pin to the VCC pin, and feeding the external setpoint reference voltage to the VID0 pin. When SET0 and VCC are tied together, the following internal reconfigurations take place:

- VID0 pin opens its 500nA pull-down current sink
- Reference source selector switch SW4 moves from INT position (internal 500mV) to EXT position (VID0 pin)
- VID1 pin is disabled

The converter will now be in regulation when the voltage on the FB pin equals the voltage on the VID0 pin. As with resistor-programmed setpoints, the reference voltage range on the VID0 pin is 500mV to 1.5V. Use Equations 1, 2, and 3 beginning on page 11 should it become necessary to implement an output voltage-divider network to make the external setpoint reference voltage compatible with the 500mV to 1.5V constraint.

Soft-Start and Voltage-Step Delay

Circuit Description

When the voltage on the VCC pin has ramped above the rising power-on reset voltage V_{VCC_THR} , and the voltage on the EN pin has increased above the rising enable threshold voltage V_{ENTHR} , the SREF pin releases its discharge clamp and enables the reference amplifier V_{SET} . The soft-start current I_{SS} is limited to 20 μ A and is sourced out of the SREF pin into the parallel RC network of capacitor C_{SOFT} and resistance R_T . The resistance R_T is the sum of all the series connected R_{SET} programming resistors and is written as Equation 17:

$$R_T = R_{SET1} + R_{SET2} + \dots + R_{SET(n)} \quad (\text{EQ. 17})$$

The voltage on the SREF pin rises as I_{SS} charges C_{SOFT} to the voltage reference setpoint selected by the state of the VID inputs at the time the EN pin is asserted. The regulator controls the PWM such that the voltage on the FB pin tracks the rising voltage on the SREF pin. Once C_{SOFT} charges to the selected setpoint voltage, the I_{SS} current source comes out of the 20 μ A current limit and decays to the static value set by $V_{SREF} \div R_T$. The elapsed time from when the EN pin is asserted to when V_{SREF} has reached the voltage reference setpoint is the soft-start delay t_{SS} which is given by Equation 18:

$$t_{SS} = -(R_T \cdot C_{SOFT}) \cdot \ln\left(1 - \frac{V_{START-UP}}{I_{SS} \cdot R_T}\right) \quad (\text{EQ. 18})$$

Where:

- I_{SS} is the soft-start current source at the 20 μ A limit
- $V_{START-UP}$ is the setpoint reference voltage selected by the state of the VID inputs at the time EN is asserted
- R_T is the sum of the R_{SET} programming resistors

The end of soft-start is detected by I_{SS} tapering off when capacitor C_{SOFT} charges to the designated V_{SET} voltage reference setpoint. The SSOK flag is set, the PGOOD pin goes high, and the I_{SS} current source changes over to the voltage-step current source I_{VS} which has a current limit of $\pm 100\mu$ A. Whenever the VID inputs or the external setpoint reference, programs a different setpoint reference voltage, the I_{VS} current source charges or discharges capacitor C_{SOFT} to that new level at $\pm 100\mu$ A. Once C_{SOFT} charges to the selected setpoint voltage, the I_{VS} current source comes out of the 100 μ A current limit and decays to the static value set by $V_{SREF} \div R_T$. The elapsed time to charge C_{SOFT} to the new voltage is called the voltage-step delay t_{VS} and is given by Equation 19:

$$t_{VS} = -(R_T \cdot C_{SOFT}) \cdot \ln\left(1 - \frac{(V_{NEW} - V_{OLD})}{I_{VS} \cdot R_T}\right) \quad (\text{EQ. 19})$$

Where:

- I_{VS} is the $\pm 100\mu$ A setpoint voltage-step current
- V_{NEW} is the new setpoint voltage selected by the VID inputs
- V_{OLD} is the setpoint voltage that V_{NEW} is changing from
- R_T is the sum of the R_{SET} programming resistors

Component Selection For C_{SOFT} Capacitor

Choosing the C_{SOFT} capacitor to meet the requirements of a particular soft-start delay t_{SS} is calculated with Equation 20, which is written as:

$$C_{SOFT} = \frac{-t_{SS}}{\left(R_T \cdot \ln\left(1 - \frac{V_{START-UP}}{I_{SS} \cdot R_T}\right)\right)} \quad (\text{EQ. 20})$$

Where:

- t_{SS} is the soft-start delay
- I_{SS} is the soft-start current source at the 20 μ A limit
- $V_{START-UP}$ is the setpoint reference voltage selected by the state of the VID inputs at the time EN is asserted
- R_T is the sum of the R_{SET} programming resistors

Choosing the C_{SOFT} capacitor to meet the requirements of a particular voltage-step delay t_{VS} is calculated with Equation 21, which is written as:

$$C_{SOFT} = \frac{-t_{VS}}{\left(R_T \cdot \ln\left(1 - \frac{V_{NEW} - V_{OLD}}{\pm I_{VS} \cdot R_T}\right)\right)} \quad (\text{EQ. 21})$$

Where:

- t_{VS} is the voltage-step delay
- V_{NEW} is the new setpoint voltage
- V_{OLD} is the setpoint voltage that V_{NEW} is changing from
- I_{VS} is the $\pm 100\mu\text{A}$ setpoint voltage-step current; positive when $V_{NEW} > V_{OLD}$, negative when $V_{NEW} < V_{OLD}$
- R_T is the sum of the R_{SET} programming resistors

Fault Protection

Overcurrent

The overcurrent protection (OCP) setpoint is programmed with resistor R_{OCSET} which is connected across the OCSET and PHASE pins. Resistor R_O is connected between the VO pin and the actual output voltage of the converter. During normal operation, the VO pin is a high impedance path, therefore there is no voltage drop across R_O . The value of resistor R_O should always match the value of resistor R_{OCSET} .




FIGURE 10. OVERCURRENT PROGRAMMING CIRCUIT

Figure 10 shows the overcurrent set circuit. The inductor consists of inductance L and the DC resistance DCR . The inductor DC current I_L creates a voltage drop across DCR , which is given by Equation 22:

$$V_{DCR} = I_L \cdot DCR \quad (\text{EQ. 22})$$

The I_{OCSET} current source sinks $10\mu\text{A}$ into the OCSET pin, creating a DC voltage drop across the resistor R_{OCSET} , which is given by Equation 23:

$$V_{ROCSET} = 10\mu\text{A} \cdot R_{OCSET} \quad (\text{EQ. 23})$$

The DC voltage difference between the OCSET pin and the VO pin, which is given by Equation 24:

$$V_{OCSET} - V_{VO} = V_{DCR} - V_{ROCSET} = I_L \cdot DCR - I_{OCSET} \cdot R_{OCSET} \quad (\text{EQ. 24})$$

The IC monitors the voltage of the OCSET pin and the VO pin. When the voltage of the OCSET pin is higher than the voltage of the VO pin for more than $10\mu\text{s}$, an OCP fault latches the converter off.

Component Selection For R_{OCSET} and C_{SEN}

The value of R_{OCSET} is calculated with Equation 25, which is written as:

$$R_{OCSET} = \frac{I_{OC} \cdot DCR}{I_{OCSET}} \quad (\text{EQ. 25})$$

Where:

- R_{OCSET} (Ω) is the resistor used to program the overcurrent setpoint
- I_{OC} is the output DC load current that will activate the OCP fault detection circuit
- DCR is the inductor DC resistance

For example, if I_{OC} is 20A and DCR is $4.5\text{m}\Omega$, the choice of R_{OCSET} is $= 20\text{A} \times 4.5\text{m}\Omega / 10\mu\text{A} = 9\text{k}\Omega$.

Resistor R_{OCSET} and capacitor C_{SEN} form an R-C network to sense the inductor current. To sense the inductor current correctly not only in DC operation, but also during dynamic operation, the R-C network time constant $R_{OCSET} C_{SEN}$ needs to match the inductor time constant L/DCR . The value of C_{SEN} is then written as Equation 26:

$$C_{SEN} = \frac{L}{R_{OCSET} \cdot DCR} \quad (\text{EQ. 26})$$

For example, if L is $1.5\mu\text{H}$, DCR is $4.5\text{m}\Omega$, and R_{OCSET} is $9\text{k}\Omega$, the choice of $C_{SEN} = 1.5\mu\text{H} / (9\text{k}\Omega \times 4.5\text{m}\Omega) = 0.037\mu\text{F}$.

When an OCP fault is declared, the PGOOD pin will pull-down to 35Ω and latch off the converter. The fault will remain latched until the EN pin has been pulled below the falling EN threshold voltage V_{ENTHF} or if V_{CC} has decayed below the falling POR threshold voltage V_{VCC_THF} .

Overvoltage

The OVP fault detection circuit triggers after the FB pin voltage is above the rising overvoltage threshold V_{OVRTH} for more than $2\mu\text{s}$. For example, if the converter is programmed to regulate 1.0V at the FB pin, that voltage would have to rise above the typical V_{OVRTH} threshold of 116% for more than $2\mu\text{s}$ in order to trip the OVP fault latch. In numerical terms, that would be $116\% \times 1.0\text{V} = 1.16\text{V}$. When an OVP fault is declared, the PGOOD pin will pull-down to 65Ω and latch-off the converter. The OVP fault will remain latched until V_{CC} has decayed below the falling POR threshold voltage V_{VCC_THF} . An OVP fault cannot be reset by pulling the EN pin below the falling EN threshold voltage V_{ENTHF} .

Although the converter has latched-off in response to an OVP fault, the LGATE gate-driver output will retain the ability to toggle the low-side MOSFET on and off, in response to the output voltage transverse the V_{OVRTH} and V_{OVFTH} thresholds. The LGATE gate-driver will turn-on the low-side MOSFET to discharge the output voltage, protecting the load. The LGATE gate-driver will turn-off the low-side MOSFET once the FB pin voltage is lower than the falling overvoltage threshold V_{OVRTH} for more than $2\mu\text{s}$. The falling overvoltage threshold V_{OVFTH} is typically 102%. That means if the FB pin

voltage falls below $102\% \times 1.0V = 1.02V$ for more than $2\mu s$, the LGATE gate-driver will turn off the low-side MOSFET. If the output voltage rises again, the LGATE driver will again turn on the low-side MOSFET when the FB pin voltage is above the rising overvoltage threshold V_{OVRTH} for more than $2\mu s$. By doing so, the IC protects the load when there is a consistent overvoltage condition.

Undervoltage

The UVP fault detection circuit triggers after the FB pin voltage is below the undervoltage threshold V_{UVTH} for more than $2\mu s$. For example if the converter is programmed to regulate 1.0V at the FB pin, that voltage would have to fall below the typical V_{UVTH} threshold of 84% for more than $2\mu s$ in order to trip the UVP fault latch. In numerical terms, that would be $84\% \times 1.0V = 0.84V$. When a UVP fault is declared, the PGOOD pin will pull-down to 95Ω and latch-off the converter. The fault will remain latched until the EN pin has been pulled below the falling EN threshold voltage V_{ENTHF} or if VCC has decayed below the falling POR threshold voltage V_{VCC_THF} .

Over-Temperature

When the temperature of the IC increases above the rising threshold temperature T_{OTRTH} , it will enter the OTP state that suspends the PWM, forcing the LGATE and UGATE gate-driver outputs low. The status of the PGOOD pin does not change nor does the converter latch-off. The PWM remains suspended until the IC temperature falls below the hysteresis temperature T_{OTHYS} at which time normal PWM operation resumes. The OTP state can be reset if the EN pin is pulled below the falling EN threshold voltage V_{ENTHF} or if VCC has decayed below the falling POR threshold voltage V_{VCC_THF} . All other protection circuits remain functional while the IC is in the OTP state. It is likely that the IC will detect an UVP fault because in the absence of PWM, the output voltage decays below the undervoltage threshold V_{UVTH} .

Theory of Operation

The modulator features Intersil's R³ Robust-Ripple-Regulator technology, a hybrid of fixed frequency PWM control and variable frequency hysteretic control. The PWM frequency is maintained at 300KHz under static continuous-conduction-mode operation within the entire specified envelope of input voltage, output voltage, and output load. If the application should experience a rising load transient and/or a falling line transient such that the output voltage starts to fall, the modulator will extend the on-time and/or reduce the off-time of the PWM pulse in progress. Conversely, if the application should experience a falling load transient and/or a rising line transient such that the output voltage starts to rise, the modulator will truncate the on-time and/or extend the off-time of the PWM pulse in progress. The period and duty cycle of the ensuing PWM pulses are optimized by the R³ modulator for the remainder of the transient and work in concert with the error amplifier V_{ERR} to maintain output voltage regulation. Once the transient has dissipated and the control loop has

recovered, the PWM frequency returns to the nominal static 300KHz.

Modulator

The R³ modulator synthesizes an AC signal V_R , which is an analog representation of the output inductor ripple current. The duty-cycle of V_R is the result of charge and discharge current through a ripple capacitor C_R . The current through C_R is provided by a transconductance amplifier g_m that measures the input voltage (V_{IN}) at the PHASE pin and output voltage (V_{OUT}) at the VO pin. The positive slope of V_R can be written as Equation 27:

$$V_{RPOS} = (g_m) \cdot (V_{IN} - V_{OUT}) / C_R \quad (\text{EQ. 27})$$

The negative slope of V_R can be written as Equation 28:

$$V_{RNEG} = g_m \cdot V_{OUT} / C_R \quad (\text{EQ. 28})$$

Where, g_m is the gain of the transconductance amplifier.

A window voltage V_W is referenced with respect to the error amplifier output voltage V_{COMP} , creating an envelope into which the ripple voltage V_R is compared. The amplitude of V_W is controlled internally by the IC. The V_R , V_{COMP} , and V_W signals feed into a window comparator in which V_{COMP} is the lower threshold voltage and V_W is the higher threshold voltage. Figure 11 shows PWM pulses being generated as V_R traverses the V_W and V_{COMP} thresholds. The PWM switching frequency is proportional to the slew rates of the positive and negative slopes of V_R ; it is inversely proportional to the voltage between V_W and V_{COMP} .




FIGURE 11. MODULATOR WAVEFORMS DURING LOAD TRANSIENT

Synchronous Rectification

A standard DC/DC buck regulator uses a free-wheeling diode to maintain uninterrupted current conduction through the output inductor when the high-side MOSFET switches off for the balance of the PWM switching cycle. Low conversion efficiency as a result of the conduction loss of the diode makes this an unattractive option for all but the lowest current applications. Efficiency is dramatically improved when the free-

wheeling diode is replaced with a MOSFET that is turned on whenever the high-side MOSFET is turned off. This modification to the standard DC/DC buck regulator is referred to as synchronous rectification, the topology implemented by the ISL62871 and ISL62872 controllers.

Diode Emulation

The polarity of the output inductor current is defined as positive when conducting away from the phase node, and defined as negative when conducting towards the phase node. The DC component of the inductor current is positive, but the AC component known as the ripple current, can be either positive or negative. Should the sum of the AC and DC components of the inductor current remain positive for the entire switching period, the converter is in continuous-conduction-mode (CCM.) However, if the inductor current becomes negative or zero, the converter is in discontinuous-conduction-mode (DCM.)

Unlike the standard DC/DC buck regulator, the synchronous rectifier can sink current from the output filter inductor during DCM, reducing the light-load efficiency with unnecessary conduction loss as the low-side MOSFET sinks the inductor current. The ISL62871 and ISL62872 controllers avoid the DCM conduction loss by making the low-side MOSFET emulate the current-blocking behavior of a diode. This smart-diode operation called diode-emulation-mode (DEM) is triggered when the negative inductor current produces a positive voltage drop across the $r_{DS(ON)}$ of the low-side MOSFET for eight consecutive PWM cycles while the LGATE pin is high. The converter will exit DEM on the next PWM pulse after detecting a negative voltage across the $r_{DS(ON)}$ of the low-side MOSFET.

It is characteristic of the R^3 architecture for the PWM switching frequency to decrease while in DCM, increasing efficiency by reducing unnecessary gate-driver switching losses. The extent of the frequency reduction is proportional to the reduction of load current. Upon entering DEM, the PWM frequency is forced to fall approximately 30% by forcing a similar increase of the window voltage V_W . This measure is taken to prevent oscillating between modes at the boundary between CCM and DCM. The 30% increase of V_W is removed upon exit of DEM, forcing the PWM switching frequency to jump back to the nominal CCM value.

Power-On Reset

The IC is disabled until the voltage at the VCC pin has increased above the rising power-on reset (POR) threshold voltage V_{VCC_THR} . The controller will become disabled when the voltage at the VCC pin decreases below the falling POR threshold voltage V_{VCC_THF} . The POR detector has a noise filter of approximately 1 μ s.

V_{IN} and $PVCC$ Voltage Sequence

Prior to pulling EN above the V_{ENTHR} rising threshold voltage, the following criteria must be met:

- V_{PVCC} is at least equivalent to the VCC rising power-on reset voltage V_{VCC_THR}
- V_{VIN} must be 3.3V or the minimum required by the application

Start-Up Timing

Once VCC has ramped above V_{VCC_THR} , the controller can be enabled by pulling the EN pin voltage above the input-high threshold V_{ENTHR} . Approximately 20 μ s later, the voltage at the SREF pin begins slewing to the designated VID set-point. The converter output voltage at the FB feedback pin follows the voltage at the SREF pin. During soft-start, The regulator always operates in CCM until the soft-start sequence is complete.

PGOOD Monitor

The PGOOD pin indicates when the converter is capable of supplying regulated voltage. The PGOOD pin is an undefined impedance if the VCC pin has not reached the rising POR threshold V_{VCC_THR} , or if the VCC pin is below the falling POR threshold V_{VCC_THF} . The PGOOD pull-down resistance corresponds to a specific protective fault, thereby reducing troubleshooting time and effort. Table 3 maps the pull-down resistance of the PGOOD pin to the corresponding fault status of the controller.

TABLE 3. PGOOD PULL-DOWN RESISTANCE

CONDITION	PGOOD RESISTANCE
VCC Below POR	Undefined
Soft-Start or Undervoltage	95 Ω
Overvoltage	65 Ω
Overcurrent	35 Ω

LGATE and UGATE MOSFET Gate-Drivers

The LGATE pin and UGATE pins are MOSFET driver outputs. The LGATE pin drives the low-side MOSFET of the converter while the UGATE pin drives the high-side MOSFET of the converter.

The LGATE driver is optimized for low duty-cycle applications where the low-side MOSFET experiences long conduction times. In this environment, the low-side MOSFETs require exceptionally low $r_{DS(ON)}$ and tend to have large parasitic charges that conduct transient currents within the devices in response to high dv/dt switching present at the phase node. The drain-gate charge in particular can conduct sufficient current through the driver pull-down resistance that the $V_{GS(th)}$ of the device can be exceeded and turned on. For this reason the LGATE driver has been designed with low pull-down resistance and high sink current capability to ensure clamping the MOSFETs gate voltage below $V_{GS(th)}$.

Adaptive Shoot-Through Protection

Adaptive shoot-through protection prevents a gate-driver output from turning on until the opposite gate-driver output has fallen below approximately 1V. The dead-time shown in Figure 12 is extended by the additional period that the falling gate voltage remains above the 1V threshold. The high-side gate-driver output voltage is measured across the UGATE and PHASE pins while the low-side gate-driver output voltage is measured across the LGATE and PGND pins. The power for the LGATE gate-driver is sourced directly from the PVCC pin. The power for the UGATE gate-driver is supplied by a boot-strap capacitor connected across the BOOT and PHASE pins. The capacitor is charged each time the phase node voltage falls a diode drop below PVCC such as when the low-side MOSFET is turned on.




FIGURE 12. GATE DRIVER ADAPTIVE SHOOT-THROUGH

Compensation Design

Figure 13 shows the recommended Type-II compensation circuit. The FB pin is the inverting input of the error amplifier. The COMP signal, the output of the error amplifier, is inside the chip and unavailable to users. C_{INT} is a 100pF capacitor integrated inside the IC, connecting across the FB pin and the COMP signal. R_{FB} , R_{COMP} , C_{COMP} and C_{INT} form the Type-II compensator. The frequency domain transfer function is given by Equation 29:

$$G_{COMP}(s) = \frac{1 + s \cdot (R_{FB} + R_{COMP}) \cdot C_{COMP}}{s \cdot R_{FB} \cdot C_{INT} \cdot (1 + s \cdot R_{COMP} \cdot C_{COMP})} \quad (\text{EQ. 29})$$

The LC output filter has a double pole at its resonant frequency that causes rapid phase change. The R^3 modulator used in the IC makes the LC output filter resemble a first order system in which the closed loop stability can be achieved with the recommended Type-II compensation network. Intersil provides a PC-based tool that can be used to calculate compensation network component values and help simulate the loop frequency response.




FIGURE 13. COMPENSATION REFERENCE CIRCUIT

General Application Design Guide

This design guide is intended to provide a high-level explanation of the steps necessary to design a single-phase power converter. It is assumed that the reader is familiar with many of the basic skills and techniques referenced in the following. In addition to this guide, Intersil provides complete reference designs that include schematics, bills of materials, and example board layouts.

Selecting the LC Output Filter

The duty cycle of an ideal buck converter is a function of the input and the output voltage. This relationship is expressed in Equation 30:

$$D = \frac{V_O}{V_{IN}} \quad (\text{EQ. 30})$$

The output inductor peak-to-peak ripple current is expressed in Equation 31:

$$I_{P-P} = \frac{V_O \cdot (1 - D)}{F_{SW} \cdot L} \quad (\text{EQ. 31})$$

A typical step-down DC/DC converter will have an I_{PP} of 20% to 40% of the maximum DC output load current. The value of I_{P-P} is selected based upon several criteria such as MOSFET switching loss, inductor core loss, and the resistive loss of the inductor winding. The DC copper loss of the inductor can be estimated using Equation 32:

$$P_{COPPER} = I_{LOAD}^2 \cdot DCR \quad (\text{EQ. 32})$$

Where, I_{LOAD} is the converter output DC current.

The copper loss can be significant so attention has to be given to the DCR selection. Another factor to consider when choosing the inductor is its saturation characteristics at elevated temperature. A saturated inductor could cause destruction of circuit components, as well as nuisance OCP faults.

A DC/DC buck regulator must have output capacitance C_O into which ripple current I_{P-P} can flow. Current I_{P-P} develops a corresponding ripple voltage V_{P-P} across C_O , which is the sum of the voltage drop across the capacitor ESR and of the voltage change stemming from charge moved in and out of

the capacitor. These two voltages are expressed in Equations 33 and 34:

$$\Delta V_{ESR} = I_{P-P} \cdot ESR \tag{EQ. 33}$$

$$\Delta \Delta V_C = \frac{I_{P-P}}{8 \cdot C_O \cdot F_{SW}} \tag{EQ. 34}$$

If the output of the converter has to support a load with high pulsating current, several capacitors will need to be paralleled to reduce the total ESR until the required V_{P-P} is achieved. The inductance of the capacitor can cause a brief voltage dip if the load transient has an extremely high slew rate. Low inductance capacitors should be considered. A capacitor dissipates heat as a function of RMS current and frequency. Be sure that I_{P-P} is shared by a sufficient quantity of paralleled capacitors so that they operate below the maximum rated RMS current at F_{SW} . Take into account that the rated value of a capacitor can fade as much as 50% as the DC voltage across it increases.

Selection of the Input Capacitor

The important parameters for the bulk input capacitance are the voltage rating and the RMS current rating. For reliable operation, select bulk capacitors with voltage and current ratings above the maximum input voltage and capable of supplying the RMS current required by the switching circuit. Their voltage rating should be at least 1.25x greater than the maximum input voltage, while a voltage rating of 1.5x is a preferred rating. Figure 14 is a graph of the input RMS ripple current, normalized relative to output load current, as a function of duty cycle that is adjusted for converter efficiency. The ripple current calculation is written as Equation 35:

$$I_{IN_RMS} = \frac{\sqrt{(I_{MAX}^2 \cdot (D - D^2)) + (x \cdot I_{MAX}^2 \cdot \frac{D}{12})}}{I_{MAX}} \tag{EQ. 35}$$

Where:

- I_{MAX} is the maximum continuous I_{LOAD} of the converter
- x is a multiplier (0 to 1) corresponding to the inductor peak-to-peak ripple amplitude expressed as a percentage of I_{MAX} (0% to 100%)
- D is the duty cycle that is adjusted to take into account the efficiency of the converter

Duty cycle is written as Equation 36:

$$D = \frac{V_O}{V_{IN} \cdot EFF} \tag{EQ. 36}$$

In addition to the bulk capacitance, some low ESL ceramic capacitance is recommended to decouple between the drain of the high-side MOSFET and the source of the low-side MOSFET.




FIGURE 14. NORMALIZED RMS INPUT CURRENT FOR $x = 0.8$

Selecting The Bootstrap Capacitor

Adding an external capacitor across the BOOT and PHASE pins completes the bootstrap circuit. We selected the bootstrap capacitor breakdown voltage to be at least 10V. Although the theoretical maximum voltage of the capacitor is $V_{CC} - V_{DIODE}$ (voltage drop across the boot diode), large excursions below ground by the phase node requires we select a capacitor with at least a breakdown rating of 10V. The bootstrap capacitor can be chosen from Equation 37:

$$C_{BOOT} \geq \frac{Q_{GATE}}{\Delta V_{BOOT}} \tag{EQ. 37}$$

Where:

- Q_{GATE} is the amount of gate charge required to fully charge the gate of the upper MOSFET
- ΔV_{BOOT} is the maximum decay across the BOOT capacitor

As an example, suppose an upper MOSFET has a gate charge, Q_{GATE} , of 25nC at 5V and also assume the droop in the drive voltage over a PWM cycle is 200mV. One will find that a bootstrap capacitance of at least 0.125 μ F is required. The next larger standard value capacitance is 0.15 μ F. A good quality ceramic capacitor such as X7R or X5R is recommended..




FIGURE 15. BOOT CAPACITANCE vs BOOT RIPPLE VOLTAGE

Driver Power Dissipation

Switching power dissipation in the driver is mainly a function of the switching frequency and total gate charge of the selected MOSFETs. Calculating the power dissipation in the driver for a desired application is critical to ensuring safe operation. Exceeding the maximum allowable power dissipation level will push the IC beyond the maximum recommended operating junction temperature of +125°C. When designing the application, it is recommended that the following calculation be performed to ensure safe operation at the desired frequency for the selected MOSFETs. The power dissipated by the drivers is approximated as Equation 38:

$$P = F_{sw}(1.5V_U Q_U + V_L Q_L) + P_L + P_U \quad (\text{EQ. 38})$$

Where:

- F_{sw} is the switching frequency of the PWM signal
- V_U is the upper gate driver bias supply voltage
- V_L is the lower gate driver bias supply voltage
- Q_U is the charge to be delivered by the upper driver into the gate of the MOSFET and discrete capacitors
- Q_L is the charge to be delivered by the lower driver into the gate of the MOSFET and discrete capacitors
- P_L is the quiescent power consumption of the lower driver
- P_U is the quiescent power consumption of the upper driver




FIGURE 16. POWER DISSIPATION vs FREQUENCY

MOSFET Selection and Considerations

Typically, a MOSFET cannot tolerate even brief excursions beyond their maximum drain to source voltage rating. The MOSFETs used in the power stage of the converter should have a maximum V_{DS} rating that exceeds the sum of the upper voltage tolerance of the input power source and the voltage spike that occurs when the MOSFET switches off.

There are several power MOSFETs readily available that are optimized for DC/DC converter applications. The preferred high-side MOSFET emphasizes low switch charge so that the device spends the least amount of time dissipating power in the linear region. Unlike the low-side MOSFET which has the drain-source voltage clamped by its body diode during turn-off,

the high-side MOSFET turns off with $V_{IN} - V_{OUT}$, plus the spike, across it. The preferred low-side MOSFET emphasizes low $r_{DS(ON)}$ when fully saturated to minimize conduction loss.

For the low-side MOSFET, (LS), the power loss can be assumed to be conductive only and is written as Equation 39:

$$P_{CON_LS} \approx I_{LOAD}^2 \cdot r_{DS(ON)_LS} \cdot (1 - D) \quad (\text{EQ. 39})$$

For the high-side MOSFET, (HS), its conduction loss is written as Equation 40:

$$P_{CON_HS} = I_{LOAD}^2 \cdot r_{DS(ON)_HS} \cdot D \quad (\text{EQ. 40})$$

For the high-side MOSFET, its switching loss is written as Equation 41:

$$P_{SW_HS} = \frac{V_{IN} \cdot I_{VALLEY} \cdot t_{ON} \cdot F_{SW}}{2} + \frac{V_{IN} \cdot I_{PEAK} \cdot t_{OFF} \cdot F_{SW}}{2} \quad (\text{EQ. 41})$$

Where:

- I_{VALLEY} is the difference of the DC component of the inductor current minus 1/2 of the inductor ripple current
- I_{PEAK} is the sum of the DC component of the inductor current plus 1/2 of the inductor ripple current
- t_{ON} is the time required to drive the device into saturation
- t_{OFF} is the time required to drive the device into cut-off

Layout Considerations

The IC, analog signals, and logic signals should all be on the same side of the PCB, located away from powerful emission sources. The power conversion components should be arranged in a manner similar to the example in Figure 17 where the area enclosed by the current circulating through the input capacitors, high-side MOSFETs, and low-side MOSFETs is as small as possible and all located on the same side of the PCB. The power components can be located on either side of the PCB relative to the IC.




FIGURE 17. TYPICAL POWER COMPONENT PLACEMENT

Signal Ground

The GND pin is the signal-common also known as analog ground of the IC. When laying out the PCB, it is very important that the connection of the GND pin to the bottom setpoint-reference programming-resistor, bottom feedback voltage-

divider resistor (if used), and the CSOFT capacitor be made as close as possible to the GND pin on a conductor not shared by any other components.

In addition to the critical single point connection discussed in the previous paragraph, the ground plane layer of the PCB should have a single-point-connected island located under the area encompassing the IC, setpoint reference programming components, feedback voltage divider components, compensation components, CSOFT capacitor, and the interconnecting traces among the components and the IC. The island should be connected using several filled vias to the rest of the ground plane layer at one point that is not in the path of either large static currents or high di/dt currents. The single connection point should also be where the VCC decoupling capacitor and the GND pin of the IC are connected.

Power Ground

Anywhere not within the analog-ground island is Power Ground.

VCC and PVCC Pins

Place the decoupling capacitors as close as practical to the IC. In particular, the PVCC decoupling capacitor should have a very short and wide connection to the PGND pin. The VCC decoupling capacitor should not share any vias with the PVCC decoupling capacitor.

EN, PGOOD, VID0, and VID1 Pins

These are logic signals that are referenced to the GND pin. Treat as a typical logic signal.

OCSET and VO Pins

The current-sensing network consisting of R_{OCSET} , R_O , and C_{SEN} needs to be connected to the inductor pads for accurate

measurement of the DCR voltage drop. These components however, should be located physically close to the OCSET and VO pins with traces leading back to the inductor. It is critical that the traces are shielded by the ground plane layer all the way to the inductor pads. The procedure is the same for resistive current sense.

FB, SREF, SET0, SET1, and SET2 Pins

The input impedance of these pins is high, making it critical to place the loop compensation components, setpoint reference programming resistors, feedback voltage divider resistors, and CSOFT close to the IC, keeping the length of the traces short.

LGATE, PGND, UGATE, BOOT, and PHASE Pins

The signals going through these traces are high dv/dt and high di/dt, with high peak charging and discharging current. The PGND pin can only flow current from the gate-source charge of the low-side MOSFETs when LGATE goes low. Ideally, route the trace from the LGATE pin in parallel with the trace from the PGND pin, route the trace from the UGATE pin in parallel with the trace from the PHASE pin, and route the trace from the BOOT pin in parallel with the trace from the PHASE pin. These pairs of traces should be short, wide, and away from other traces with high input impedance; weak signal traces should not be in proximity with these traces on any layer.

Copper Size for the Phase Node

The parasitic capacitance and parasitic inductance of the phase node should be kept very low to minimize ringing. It is best to limit the size of the PHASE node copper in strict accordance with the current and thermal management of the application. An MLCC should be connected directly across the drain of the upper MOSFET and the source of the lower MOSFET to suppress the turn-off voltage spike.

Typical Performance Curves




FIGURE 18. EFFICIENCY AT $V_{OUT} = 1.1V$




FIGURE 19. LOAD REGULATION AT $V_{OUT} = 1.1V$

Typical Performance Curves (Continued)




FIGURE 20. SWITCHING FREQUENCY AT $V_{OUT} = 1.1V$




FIGURE 21. START-UP, $V_{IN} = 12.6V$, $V_{OUT} = 1.05V$, LOAD = 10A




FIGURE 22. START-UP INTO 750mV PRE-BIASED OUTPUT, $V_{IN} = 12.6V$, $V_{OUT} = 1.05V$, LOAD = 10A




FIGURE 23. SHUT-DOWN, $V_{IN} = 12.6V$, $V_{OUT} = 1.05V$, LOAD = 50mΩ

Typical Performance Curves (Continued)




FIGURE 24. SHUT-DOWN, $V_{IN} = 12.6V$, $V_{OUT} = 1.05V$, LOAD = OPEN-CIRCUIT




FIGURE 25. CCM STEADY-STATE OPERATION, $V_{IN} = 12.6V$, $V_{OUT} = 1.0V$, $I_{OUT} = 10A$




FIGURE 26. DCM STEADY-STATE OPERATION, $V_{IN} = 12.6V$, $V_{OUT} = 1.0V$, $I_{OUT} = 3A$




FIGURE 27. CCM LOAD TRANSIENT RESPONSE, $V_{IN} = 12.6V$, $V_{OUT} = 1.0V$




FIGURE 28. DCM LOAD TRANSIENT RESPONSE, $V_{IN} = 12.6V$, $V_{OUT} = 1.0V$




FIGURE 29. VID TO SREF RESPONSE, $V_{IN} = 12.6V$, $V_{OUT} = 950mV$ AND $1.05V$, $I_{OUT} = 10A$

Typical Performance Curves (Continued)




FIGURE 30. SREF FALLING RESPONSE
 $V_{IN} = 12.6V, V_{OUT} = 1.05V \text{ TO } 950mV, I_{OUT} = 10A$




FIGURE 31. SREF RISING RESPONSE
 $V_{IN} = 12.6V, V_{OUT} = 950mV \text{ TO } 1.05V, I_{OUT} = 10A$




FIGURE 32. VID TO SREF RESPONSE IN DCM
 $V_{IN} = 12.6V, V_{OUT} = 950mV \text{ AND } 1.05V, I_{OUT} = 100mA$

© Copyright Intersil Americas LLC 2008-2014. All Rights Reserved.
 All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

L20.3.2x1.8

20 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE (UTQFN)






Rev 0, 5/08



NOTES:

1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)



L16.2.6x1.8A

16 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

SYMBOL	MILLIMETERS			NOTES
	MIN	NOMINAL	MAX	
A	0.45	0.50	0.55	-
A1	-	-	0.05	-
A3	0.127 REF			-
b	0.15	0.20	0.25	5
D	2.55	2.60	2.65	-
E	1.75	1.80	1.85	-
e	0.40 BSC			-
K	0.15	-	-	-
L	0.35	0.40	0.45	-
L1	0.45	0.50	0.55	-
N	16			2
Nd	4			3
Ne	4			3
θ	0	-	12	4

Rev. 6 1/14

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on D and E side, respectively.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.25mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7. Maximum package warpage is 0.05mm.
8. Maximum allowable burrs is 0.076mm in all directions.
9. JEDEC Reference MO-255.
10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.