

## **General Description**

DA9061 is a power management integrated circuit (PMIC) optimized for supplying systems with single- and dual-core processors, I/O, DDR memory, and peripherals. It targets mobile device, medical equipment, IVI systems, and FPGA based applications.

DA9061 features three buck converters providing a total current of 6 A. High efficiency is achieved over a wide load range with PFM mode available for low power or sleep modes. All power switches are integrated, therefore, external Schottky diodes are not required. Furthermore, low-profile inductors can be used with DA9061. The four LDO regulators with programmable output voltage provide up to 300 mA.

Dynamic voltage control (DVC) allows dynamic control of DA9061 supply voltages according to the operating point of the system. It is controlled by writing directly to the registers using the I<sup>2</sup>C compatible 2-wire interface or the GPIOs.

DA9061 features a programmable power sequencer that handles start-up and shutdown sequences. Power mode transitions can be triggered with software control, GPIOs, or with the on-key. Several types of on-key presses can be detected to trigger different power mode transitions.

An integrated watchdog timer monitors the system.

Five GPIOs are able to perform system functions, including: keypad supervision, application buck, and timing-controlled external regulators/power switches or other ICs.

DA9061 is also available as an automotive AEC-Q100 Grade 2 version.

## **Key Features**

- Input voltage 2.8 V to 5.5 V
- Three buck converters with dynamic voltage control:
  - Buck1: 0.3 V to 1.57 V, 2.5 A
  - □ Buck2: 0.8 V to 3.34 V, 2 A
  - □ Buck3: 0.53 V to 1.8 V, 1.5 A
  - 3 MHz switching frequency (enables low profile inductors)
- Four LDO regulators:
  - □ LDO1: 0.9 V to 3.6 V, 100 mA
  - LDO2, LDO3, LDO4: 0.9 V to 3.6 V, 300 mA

# **Applications**

- Single and dual core application processors such as ARM Cortex or i.MX6 series
- Entry-level FPGAs

- Programmable power mode sequencer
- System supply and junction temperature monitoring
- Watchdog timer
- Five GPIOs
- -40 °C to +125 °C junction temperature range
- 40-pin QFN, 6 mm × 6 mm package, 0.5 mm pitch
- Automotive AEC-Q100 Grade 2 version available
- Automotive infotainment
- Portable industrial and medical devices
- e-book readers



# **Block Diagram**




Figure 1: DA9061 Block Diagram



# PMIC for Applications Requiring up to 6 A

## **Contents**

Ge	neral	Description	on	1
Ke	y Feat	ures		1
Ар	plicati	ions		1
Blo	ock Dia	agram		2
Co	ntents	- 5		3
1	Pack	age Infor	mation	6
•	1.1	•		
	1.2		Outline Drawing	
2	Requ	-	rview	
-	•		mum Ratings	
4			d Operating Conditions	
	4.1		Characteristics	
		4.1.1	Power Derating Curves	12
5	Elect	rical Cha	racteristics	13
	5.1	Digital I/0	D	13
	5.2	Watchdo	g	14
	5.3	2-Wire Ir	nterface	14
	5.4	LDOs		16
		5.4.1	LDO1	16
		5.4.2	LDO2, LDO3, LDO4	17
		5.4.3	LDOCORE	18
	5.5	Buck Co	nverters	19
		5.5.1	Buck1	
		5.5.2	Buck2	
		5.5.3	Buck3	
	5.6		Dscillator	
	5.7	•	Supply Voltage Supervision	
	5.8		Temperature Supervision	
	5.9	Current (	Consumption	26
6	Туріс	al Chara	cteristics	27
7	Func	tional De	scription	29
	7.1	Control S	Signals	
		7.1.1	nONKEY	
		7.1.2	nRESETREQ	
		7.1.3	nRESET	
		7.1.4	nIRQ	
	7.2		iterface	
		7.2.1	Register Map Paging	
	70	7.2.2	Details of the 2-Wire Protocol	
	7.3	GPIOs 7.3.1		
		7.3.1	GPI Functionality GPO Functionality	
		7.3.2	Alternate Functions	
		7.0.0		55





		7.3.4	GPIO Forwarding	36
	7.4	Dynamic	Voltage Control	36
	7.5	Regulato	or Voltage A and B Selection	36
	7.6	LDOs		37
		7.6.1	Control	37
		7.6.2	Current Limit	37
		7.6.3	Output Pull-Down	37
	7.7	Switching	g Regulators	38
		7.7.1	Control	38
		7.7.2	Output Voltage Slewing	38
		7.7.3	Soft-Start	38
		7.7.4	Active Discharge	38
		7.7.5	Peak Current Limit	38
		7.7.6	Operating Mode	39
		7.7.7	Half-Current Mode	39
	7.8	Power M	lodes	40
		7.8.1	NO-POWER Mode	40
		7.8.2	RESET Mode	41
		7.8.3	POWERDOWN Mode	42
		7.8.4	Power-Up, Power-Down, and Shutdown Sequences	43
		7.8.5	ACTIVE Mode	43
	7.9	Power S	upply Sequencer	44
		7.9.1	Programmable Slot Delays	45
		7.9.2	Sub-Sequences	45
		7.9.3	Regulator Control	45
		7.9.4	GPO Control	46
		7.9.5	Wait Step	47
		7.9.6	Power-Down Disable	
	7.10		Temperature Supervision	
	7.11	•	Supply Voltage Supervision	
			Oscillator	
	7.13	Watchdo	)g	48
8	Regis	ster Map.		49
	8.1	Register	Page Control	49
	8.2	Overviev	V	49
9	Appli	cation In	formation	52
	9.1	Compon	ent Selection	52
		9.1.1	Resistors	52
		9.1.2	Capacitors	52
		9.1.3	Inductors	53
	9.2	PCB Lay	/out	54
		9.2.1	General Recommendations	54
		9.2.2	LDOs and Switched Mode Supplies	55
		9.2.3	Optimizing Thermal Performance	55
10	Orde	ring Infor	mation	56
		-	ing	
• •			J	

	-	ta	-		-	-	۰.
				n	0		г
_	•				•	•	•



# PMIC for Applications Requiring up to 6 A

Appendix	x A Regis	ter Descriptions	57
A.1	PAGE 0		57
	A.1.1	Page Control	57
	A.1.2	Power Manager Control and Monitoring	57
	A.1.3	IRQ Events	58
	A.1.4	IRQ Masks	59
	A.1.5	System Control	60
	A.1.6	GPIO Control	62
	A.1.7	Power Supply Control	65
A.2	PAGE 1		70
	A.2.1	Power Sequencer	70
	A.2.2	Power Supply Control	74
A.3	PAGE 2		78
	A.3.1	Customer Trim and Configuration	78
	A.3.2	Customer Device Specific	81
A.4	PAGE 3		84
	A.4.1	Device Identification	84

# **1** Package Information

## 1.1 Pin List

## Table 1: Pin Description

Pin No.	Pin Name	Type Table 2	Description
Paddle	GND	GND	Power grounds of the bucks, digital ground
1	VLDO1	AO	LDO1 output voltage
2	VLDO2	AO	LDO2 output voltage
3	VDD_LDO2	PS	LDO2 supply
4	IREF	AO	Reference current
5	VREF	AIO	Reference voltage
6	NC		Connect to GND
7	VSS_ANA	GND	Analog ground
8	NC		Connect to GND
9	VLDO3	AO	LDO3 output voltage
10	VDD_LDO34	PS	LDO3 and LDO4 supply
11	VLDO4	AO	LDO4 output voltage
12	NC		Do not use. Leave floating
13	SDA	DIO	Data signal of the 2-wire interface
14	SCL	DI	Clock signal of the 2-wire interface
15	nONKEY	DI	Input for power-on key
16	nRESETREQ	DI	Reset request input
17	VLX_BUCK3	AO	Switching node of Buck3
18	VDD_BUCK3	PS	Buck3 supply
19	VDD_BUCK2	PS	Buck2 supply
20	VLX_BUCK2	AO	Switching node of Buck2
21	GPIO0	DIO	General purpose I/O, WDKICK
22	GPIO1	DIO	General purpose I/O
23	VDDIO	PS	IO supply
24	VBUCK3	AI	Voltage feedback of Buck3
25	VBUCK2	AI	Voltage feedback of Buck2
26	VBUCK1	AI	Voltage feedback of Buck1
27	NC		Do not use. Leave floating
28	GPIO2	DIO	General purpose I/O, PWR_EN
29	GPIO3	DIO	General purpose I/O
30	GPIO4	DIO	General purpose I/O, SYS_EN
31	VLX_BUCK1	AO	Switching node of Buck1
32	VDD_BUCK1	PS	Buck1 supply
33	NC		Connect to GND

#### Datasheet

## **Revision 3.8**



# PMIC for Applications Requiring up to 6 A

Pin No.	Pin Name	Type Table 2	Description
34	NC		Do not use. Leave floating
35	NC		Do not use. Leave floating
36	ТР	DIO	Test pin
37	nIRQ	DO	Interrupt signal to host processor
38	nRESET	DO	Reset output
39	VDDCORE	AO	Internal supply
40	VSYS	PS	System supply, LDO1 supply


## Table 2: Pin Type Definition

Pin type	Description	Pin type	Description
DI	Digital Input	AI	Analog Input
DO	Digital Output	AO	Analog Output
DIO	Digital Input/Output	AIO	Analog Input/Output
PS	Power Supply	GND	Ground connection



## PMIC for Applications Requiring up to 6 A

## 1.2 Package Outline Drawing





## 2 **Regulator Overview**

#### Table 3: Regulators

Regulator	Supplied Pins	Supplied Voltage (V)	Supplied Maximum Current (mA)	External Component	Notes
Buck1	VBUCK1	0.3 to 1.57	2500 Note 1	1.0 μH, 44 μF/88 μF	<ul> <li>GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5, 1.0, 2.0, 4.0] µs)</li> <li>10 mV steps</li> <li>&lt; 0.7 V PFM mode only</li> </ul>
Buck2	VBUCK2	0.8 to 3.34	2000 Note 2	1.0 μH, 44 μF/88 μF	<ul> <li>GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5, 1.0, 2.0, 4.0] µs)</li> <li>20 mV steps</li> </ul>
Buck3	VBUCK3	0.53 to 1.8	1500 Note 2	1.0 μH, 44 μF	<ul> <li>GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5, 1.0, 2.0, 4.0] µs)</li> <li>10 mV steps</li> <li>&lt; 0.7 V PFM mode only</li> </ul>
LDO1	VLDO1	0.9 to 3.6	100	1.0 μF	<ul> <li>Configurable as always-on</li> <li>50 mV steps</li> <li>Internally supplied from VSYS</li> </ul>
LDO2	VLDO2	0.9 to 3.6	300	2.2 µF	<ul><li>Low noise LDO</li><li>50 mV steps</li></ul>
LDO3	VLDO3	0.9 to 3.6	300	2.2 µF	<ul><li>Low noise LDO</li><li>50 mV steps</li><li>Common supply with LDO4</li></ul>
LDO4	VLDO4	0.9 to 3.6	300	2.2 µF	<ul> <li>Low noise LDO</li> <li>50 mV steps</li> <li>Common supply with LDO3</li> </ul>

**Note 1** For short durations, to meet peak current requirements, I<sub>OUT</sub> for Buck1 can be operated at up to 20 % higher than the specified maximum operating condition. The part should not be operated in this mode for extended periods and is not guaranteed for continuous operation.

**Note 2** For short durations, to meet peak current requirements, I<sub>OUT</sub> for Buck2 and Buck3 can be operated at up to 10 % higher than the specified maximum operating condition. The part should not be operated in this mode for extended periods and is not guaranteed for continuous operation.

## 3 Absolute Maximum Ratings

Table 4 lists the absolute maximum ratings of the device. Exceeding these ratings may cause permanent damage to the device. Device functionality is only guaranteed under the conditions listed in Sections 4 and 5. Operating the device in conditions exceeding those listed in Sections 4 and 5, but compliant with the absolute maximum ratings listed in Table 4, for extended periods of time may affect device reliability.

Parameter	Symbol	Note	Min	Тур	Max	Unit
Storage temperature			-65		+150	°C
Junction temperature	TJ		-40		+150 Note 1	°C
Supply voltage	V <sub>SYS</sub>		-0.3		6.0	V
	VBBAT		-0.3		3.2	V
	Buck VDD		-0.3		V <sub>SYS</sub> + 0.4 Note 2	V
	VTP		-0.3		8.0 Note 3	V
	All other pins		-0.3		V <sub>SYS</sub> + 0.3 Note 2	V
ESD protection HBM	Vesd_hbm		2000			V
ESD protection CDM	Vesd_cdm	Corner pins	750			V
		All other pins	500			

Note 1 See Sections 5.8 and 7.10 for more detail.

Note 2 Voltage must not exceed 5.5 V.

**Note 3** Voltage on TP pin should be 0 V except during in-circuit programming.

# 4 Recommended Operating Conditions

## Table 5: Recommended Operating Conditions

Parameter	Symbol	Note	Min	Тур	Max	Unit
Operating junction temperature	TJ		-40		+125	°C
Main supply	V <sub>SYS</sub>		0		5.5	V
Backup supply	VBBAT		0		3.15	V
I/O supply	V <sub>DDIO</sub>	Note 1	1.2		3.6	V
TP programming supply	VTP_PROG	Note 2	7.25	7.5	7.75	V

Note 1  $V_{DDIO}$  must not exceed  $V_{SYS}$ .

**Note 2** Voltage on TP pin should be 0 V except during in-circuit programming.




## 4.1 Thermal Characteristics

#### **Table 6: QFN Package Ratings**

Parameter	Symbol	Note	Тур	Unit
Thermal resistance junction to ambient	R <sub>θ_JA</sub>	Note 1	20.81	°C/W
Thermal resistance junction to Board	R <sub>θ_JB</sub>	Note 1	5.9	°C/W
Thermal resistance junction to case	R <sub>θ_JC</sub>	Note 1	18.72	°C/W
Maximum power dissipation Note 1	PDISS	Derating factor above T <sub>A</sub> = 70 °C: 48.05 mW/°C	3120	mW

**Note 1** Obtained from package thermal simulation, 76 mm x 114 mm x 1.6 mm (JEDEC), 6-layer board, 70 μm thick copper top/bottom layers, 35 μm thick copper inside layers, 49 x 0.2 mm thermal vias beneath the device, natural convection (still air).



## 4.1.1 **Power Derating Curves**



#### **Table 7: Typical Temperatures**

	T <sub>A</sub> = 70 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C
Twarn	P <sub>D</sub> =3.12 W	P <sub>D</sub> =1.92 W	P <sub>D</sub> =0.96 W
T <sub>CRIT</sub>	P <sub>D</sub> =2.64 W	P <sub>D</sub> =2.40 W	P <sub>D</sub> =1.44 W



## **5** Electrical Characteristics

## 5.1 Digital I/O

Unless otherwise noted, the following is valid for  $T_J = -40$  °C to +125 °C,  $V_{SYS} = 2.8$  V to 5.5 V.

#### Table 8: Digital I/O Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input high voltage	Vih	VDDCORE mode	1.0		Vsys	V
(GPI0 to GPI4, nRESETREQ)		VDDIO mode	0.7 * V <sub>DDIO</sub>		V <sub>SYS</sub>	
Input low voltage	VIL	VDDCORE mode	-0.3		0.4	V
(GPI0 to GPI4, nRESETREQ)		VDDIO mode V <sub>DDIO</sub> ≥ 1.5 V	-0.3		0.3 * Vddio	-
Input high voltage (nONKEY)	VIH		1.0		V <sub>SYS</sub>	V
Input low voltage (nONKEY)	VIL		-0.3		0.4	V
Input high voltage	VIH	VDDCORE mode	1.0		V <sub>SYS</sub>	V
(SCL, SDA)		VDDIO mode	0.7 * V <sub>DDIO</sub>		Vsys	
Input low voltage	VIL	VDDCORE mode	-0.3		0.4	V
(SCL, SDA)		VDDIO mode V <sub>DDIO</sub> ≥ 1.5 V	-0.3		0.3 * V <sub>DDIO</sub>	-
Output high voltage (GPIO0 to GPIO4, nRESET, nIRQ)	Vон	lou⊤ = 1 mA Push-pull mode	0.7 * V <sub>DDIO</sub>			V
Output low voltage (GPIO0 to GPIO4, nRESET, nIRQ)	V <sub>OL</sub>	I <sub>OUT</sub> = 1 mA			0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OUT</sub> = 8 mA			0.4	V
(SDA)		Iout = 3 mA			0.4	
Source current capability (GPIO0 to GPIO4)	Іон	V <sub>OUT</sub> = 0.7 * V <sub>DDIO</sub> V <sub>DDIO</sub> ≥ 1.8 V		-1		mA
Sink current capability (GPIO0 to GPIO4)	Iol	Vout = 0.3 V		1		mA
Input capacitance (SCL, SDA)	CIN				10	pF
Pull-down resistance (GPIO0 to GPIO4)	R <sub>PD</sub>		50	100	250	kΩ
Pull-up resistance	Rpu	V <sub>DDIO</sub> = 1.5 V	60	180	310	kΩ
(GPIO0 to GPIO4)		V <sub>DDIO</sub> = 1.8 V	45	120	190	1
		V <sub>DDIO</sub> = 3.3 V	20	40	60	1



## **PMIC for Applications Requiring up to 6 A**


## 5.2 Watchdog

Unless otherwise noted, the following is valid for  $T_J$  = -40 °C to +125 °C,  $V_{SYS}$  = 2.8 V to 5.5 V.

Table 9: Watchdog Electrical Characteristics	
--	--

Parameter	Symbol	Test conditions	Min	Тур	Max	Unit
Minimum watchdog time	twdmin	Internal 25 kHz oscillator			200	ms
Maximum watchdog time	twdmax	Internal 25 kHz oscillator	2.5			s
Minimum assert time of WDKICK	twdkickmin			150		μs

## 5.3 2-Wire Interface



### Figure 4: 2-Wire Interface Timing

Unless otherwise noted, the following is valid for  $T_J = -40$  °C to +125 °C,  $V_{SYS} = 2.8$  V to 5.5 V.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Bus free time STOP to START	t <sub>BUF</sub>		0.5			μs
Bus line capacitive load	Св				150	pF
Standard/Fast/Fast+ Mode						
SCL clock frequency	fsc∟	V <sub>DDIO</sub> ≥ 1.5 V Note 1	0		1.0	MHz
Start condition set-up time	tsu_sta		260			ns
Start condition hold time	th_sta		260			ns
SCL low time	tw_cL		500			ns
SCL high time	tw_сн		260			ns
2-wire SCL and SDA rise time	t <sub>R</sub>	(input requirement)			1000	ns
2-wire SCL and SDA fall time	tF	(input requirement)			300	ns
Data set-up time	tsu_D		50			ns
Data hold-time	t <sub>H_D</sub>		0			ns
Data valid time	t∨D_D				450	ns
Data valid time acknowledge	tvd_аск				450	ns

**Revision 3.8** 

Datasheet



# PMIC for Applications Requiring up to 6 A

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Stop condition set-up time	tsu_sto		260			ns
High Speed Mode		÷				
SCL clock frequency	fsc∟	V <sub>DDIO</sub> ≥ 1.8 V Note 1	0		3.4	MHz
Start condition set-up time	tsu_sta		160			ns
Start condition hold time	th_sta		160			ns
SCL low time	tw_cL		160			ns
SCL high time	t <sub>W_CH</sub>		60			ns
2-wire SCL and SDA rise time	t <sub>R</sub>	(input requirement)			160	ns
2-wire SCL and SDA fall time	t⊧	(input requirement)			160	ns
Data set-up time	tsu_D		10			ns
Data hold-time	t <sub>H_D</sub>		0			ns
Stop condition set-up time	tsu_sто		160			ns

Note 1 Minimum clock frequency is 10 kHz if TWOWIRE\_TO is enabled.



## **PMIC for Applications Requiring up to 6 A**

### 5.4 LDOs

### 5.4.1 LDO1

Unless otherwise noted, the following is valid for  $T_J = -40$  °C to +125 °C.

#### **Table 11: LDO1 Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input voltage	Vdd	V <sub>DD</sub> = V <sub>SYS</sub> (Internally connected)	2.8		5.5	V
Maximum output current	IOUT_MAX		100			mA
Output voltage	Vldo	Programmable in 50 mV steps	0.9		3.6	V
Output accuracy		lout = lout_MAX including static line/load regulation	-3%		+3%	
Stabilization capacitor	Соит	Including voltage and temperature coefficient	-55%	1.0	+35%	μF
Output capacitor ESR	RCOUT_ESR	f > 1 MHz Including wiring parasitics	0		300	mΩ
Short circuit current	I <sub>SHORT</sub>			200		mA
Dropout voltage	Vdropout	VLDO = 3.3 V Iout = Iout_max		100	150	mV
Static line regulation	Vs_line	$V_{DD} = 3.0 \text{ V to } 5.5 \text{ V}$ Iout = Iout_MAX		5	20	mV
Static load regulation	Vs_load	IOUT = 1 mA to IOUT_MAX		5	20	mV
Line transient response	Vtr_line	$\label{eq:VDD} \begin{array}{l} V_{DD} = 3.0 \ V \ to \ 3.6 \ V \\ I_{OUT} = I_{OUT\_MAX} \\ t_R = t_F = 10 \ \mu s \end{array}$		5	20	mV
Load transient response	Vtr_load			30	50	mV
Power supply rejection ratio	PSRR	$V_{DD} = 3.6 V$ $V_{DD} - V_{LDO} \ge 0.6 V$ $I_{OUT} = I_{OUT\_MAX} / 2$ $f = f_{VDD\_LDO}$				
		f = 10 Hz to 10 kHz	40	60		dB
Output noise	N	V <sub>DD</sub> = 3.6 V, V <sub>LDO</sub> = 2.8 V		70		μV rms
		$I_{OUT} = 5 \text{ mA to } I_{OUT\_MAX}$ f = 10 Hz to 100 kHz $T_A = 25 \text{ °C}$				
Quiescent current in ON mode	IQ_ON	$T_A = 25  {}^{\circ}\text{C}$		9 <b>+</b> 0.9% Іоит		μA
Quiescent current in SLEEP mode	I <sub>Q_SLEEP</sub>	T <sub>A</sub> = 25 °C		1.5 + 1.6% Іоυт		μA
Quiescent current in OFF mode	IQ_OFF	V <sub>LDO</sub> < 0.5 V T <sub>A</sub> = 25 °C			1	μA



Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit
Turn-on time	ton	10 % to 90 %			350	μs
		SLEEP mode			450	
Turn-off time	toff	90 % to 10% Pull-down enabled			1	ms
Pull-down resistance in OFF mode	Roff	VLDO = 0.5 V Can be disabled via LDO1_PD_DIS		50		Ω

### 5.4.2 LDO2, LDO3, LDO4

Unless otherwise noted, the following is valid for  $T_{\rm J}$  = -40 °C to +125 °C.

#### Table 12: LDO2, LDO3, LDO4 Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input voltage	V <sub>DD</sub>	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
		Supplied from buck converter	1.5			
Maximum output current	IOUT_MAX	V <sub>DD</sub> ≥ 1.8 V (Iout = Iout_max/3, V <sub>DD</sub> < 1.8 V)	300			mA
Output voltage	V <sub>LDO</sub>	Programmable in 50 mV steps	0.9		3.6	V
Output accuracy		lout = lout_MAX Including static line/load regulation	-3%		+3%	
Stabilization capacitor	C <sub>OUT</sub>	Including voltage and temperature coefficient	-55%	2.2	+35%	μF
Output capacitor ESR	RCOUT_ESR	f > 1 MHz Including wiring parasitics	0		300	mΩ
Short circuit current	I <sub>SHORT</sub>			600		mA
Dropout voltage	Vdropout	Iout= Iout_max (Vdd < 1.8 V, Iout = Iout_max/3) Note 1		100	150	mV
Static line regulation	V <sub>S_LINE</sub>	V <sub>DD</sub> = 3.0 V to 5.5 V lout = lout_max		5	20	mV
Static load regulation	Vs_load	IOUT = 1 mA to IOUT_MAX		5	20	mV
Line transient response	Vtr_line	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = I_{OUT\_MAX}$ $t_{R} = t_{F} = 10  \mu\text{s}$		5	20	mV
Load transient response	Vtr_load			30	50	mV
Power supply rejection ratio	PSRR	$V_{DD} = 3.6 V$ $V_{DD} - V_{LDO} \ge 0.6 V$ $I_{OUT} = I_{OUT\_MAX}/2$ $f = f_{VDD\_LDO}$				
		f = 10 Hz to 1 kHz f = 1 kHz to 10 kHz f = 10 kHz to 100 kHz	70 60 40	80 70 50		dB



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output noise	N	$V_{DD} = 3.6 V$ $V_{LDO} = 2.8 V$ $I_{OUT} = 5 \text{ mA to } I_{OUT\_MAX}$ f = 10  Hz to  100  kHz		50		μV rms
Quiescent current in ON mode	Iq_on	T <sub>A</sub> = 25 °C		9 + 0.34% Іоит		μA
Quiescent current in SLEEP mode	$I_{Q_{SLEEP}}$	T <sub>A</sub> = 25 °C		2 + 0.7% Іолт		μA
Quiescent current in OFF mode	IQ_OFF	V <sub>LDO</sub> < 0.5 V T <sub>A</sub> = 25 °C			1	μA
Turn-on time	Ton	10 % to 90 %			200	μs
		SLEEP mode			300	
Turn-off time	Toff	90 % to 10 % Pull-down enabled			1	ms
Pull-down resistance in OFF mode	Roff	V <sub>LDO</sub> = 0.5 V Can be disabled via LDO <x>_PD_DIS</x>		50		Ω

**Note 1** At  $V_{DD} = 1.8$  V, the dropout voltage at  $I_{OUT\_MAX}$  increases by 70%.

### 5.4.3 LDOCORE

Unless otherwise noted, the following is valid for  $T_J = -40$  °C to +125 °C,  $V_{SYS} = 2.8$  V to 5.5 V.

Table 13: LDOCORE Electrical Characteristics
--

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output voltage	Vddcore	Note 1	2.45	2.5	2.55	V
		RESET mode		2.2		V
Stabilization capacitor	Соит	Including voltage and temperature coefficient	-55%	2.2	+35%	μF
Output capacitor ESR	RCOUT_ESR	f > 1 MHz including wiring parasitics	0		300	mΩ
Dropout voltage	Vdropout	Note 2		50	100	mV

**Note 1** Setting  $V_{DD_{FAULT_LOWER}} \ge 2.65$  V avoids LDOCORE dropout, see Section 5.7.

Note 2 The LDOCORE supply, VSYS, must be maintained above VDDCORE + VDROPOUT

## NOTE

LDOCORE is only used to supply internal circuits.



## **PMIC for Applications Requiring up to 6 A**

### 5.5 Buck Converters

#### 5.5.1 Buck1

Unless otherwise noted, the following is valid for  $T_J = -40$  °C to +125 °C.

#### Table 14: Buck1 Electrical Characteristics

$\begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Input voltage	V <sub>DD</sub>	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Output capacitor	Соит	voltage and temperature	E0%/	2 * 22	120%	μF
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c } \hline \end{tabular}{c c c c c } \hline \end{tabular}{c c c c c c c } \hline \end{tabular}{c c c c c c c c } \hline \end{tabular}{c c c c c c c c c c } \hline \end{tabular}{c c c c c c c c c c c c c c c c c c c $			voltage and temperature	-50%	2 * 47	+30%	
$ \begin{array}{ c c c c c c } \hline   1 > 100 \ kHz \\ Including wiring parasitics &   1 &   1 &   1 \\ \hline   1ncluding wiring parasitics &   1 &   1 &   1 \\ \hline   1ncluding current and temperature dependence &   1 &   55 &   100 & mode \\ \hline \\ $	Output capacitor ESR	RCOUT_ESR	f > 100 kHz		15	50	mΩ
$\begin{tabular}{ c                                   $			f > 100 kHz		7.5	25	
PWM ModeProgrammable in 10 mV steps0.31.57VOutput voltageVBUCK_ACCProgrammable in 10 mV steps0.31.57VOutput voltage accuracyVBUCK_ACCVDD = 4.2 V, VBUCK = 1.03 V Excluding static line/load regulation and voltage ripple TA = 25 °C-1%+1%Transient load regulationVTR_LOADVDD = 3.6 V, VBUCK = 1.15 V lour = 200 mA to 1000 mA di/dt = 3 A/µs L = 1 µH-3%+3%Transient line regulationVTR_LINEVDD = 3.6 V, VBUCK = 1.15 V lour = 200 mA to 1000 mA di/dt = 3 A/µs L = 1 µH3045mVOutput currentIourVTR_LINEVDD = 3.0 V to 3.6 V lour = 500 mA tR = tr = 10 µs0.23mVOutput currentIourHalf-current mode controlled in BUCK <x>_ILIM7002200mACurrent limitILIMHalf-current mode controlled in BUCK<x>_ILIM14004400mA</x></x>	Inductor value	Lвиск		0.7	1.0	1.3	μH
	Inductor resistance	RL_DCR			55	100	mΩ
Note 1Note 1Image: Constraint of the second	PWM Mode			•			
Excluding static line/load regulation and voltage ripple T_A = 25 °CExcluding static line/load regulation and voltage ripple Note 2-3%+3%Transient load regulation $V_{TR\_LOAD}$ $V_{DR\_LOAD}$ $V_{DDC} = 3.6 V, V_{BUCK} = 1.15 V \\IoUT = 200 mA to 1000 mA do 1000 mA do//dt = 3 A/\mus L = 1 \muH3045mNTransient line regulationV_{TR\_LINE}V_{DD} = 3.0 V to 3.6 V \\IOUT = 500 mA to 1000 mA t_R = t_F = 10 \mu s0.2345mNOutput currentIoUTFull-current mode1250mACurrent limitILIMHalf-current modecontrolled in BUCK_ILIMin 100 mA steps7002200mAFull-current modecontrolled in BUCK_ILIMin 200 mA steps14004400mA$	Output voltage	Vвиск		0.3		1.57	V
regulation and voltage ripple Note 2Image: second	Output voltage accuracy	VBUCK_ACC	Excluding static line/load regulation and voltage ripple	-1%		+1%	
$\begin{bmatrix} I & I & I & I & I & I & I & I & I & I $			regulation and voltage ripple	-3%		+3%	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Transient load regulation	V <sub>TR_LOAD</sub>	I <sub>OUT</sub> = 200 mA to 1000 mA di/dt = 3 A/μs		30	45	mV
Output current       IouT       Full-current mode Note 3       Image: Second	Transient line regulation	Vtr_line	Iout = 500 mA		0.2	3	mV
Current limit     ILIM     Half-current mode controlled in BUCK <x>_ILIM     700     2200       Full-current mode controlled in BUCK<x>_ILIM     1400     4400</x></x>			Half-current mode			1250	
controlled in BUCK <x>_ILIM       mA         in 100 mA steps       1400         Full-current mode       1400         controlled in BUCK<x>_ILIM       4400         in 200 mA steps       0</x></x>	Output current	Ι <sub>ουτ</sub>				2500	mA
Full-current mode     1400     4400       controlled in BUCK <x>_ILIM     in 200 mA steps     1400</x>	Current limit	ILIM	controlled in BUCK <x>_ILIM</x>	700		2200	m^
Current limit accuracy ILIM_ACC -20% 20%			controlled in BUCK <x>_ILIM</x>	1400		4400	mA
	Current limit accuracy	ILIM_ACC		-20%		20%	





Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Quiescent current in OFF mode	IQ_OFF				1	μA
Quiescent current in PWM mode	Ια_ον			9		mA
		Full-current mode $V_{DD} = 3.6 V$ $I_{OUT} = 0 mA$ $T_A = 25 °C$		11		
Switching frequency Note 4	f	OSC_FRQ = 0000	2.85	3	3.15	MHz
Switching duty cycle	DC		14%		83%	
Turn-on time	ton	$V_{BUCK} = 1.15 V$ BUCK_SLOWSTART = disabled SLEW_RATE = 10 mV/1 µs BUCK <x>_ILIM = 1500 mA</x>		0.37	1.2	ms
Output pull-down resistance	R <sub>PD</sub>	V <sub>BUCK</sub> = 0.5 V Disabled via BUCK <x>_PD_DIS</x>		100	200	Ω
PMOS ON resistance	Rpmos	Half-current mode Including pin and routing VDD = 3.6 V		160		0
		Full-current mode Including pin and routing $V_{DD} = 3.6 \text{ V}$		80		mΩ
NMOS ON resistance	RNMOS	Half-current mode Including pin and routing $V_{DD} = 3.6 \text{ V}$		60		0
		Full-current mode Including pin and routing $V_{DD} = 3.6 \text{ V}$		30		mΩ
PFM mode						
Output voltage	V <sub>BUCK_PFM</sub>	Programmable in 10 mV steps	0.3		1.57	V
Mode transition current threshold (PFM to PWM) in AUTO mode Note 5	Iauto_thr	$\label{eq:VDD} \begin{array}{l} V_{DD} = 3.6 \ V \\ V_{BUCK} = 1.15 \ V \\ R_{TRACK} \approx 45 \ m\Omega \ including \\ bondwire, \ PCB, \ and \ inductor \\ ESR \end{array}$		400		mA
Output current	IOUT_PFM	Forced PFM mode			300	mA
Current limit	I <sub>LIM_PFM</sub>			1000		mA
Quiescent current	I <sub>Q_PFM</sub>	Forced PFM mode Iout = 0 mA		27	32	
		AUTO mode Iout = 0 mA		35	42	μA
Mode transition time	tauto	AUTO mode		6		μs

**Note 1** If control BUCK<x>\_MODE = 10 (Synchronous) then the buck operates in PFM mode for  $V_{BUCK} < 0.7 \text{ V}$ . For complete control of the buck mode (PWM versus PFM) use BUCK<x>\_MODE = 00.

Note 2 Minimum tolerance 35 mV.

**Note 3** For short durations, to meet peak current requirements, I<sub>OUT</sub> for Buck1 can be operated at up to 20 % higher than the specified maximum operating condition. The part should not be operated in this mode for extended periods and is not guaranteed for continuous operation.



## **PMIC for Applications Requiring up to 6 A**

- **Note 4** Generated from internal 6 MHz oscillator and can be adjusted by ±10% via control OSC\_FRQ, see Section 7.12.
- **Note 5** Auto-mode is not recommended for new designs, see Section 7.7.6.

#### 5.5.2 Buck2

Unless otherwise noted, the following is valid for  $T_J = -40$  °C to +125 °C.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input voltage	V <sub>DD</sub>	$V_{DD} = V_{SYS}$ $I_{OUT} \le 1.5 \text{ A}$	2.8		5.5	V
input voltage	∨00	V <sub>DD</sub> = V <sub>SYS</sub> I <sub>OUT</sub> > 1.5 A	3.3		5.5	
Output capacitor	Соит	I <sub>OUT</sub> ≤ 1.5 A Including voltage and temperature coefficient	-50%	2 * 22	+30%	μF
		Iout > 1.5 A Including voltage and temperature coefficient	-50%	2 * 47	+30%	
Output capacitor ESR	RCOUT_ESR	C <sub>OUT</sub> = 2 * 22 µF f > 100 kHz Including wiring parasitics		15	50	mΩ
		C <sub>OUT</sub> = 2 * 47 μF f > 100 kHz Including wiring parasitics		7.5	25	
Inductor value	L <sub>BUCK</sub>	Including current and temperature dependence	0.7	1.0	1.3	μH
Inductor resistance	RL_DCR			55	100	mΩ
PWM Mode						
Output voltage	VBUCK	Programmable in 20 mV steps	0.8		3.34 Note 1	V
Output voltage accuracy	VBUCK_ACC	Including static line and load regulation and voltage ripple Note 2	-3%		+3%	
Transient load regulation	Vtr_load			30	45	
				60	90	mV
				60	90	
Transient line regulation	Vtr_line			0.2	3	mV
Output current	Іоит	V <sub>DD</sub> - V <sub>BUCK</sub> ≥ 1.25 V Note 3			2000	mA



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> - V <sub>BUCK</sub> ≥ 1.00 V			1250	
		V <sub>DD</sub> - V <sub>BUCK</sub> ≥ 0.75 V			900	
Current limit	ILIM	Controlled in BUCK2_ILIM in 100 mA steps	1700		3200	mA
Current limit accuracy	I <sub>LIM_ACC</sub>		-20%		20%	
Quiescent current in OFF mode	I <sub>Q_OFF</sub>				1	μA
Quiescent current in PWM mode	Ια_ον	Iouτ = 0 mA T <sub>A</sub> = 25 °C		9		mA
Switching frequency Note 4	f	OSC_FRQ = 0000	2.85	3	3.15	MHz
Switching duty cycle	D		15%		90%	
Turn-on time	ton	V <sub>BUCK</sub> = 1.80 V BUCK_SLOWSTART = disabled SLEW_RATE = 20 mV/2 μs BUCK2_ILIM = 2500 mA		0.44	1.5	ms
Output pull-down resistance	Rpd	V <sub>BUCK</sub> = 0.5 V Dsabled via BUCK2_PD_DIS		100	200	Ω
PMOS ON resistance	R <sub>PMOS</sub>	Including pin and routing $V_{DD}$ = 3.6 V		150		mΩ
NMOS ON resistance	RNMOS	Including pin and routing $V_{DD} = 3.6 \text{ V}$		60		mΩ
PFM mode	•		L	•	•	•
Output voltage	VBUCK_PFM	Programmable in 20 mV steps	0.8		3.34	V
Mode transition current threshold (PFM to PWM) in AUTO mode Note 5	I <sub>AUTO_THR</sub>	$\label{eq:VDD} \begin{array}{l} V_{DD} = 3.6 \ V \\ V_{BUCK} = 1.8 \ V \\ R_{TRACK} \sim 45 \ m\Omega \\ Including \ bondwire, \ PCB, \ and \\ inductor \ ESR \end{array}$		400		mA
Output current	IOUT_PFM	Forced PFM mode			300	mA
Current limit	ILIM_PFM			1000		mA
Quiescent current	IQ_PFM	Forced PFM mode, Iout = 0 mA		22	25	
		AUTO mode, I <sub>OUT</sub> = 0 mA		30	35	μA
Mode transition time	<b>t</b> AUTO	AUTO mode		6		μs

**Note 1** Maximum output is  $V_{DD} - 0.7 V$ 

**Note 2** Minimum tolerance 35 mV

**Note 3** For short durations, to meet peak current requirements, I<sub>OUT</sub> for Buck2 can be operated at up to 10 % higher than the specified maximum operating condition. The part should not be operated in this mode for extended periods and is not guaranteed for continuous operation.

**Note 4** Generated from internal 6 MHz oscillator and can be adjusted by ±10 % via register OSC\_FRQ, see Section 7.12.

**Note 5** Auto-mode is not recommended for new designs, see Section 7.7.6.

Datasheet



## **PMIC for Applications Requiring up to 6 A**

### 5.5.3 Buck3

Unless otherwise noted, the following is valid for  $T_{\rm J}$  = -40 °C to +125 °C.

#### **Table 16: Buck3 Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input voltage	Vdd	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
Output capacitor	Соит	Including voltage and temperature coefficient	-50%	2 * 22	+30%	μF
Output capacitor ESR	RCOUT_ESR	f > 100 kHz Including wiring parasitics		15	50	mΩ
Inductor value	Lвиск	Including current and temperature dependence	0.7	1.0	1.3	μH
Inductor resistance	RL_DCR			55	100	mΩ
PWM Mode						
Output voltage	Vвиск	Programmable in 10 mV steps Note 1	0.7		1.8	V
Output voltage accuracy	VBUCK_ACC	Including static line/load regulation and voltage ripple Note 2	-3%		+3%	
Transient load regulation	Vtr_load	$V_{DD} = 3.6 V$ $V_{BUCK} = 1.35 V$ $I_{OUT} = 200 \text{ mA to } 1000 \text{ mA}$ $di/dt = 3 \text{ A}/\mu\text{s}$ $L = 1 \ \mu\text{H}$		25	40	mV
		$V_{DD} = 3.6 V$ $V_{BUCK} = 1.35 V$ $I_{OUT} = 200 \text{ mA to } 1500 \text{ mA}$ $di/dt = 3 \text{ A}/\mu\text{s}$ $L = 1 \ \mu\text{H}$		40	60	mV
Transient line regulation	Vtr_line	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 500 \text{ mA}$ $t_R = t_F = 10  \mu\text{s}$		0.2	3	mV
Output current	Ιουτ	V <sub>DD</sub> - V <sub>BUCK</sub> ≥ 1.25 V Note 3			1500	mA
		V <sub>DD</sub> - V <sub>BUCK</sub> ≥ 1.00 V			1250	
Current limit	Ilim	Controlled in BUCK3_ILIM in 100 mA steps	700		2200	mA
Current limit accuracy	ILIM_ACC	I <sub>LIM</sub> = 700 mA to 1400 mA	-15		+25	%
		I <sub>LIM</sub> = 1400 mA to 2200 mA	-10		+15	/0
Quiescent current in OFF mode	IQ_OFF				1	μA
Quiescent current in PWM mode	Iq_0N	$I_{OUT} = 0 \text{ mA}$ $T_A = 25 \text{ °C}$		9		mA
Switching frequency Note 4	f	OSC_FRQ = 0000	2.85	3	3.15	MHz

D	4	L	- 4
112	tas	ne	ωт

**Revision 3.8** 



## **PMIC for Applications Requiring up to 6 A**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Switching duty cycle	D		14		83	%
Turn-on time	ton	V <sub>BUCK</sub> = 1.35 V BUCK_SLOWSTART = disabled SLEW_RATE = 10 mV/1 μs BUCK3_ILIM = 1500 mA		0.39	1.2	ms
Output pull-down resistance	R <sub>PD</sub>	V <sub>BUCK</sub> = 0.5 V Disabled via BUCK3_PD_DIS		100	200	Ω
PMOS ON resistance	R <sub>PMOS</sub>	Including pin and routing $V_{DD} = 3.6 V$				mΩ
NMOS ON resistance	R <sub>NMOS</sub>	Including pin and routing $V_{DD} = 3.6 \text{ V}$		60		mΩ
PFM mode						
Output voltage	V <sub>BUCK_PFM</sub>	Programmable in 10 mV steps.	0.53		1.8	V
Mode transition current threshold (PFM to PWM) in AUTO mode Note 5	Iauto_thr	$\label{eq:VD} \begin{array}{l} V_{DD} = 3.6 \ V \\ V_{BUCK} = 1.35 \ V \\ R_{TRACK} \approx 45 \ m\Omega \\ Including \ bondwire, \ PCB, \\ inductor \ ESR \end{array}$		400		mA
Output current	I <sub>OUT_PFM</sub>				300	mA
Current limit	ILIM_PFM			1000		mA
Quiescent current	I <sub>Q_PFM</sub>	Forced PFM mode Iout = 0 mA		22	25	
		AUTO mode I <sub>OUT</sub> = 0 mA		30	35	μA
Mode transition time	t <sub>AUTO</sub>	AUTO mode		6		μs

**Note 1** If register BUCK3\_MODE = 10 (synchronous) then the buck operates in PFM mode for  $V_{BUCK} < 0.7 V$ . For complete control of the buck mode (PWM versus PFM) use BUCK3\_MODE = 00.

Note 2 Minimum tolerance 35 mV.

**Note 3** For short durations, to meet peak current requirements, I<sub>OUT</sub> for Buck3 can be operated at up to 10 % higher than the specified maximum operating condition. The part should not be operated in this mode for extended periods and is not guaranteed for continuous operation.

**Note 4** Generated from internal 6 MHz oscillator and can be adjusted by ±10% via control OSC\_FRQ, see Section 7.12.

**Note 5** Auto-mode is not recommended for new designs, see Section 7.7.6.

## 5.6 Internal Oscillator

Unless otherwise noted, the following is valid for  $T_J = -40$  °C to +125 °C,  $V_{SYS} = 2.8$  V to 5.5 V.

#### Table 17: Internal Oscillator Electrical Characteristics

Parameter	Symbol	Test conditions	Min	Тур	Max	Unit
Oscillator frequency	fosc	OSC_FRQ = 0000	5.7	6	6.3	MHz

**Note 1** Oscillator frequency can be further adjusted by about  $\pm 10\%$ , see Section 7.12.



## 5.7 System Supply Voltage Supervision

Unless otherwise noted, the following is valid for  $T_J$  = -40 °C to +125 °C,  $V_{SYS}$  = 2.8 V to 5.5 V.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Under-voltage lockout lower threshold	Vpor_lower			2.0		V
Under-voltage lockout upper threshold	Vpor_upper			2.3		V
V <sub>SYS</sub> under-voltage lower threshold	V <sub>DD_FAULT_LOWER</sub>		2.5	2.8	3.25	V
V <sub>SYS</sub> under-voltage lower threshold accuracy	Vsys_lower		-2%		+2%	
V <sub>SYS</sub> hysteresis	VDD_FAULT_HYS		100	200	450	mV
V <sub>SYS</sub> upper threshold	Vdd_fault_upper		-2%	Vdd_fault_lower + Vdd_fault_hys	+2%	
Reference voltage	V <sub>REF</sub>		-1%	1.2	+1%	V
V <sub>REF</sub> decoupling capacitor	C <sub>VREF</sub>			2.2		μF
Reference current resistor	Riref		-1%	200	+1%	kΩ

#### Table 18: System Supply Voltage Supervision Electrical Characteristics

**Note 1** Can be set in 50 mV steps via control VDD\_FAULT\_ADJ in register CONFIG\_B, setting  $V_{DD_FAULT_LOWER} \ge 2.65$  V avoids LDOCORE dropout, see Section 5.4.3.

**Note 2** Can be set in 50 mV steps via control VDD\_HYST\_ADJ in register CONFIG\_B.

### 5.8 Junction Temperature Supervision

Unless otherwise noted, the following is valid for  $T_J = -40$  °C to +125 °C,  $V_{SYS} = 2.8$  V to 5.5 V.

Table 19: Junction	Temperature S	upervision	Electrical	Characteristics
--------------------	---------------	------------	------------	-----------------

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
POR temperature threshold Note 1	Tpor	Note 2	145	150	155	°C
Critical temperature threshold Note 1	TCRIT	Note 2	135	140	145	°C
Warning temperature threshold Note 1	Twarn	Note 2	120	125	130	°C

**Note 1** See section 7.10.

**Note 2** Thermal thresholds are non-overlapping.



## **PMIC for Applications Requiring up to 6 A**

## 5.9 Current Consumption

Unless otherwise noted, the following is valid for  $T_J = -40$  °C to +125 °C,  $V_{SYS} = 2.8$  V to 5.5 V.

#### **Table 20: Current Consumption Electrical Characteristics**

Operating mode	Symbol	Test Conditions	V <sub>SYS</sub> (Typ)	Unit
POWERDOWN mode	IDDPD	V <sub>SYS</sub> > 3.0 V LDOCORE enabled Bucks and LDOs disabled	40	μA
ACTIVE mode	Iddact	Bucks and LDOs enabled	400	μA



**PMIC for Applications Requiring up to 6 A** 






Figure 5: Buck1 Efficiency in AUTO Mode ( $V_{IN} = 3.60 \text{ V}, V_{OUT} = 1.15 \text{ V}$ )




Figure 6: Buck2 Efficiency in AUTO Mode ( $V_{IN} = 3.60 \text{ V}, V_{OUT} = 1.80 \text{ V}$ )









Figure 7: Buck2 Efficiency in AUTO Mode (VIN = 5.00 V, VOUT = 3.34 V)





## 7 Functional Description

## 7.1 Control Signals

Each of the input signals described below feature a debounce filter. They share a common debounce time control (DEBOUNCING).

### 7.1.1 nONKEY

nONKEY is an edge-sensitive signal that controls the power mode of DA9061. Both falling and rising edges are detected and the time between the edges is measured. This enables different lengths of key press detection. The detection circuitry is enabled in all power modes of the device.

The status of the signal after debouncing can be read from NONKEY (reg. STATUS\_A). The mask bit M\_NONKEY prevents interrupt and wakeup events that would normally be caused by an nONKEY event.

nONKEY has four modes of operation, see Table 21, which can be selected by NONKEY\_PIN. NONKEY\_LOCK controls the wakeup event generation of the nONKEY. If NONKEY\_LOCK is asserted (depends on NONKEY\_PIN), a short nONKEY press (shorter than KEY\_DELAY) will not generate a wakeup.

nONKEY_PIN	Function
00	An event (E_nONKEY) is generated when nONKEY is asserted. If not masked, the event causes an interrupt. A wakeup is triggered if the device is in POWERDOWN mode.
01	A timer is started when nONKEY is asserted. If the signal is de-asserted before the time programmed in KEY_DELAY, an event (E_nONKEY) is generated at the rising edge. If the signal stays asserted and the timer reaches the programmed value, an event is generated and nONKEY_LOCK is asserted.
10	A timer is started when nONKEY is asserted. If the signal is de-asserted before the time programmed in KEY_DELAY, an event (E_nONKEY) is generated at the rising edge. If the signal stays asserted and the timer reaches the programmed value, an event is generated, nONKEY_LOCK is asserted, and a power-down sequence is triggered by automatically clearing SYSTEM_EN.
11	A timer is started when nONKEY is asserted. If the signal is de-asserted before the time programmed in KEY_DELAY, an event (E_nONKEY) is generated at the rising edge, SYSTEM_EN is cleared, and STANDBY is asserted. If the signal stays asserted and the timer reaches the programmed value, an event is generated, nONKEY_LOCK is asserted, and SYSTEM_EN and STANDBY are cleared.

#### **Table 21: nONKEY Functions**

Whenever nONKEY\_LOCK is asserted, a long key press (longer than the time programmed in KEY\_DELAY) is required to wakeup from POWERDOWN mode. If the wakeup is also desired after a short key press, nONKEY\_LOCK has to be cleared before entering the POWERDOWN mode.

## 7.1.2 nRESETREQ

nRESETREQ is an active-low reset request that causes DA9061 to enter RESET mode. The transition to the RESET mode is handled by the power sequencer and it can be sped up by setting the HOST\_SD\_MODE bit. Before entering the RESET mode, a fault log bit is set (nRESETREQ) and nRESET is asserted.

nRESETREQ should be tied to an always-on rail that is supplied in all modes of the DA9061 such as VSYS. It is not recommended to tie nRESETREQ to any of the regulator outputs.

## 7.1.3 nRESET

nRESET is an active-low reset output intended for resetting the host processor of the system. The signal can be configured as either push-pull or open drain output (PM\_O\_TYPE).

Renesas

nRESET is always asserted upon a cold boot from the no-power mode. It is always asserted at the beginning of a shutdown sequence to the RESET mode. nRESET may also be asserted at the beginning of the sequence to the POWERDOWN mode, if configured in control NRES\_MODE.

De-assertion of nRESET is controlled by a reset timer. After being asserted, nRESET remains low until the reset timer, which was started from the selected trigger signal, expires. The reset timer trigger can be selected via RESET\_EVENT and set to one of the following: an external signal triggering the wakeup (EXT\_WAKEUP), an internal signal indicating the end of the first power-up sub-sequence (SYS\_UP), an internal signal indicating the end of the second power-up sub-sequence (PWR\_UP), or the transition of DA9061 from reset to POWERDOWN mode. The expiry time can be configured via RESET\_TIMER from 1 ms to 1 s. If RESET\_TIMER is set to 0 ms, nRESET is de-asserted immediately after the trigger selected with RESET\_EVENT.

## 7.1.4 nIRQ

nIRQ is a level-sensitive interrupt signal. It can be configured either as a push-pull or an open drain output (selected via PM\_O\_TYPE). The polarity of nIRQ can be selected with IRQ\_TYPE.

nIRQ is asserted when an unmasked event has occurred. The nIRQ will not be released until all event registers have been cleared. New events that occur while reading an event register are saved until the event register is cleared, ensuring that the host processor captures them. The same will happen to all events occurring when the power sequencer is in transition.

### 7.2 2-Wire Interface

The 2-wire interface provides access to the control and status registers. The interface supports operations compatible to the standard, fast, fast-plus, and high-speed modes of the I<sup>2</sup>C bus specification Rev. 3. Communication on the 2-wire bus is always between two devices; one acting as the master and the other as the slave. The DA9061 only operates as a slave. The default address is 0xB0, this is configurable via OTP, see IF\_BASE\_ADDR. I<sup>2</sup>C addresses are stated as 8-bit addresses including R/W bit; for example, 0xB0 is the 8-bit address equivalent to the 7-bit address 0x58 plus the R/W bit = 0 (Write).

SCL transmits 2-wire clock data and SDA transmits the bidirectional data. The 2-wire interface is open-drain supporting multiple devices on one line. The bus lines have to be pulled high by an external pull-up resistor (2 k $\Omega$  to 20 k $\Omega$ ). The attached devices drive the bus lines low by connecting them to ground. As a result, two devices can drive the bus simultaneously without conflict. In standard/fast mode the highest frequency of the bus is 400 kHz. The exact frequency can be determined by the application and it does not have any relation to the DA9061 internal clock signals. DA9061 stays within the described host clock speed limitations and does not initiate clock slow-down. An automatic interface reset is triggered when the clock signal ceases toggling for >35 ms (controlled in TWOWIRE\_TO).

When the SDA is stuck, the bus clears after receiving nine clock pulses. Operation in high-speed mode at 3.4 MHz requires a minimum interface supply voltage of 1.8 V and a mode change in order to enable slope-control. The high-speed mode can be enabled on a transfer-by-transfer basis by sending the master code (0000 1XXX) at the beginning of the transfer. The DA9061 does not make use of clock stretching and delivers read data without delay up to 3.4 MHz.

Alternatively, the interface can be configured to use high-speed mode continuously via PM\_IF\_HSM, so that the master code is not required at the beginning of every transfer. This reduces communication overhead on the bus and limits the attachable bus slaves to compatible devices.



### 7.2.1 Register Map Paging

The 2-wire interface has direct access to two pages of the DA9061 register map (up to 256 addresses). The register at address zero on each page is used as a page control register (the LSB of control PAGE is ignored). Writing to the page control register changes the active page for all subsequent read/write operations unless an automatic return to page 0 is selected using control REVERT. Unless REVERT was asserted after modifying the active page, it is recommended to read back the page control register to ensure that future data exchange is accessing the intended registers.

DA9061 also offers an alternative way to access register pages which avoids writing explicitly to PAGE. DA9061 responds to multiple consecutive slave addresses and updates PAGE automatically based on the slave address. For example, when IF\_BASE\_ADDR[7:4] = 0xB the slave address changes PAGE as follows:

Slave address =  $0xB0 \Rightarrow PAGE = 0x00$ 

Slave address =  $0xB2 \Rightarrow PAGE = 0x02$ 

### 7.2.2 Details of the 2-Wire Protocol

All data is transmitted across the 2-wire bus in 8-bit groups. To send a bit, the SDA line is driven at the intended state while the SCL is low. Once the SDA has settled, the SCL line is brought high and then low. This pulse on SCL stores the SDA bit in the receiver's shift register.

A 2-byte serial protocol is used: one address byte and one data byte. Data and address transfer transmits the MSB first for both read and write operations. All transmissions begin with the START condition from the master during which the bus is in IDLE state (the bus is free). It is initiated by a high-to-low transition on the SDA line while the SCL is in high state. A STOP condition is indicated by a low-to-high transition on the SDA line while the SCL is in high state. The START and STOP conditions are illustrated in Figure 9.




Figure 9: Timing of the START and STOP Conditions

DA9061 monitors the 2-wire bus for a valid slave address whenever the interface is enabled. It responds immediately when it receives its own slave address. This is acknowledged by pulling the SDA line low during the following clock cycle (white blocks marked with A in the following figures).

The protocol for a register write from master to slave consists of a START condition, a slave address, a read/write-bit, 8-bit address, 8-bit data, and a STOP condition. DA9061 responds to all bytes with an ACK. A register write operation is illustrated in Figure 10.




Figure 10: Byte Write Operation

Datasheet	Revision 3.8	11-Feb-2022



#### PMIC for Applications Requiring up to 6 A

When the host reads register data the DA9061 first has to access the target register address with write access and then with read access and a repeated START, or alternatively a second START, condition. After receiving the data, the host sends NACK and terminates the transmission with a STOP condition, see Figure 11.





Figure 11: Examples of Byte Read Operations

Consecutive (page) read-out mode is initiated from the master by sending an ACK instead of NACK after receiving a byte, see Figure 12. The 2-wire control block then increments the address pointer to the next register address and sends the data to the master. The data bytes are read continuously until the master sends a NACK followed by a subsequent STOP condition directly after receiving the data. If a non-existent 2-wire address is read out then the DA9061 will return code zero.



The slave address after the repeated START condition must be the same as the previous slave address.

Consecutive (page) write mode is supported if the master sends several data bytes after sending the register address. The 2-wire control block then increments the address pointer to the next 2-wire address, stores the received data, and sends an ACK until the master sends a STOP condition. The page write mode is illustrated in Figure 13.

S SLAVEadr W A	REGadr	A DATA	A	DATA	A	DATA	A		A	Ρ
7-bits 1 bit	8-bits	8-bits	1-bit	8-bits		8-bits		Repeated wr	ites	
Master to Slave Slave to Master S = START condition Sr = Repeat START condition P = STOP condition A = No Acknowledge P = STOP condition Kepeated white										



	_	4	_	-	_	4
				0	0	
-	a	ta	-	6	-	L.



### PMIC for Applications Requiring up to 6 A

A repeated write mode can be enabled with WRITE\_MODE control. In this mode, the master can execute back-to-back write operations to non-consecutive addresses by transmitting register addresses and data pairs. The data is stored in the address specified by the preceding byte. The repeated write mode is illustrated in Figure 14.




Figure 14: 2-Wire Repeated Write

If a new START or STOP condition occurs within a message, the bus returns to idle mode.

## 7.3 GPIOs

DA9061 features five general purpose IO pins. The basic structure of the GPIOs is depicted in Figure 15. As illustrated, there are several additional functions:

- alternate function
- forwarding
- regulator control
- sequencer WAIT\_STEP
- interrupt and wakeup generation

The GPIOs are operational in POWERDOWN and ACTIVE modes. However, GPIs can be configured as disabled in POWERDOWN mode in register PD\_DIS (control GPI\_DIS). In other modes, the GPIO is disabled and all ports are configured as open drain outputs in high impedance state. The level transitions on inputs will no longer be detected, but I/O drivers will keep their configuration and programmed levels.




Figure 15: General GPIO Block Diagram

The functionality of a GPIO is configured in GPIO<x>\_PIN, as listed in Table 22.



#### Table 22: GPIO Functions

GPIO <x>_PIN</x>	Functio n	GPIO <x>_MOD E</x>	GPIO <x>_TY PE</x>	GPIO <x>_WKUP_MO DE</x>	GPIO <x>_WEN</x>
0	Alternate function	No effect	No effect	No effect	No effect
1	GPI	0: Debounce off 1: Debounce on	0: Active low 1: Active high	0: Edge-sensitive wakeup 1: Level-sensitive wakeup	0: Wakeup disabled 1: Wakeup enabled
2	GPO Open drain	0: Output low 1: Output high	No effect	No effect	No effect
3	GPO Push-pull	0: Output low 1: Output high	No effect	No effect	No effect

### 7.3.1 **GPI Functionality**

When configured as a GPI, the polarity of the input can be selected with GPIO<x>\_TYPE. A debouncing filter can be applied on the input signals with a configurable debouncing time (control DEBOUNCING). An event is generated at the active edge of the input. The active edge is determined by the signal polarity configured in GPIO<x>\_TYPE. The event can be further configured to generate a wakeup via GPIO<x>\_WKUP\_MODE and GPIO<x>\_WEN. An internal pull-down can be activated for the inputs in GPIO<x>\_PUPD.

A level sensitive wakeup event can also be configured for each GPI via GPIO<x>\_WKUP\_MODE and GPIO<x>\_WEN. The functionality of the level-sensitive wakeup is described in Table 25.

#### 7.3.1.1 Regulator Control

GPIO1, GPIO2, and GPIO3 can be used for controlling DA9061 regulators. When configured as GPIs, they can be used to enable regulators or select between their two output voltage settings.

As seen in Figure 15, the regulator control is branched after the GPIO<x>\_TYPE control allowing active edge delegation for the regulator control. Finally, the functionality for the GPI is selected with the regulator controls BUCK<x>\_GPI, LDO<x>\_GPI, VBUCK<x>\_GPI, and VLDO<x>\_GPI.

One GPI can be used to control the same function on multiple regulators simultaneously. When a regulator is controlled by a GPI, the same function (on/off or voltage selection) can no longer be controlled by the power supply sequencer. The regulator still responds normally to register writes to the control bit.

#### Enable/Disable Control

A GPI is used for enabling/disabling regulators when it is selected in one of the BUCK<x>\_GPI or LDO<x>\_GPI controls. A passive to active transition sets the regulator enable bit (BUCK<x>\_EN, LDO<x>\_EN), and an active to passive transition clears it.

#### **Output Voltage Control**

A GPI is used for the output voltage selection when it is selected in one of the VBUCK<x>\_GPI or VLDO<x>\_GPI controls. A passive to active transition sets the voltage selection bit (VBUCK<x>\_SEL, VLDO<x>\_SEL), and an active to passive edge clears it.

#### 7.3.1.2 Sequencer WAIT\_STEP

GPIO3 can be used for the WAIT\_STEP functionality. The power sequencer can be programmed to wait for either a rising or falling edge of the WAIT\_STEP input, see Section 7.9.5. The active edge is selected from GPIO<x>\_TYPE.



### 7.3.2 **GPO Functionality**

The outputs can be configured as push-pull or open drain outputs, see Table 22. An internal pull-up can be enabled/disabled from GPIO<x>\_PUPD (open drain mode). The GPIO<x>\_MODE settings can control the output state.

Instead of controlling the output with GPIO<x>\_MODE, a selection of alternatives is available in the GPIO<x>\_OUT controls. These include: the forwarding function, see Section 7.3.4, the power supply sequencer, see Section 7.9, and the status of the supply voltage supervision (nVDD\_FAULT). When the GPIO is configured as an output and GPIO<x>\_OUT is set to 0x0, the GPIO<x>\_MODE determines the state of the ouput.

#### 7.3.2.1 nVDD\_FAULT

nVDD\_FAULT gives the status of the system supply monitoring, see Section 7.11. The assertion of nVDD\_FAULT indicates that the main supply input voltage has been low (V<sub>SYS</sub> < V<sub>DD\_FAULT\_LOWER</sub>) for more than 100 ms and informs the host processor that the power will shut down. It can be configured to drive a GPO from the GPIO<x>\_OUT controls. The driver type (push-pull, open-drain) selection and pull-up resistor control function normally. The GPIO<x>\_MODE can be used to invert the incoming nVDD\_FAULT signal.

### 7.3.3 Alternate Functions

GPIO0, GPIO2, and GPIO4 can be used for alternate functions. These are digital control signals that do not employ the debouncing, event detection, or interrupt generation functions. Only the input buffer of the GPIO block is employed. The alternate functions of DA9061 are listed in Table 23 and described in the following subsections. A debouncing filter can be applied also on the alternate functions with a configurable debouncing time (register DEBOUNCING).

GPIO	Alternate Function	Description
GPIO0	WDKICK	Watchdog kick or disable
GPIO1	-	
GPIO2	PWR_EN	Power mode control
GPIO3	-	
GPIO4	SYS_EN	Power mode control

#### **Table 23: GPIO Alternate Input Functions**

#### 7.3.3.1 SYS\_EN

SYS\_EN (pin GPIO4) controls the SYSTEM\_EN bit and thereby the power mode of DA9061. It is part of the power supply sequencer functionality described in Section 7.9. SYS\_EN is an edge-sensitive signal and its polarity can be chosen in the GPIO4\_TYPE control.

Asserting SYS\_EN causes an interrupt (E\_GPIx) and a wakeup event. De-asserting SYS\_EN triggers a power-down sequence but no interrupt.

#### 7.3.3.2 PWR\_EN

PWR\_EN (pin GPIO2) controls the POWER\_EN bit and thereby the power mode of DA9061. It is part of the power supply sequencer functionality described in Section 7.9. PWR\_EN is an edge-sensitive signal and its polarity can be chosen in the GPIO2\_TYPE control. A wakeup event can be generated after assertion of PWR\_EN if so configured in GPIO2\_WEN.

#### 7.3.3.3 WDKICK

A rising edge of the WDKICK signal resets the watchdog counter. The polarity of the signal can be chosen in the GPIO0\_TYPE control. If the signal is kept asserted, the watchdog is disabled as the counter is not incremented (WDG\_MODE), see Section 7.13.

### 7.3.4 **GPIO Forwarding**

GPIO forwarding works between GPIOs 0, 1, 2, and 3. Any of these GPIs can be routed directly to GPO0, 1, and 3 after debouncing. Forwarding is one of the options for the GPIO<x>\_OUT control.

## 7.4 Dynamic Voltage Control

All of DA9061's buck converters can be controlled in several ways to achieve Dynamic Voltage Control (DVC). The buck converters feature a voltage ramping feature that enables smooth transition from one voltage setting to another.

All output voltages can be controlled with software via the 2-wire interface (VBUCK<x>\_A). The 2-wire interface is operational when the device is in ACTIVE mode.

### 7.5 Regulator Voltage A and B Selection

In addition, all regulators feature A and B settings which can be programmed with different voltages (VBUCK<x>\_A, VBUCK<x>\_B), one of which is chosen according to the operating mode of the system (VBUCK<x>\_SEL, VLDO<x>\_SEL). In addition to the output voltage, the A and B settings include a bit to force the regulator into SLEEP mode which reduces the quiescent current.

The selection between the A and B settings can be done either with software via the 2-wire interface or by the power sequencer, see Section 7.9. Furthermore, each regulator can be enabled with a GPI pin, see Section 7.3.1.1, and the selection between the A and B settings done with another GPI.

## 7.6 LDOs

All LDOs employ Dialog Semiconductor's Smart Mirror™ dynamic biasing technology, see Figure 16, which maintains high performance over a wide range of operating conditions and a power saving mode (SLEEP mode) to minimize the quiescent current during very low output current. The circuit technique offers significantly higher gain bandwidth performance than conventional designs, enabling higher power supply rejection performance at higher frequencies. PSRR is maintained across the full operating current range however quiescent current consumption is scaled to demand improved efficiency when current demand is low.

Renesas




Figure 16: Smart Mirror Voltage Regulator

### 7.6.1 Control

The LDOs can be enabled by writing directly to a control bit (LDO<x>\_EN), controlling it via a GPI, see Section 7.3.1.1, or assigning it to a power sequencer step, see Section 7.9.3. Each LDO features two voltage control registers (VLDO<x>\_A/VLDO<x>\_B) that allow two output voltage preconfigurations. The active setting can then be selected either with a control bit (VLDO<x>\_SEL), via a GPI, see Section 7.3.1.1, or automatically based on the DA9061 power mode. The SLEEP mode of the LDOs can be linked to either the A or B setting (LDO<x>\_SL\_A/LDO<x>\_SL\_B). Therefore, the LDO will switch to SLEEP mode when the setting is active.

LDO1 differs from the other LDOs because it can be configured as an always-on regulator. This means that it is also enabled in RESET mode, see Section 7.8.2.

### 7.6.2 Current Limit

Each LDO provides over-current detection. The current limit is fixed for each LDO based on their current capability. If any of the LDOs' current limit is exceeded for longer than 10 ms, an event, E\_LDO\_LIM, is triggered. The status of the limit comparator can be observed from LDO<x>\_ILIM (reg. STATUS\_D). If an LDO's current limit is exceeded for longer than 200 ms, the LDO is automatically disabled. This shutdown feature can be disabled by clearing the LDO\_SD control. Once disabled due to an over-current, the LDO must be re-enabled by one of the sources described in Section 7.6.1.

### 7.6.3 Output Pull-Down

When over-voltage (1.06 \* VLDO<x>) occurs, the voltage regulators enable an internal load to discharge the output back to its configured voltage. This feature can be disabled in LDO<x>\_PD\_DIS.

## 7.7 Switching Regulators

DA9061 includes four step-down switching regulators operating at 3 MHz. All switching regulators employ a synchronous topology with an internal NFET, thus eliminating the need for an external Schottky diode. The output voltage can be set in 10 mV steps (20 mV steps for Buck2) and the regulation accuracy is  $\pm$ 3% over the whole operating temperature range. Static line and load regulation are also considered in this accuracy.

The switching frequency (3 MHz) is high enough to warrant the use of a small 1.0  $\mu$ H inductor. The programming of the converter current limit depends on the coil parameters, as illustrated in Table 24.

#### Table 24: Buck Current Limit

Min. ISAT (mA)	Frequency (MHz)	Buck Current Limit (mA)
1750	3	1500
1460	3	1200
1180	3	950
940	3	750

### 7.7.1 Control

The buck can be enabled manually by writing directly to a control register, with an external signal connected to GPI, see Section 7.3.1.1, or by assigning it to a power sequencer step, see Section 7.9.3. Each buck converter features two voltage control registers

(VBUCK<x>\_A/VBUCK<x>\_B) which can be programmed with two different voltages. The active setting can then be selected via a control bit (VBUCK<x>\_SEL), via a GPI, see Section 7.3.1.1, or automatically based on the power mode of DA9061.

### 7.7.2 Output Voltage Slewing

To limit in-rush current from the input supply, the buck converters can achieve a new output voltage with controlled ramping. Ramping is achieved by stepping through all the VBUCK values between the old and new settings, at a rate defined by SLEW\_RATE. The actual output slew rate, in mV/µs, for a particular buck converter is then defined by the minimum voltage step of that buck and the common step time programmed in SLEW\_RATE. During PFM mode, the negative slew rate is load dependent and might be lower than the one mentioned above. An event E\_DVC\_RDY is triggered when all buck converters have reached their target voltage.

### 7.7.3 Soft-Start

The buck converter supports two options for starting up. The normal start-up option ramps up the power rail as fast as possible, typically within 1 ms. This implies a high in-rush current. The slow start-up is selected by setting BUCK\_SLOWSTART, which increases the start-up time and limits the input current.

### 7.7.4 Active Discharge

When switching off a buck converter the output rail can be actively discharged. This feature is enabled by setting BUCK\_ACTV\_DISCHRG. The discharge is implemented by ramping down the output voltage using DVC.

### 7.7.5 Peak Current Limit

All buck converters feature a programmable current limit (BUCK<x>\_ILIM). The current limit protects the inductor and the pass devices from excessive current. If the current limit is exceeded, the buck continues to run normally but the duty cycle is limited.



### 7.7.6 Operating Mode

The operating mode of each converter can be set via the buck control (BUCK<x>\_MODE) to synchronous (PWM), sleep (PFM), or auto. In auto mode the buck converter switches between PWM and PFM depending on the load current. The current consumption during PWM operation is 10 mA and drops to <1  $\mu$ A in shutdown.

#### Note

It is not recommended that the Auto mode transition feature is used under certain operating conditions. Customers wishing to use the Auto mode transition feature should first check with their Dialog FAE.


In addition, the buck mode can be controlled with the A and B setting. If BUCK<x>\_SL\_B is set, the buck is forced to SLEEP mode when the B setting is active. Similarly, if BUCK<x>\_SL\_A is set, the buck is forced to SLEEP mode when the A setting is active.

### 7.7.7 Half-Current Mode

Buck1 can operate in half-current mode where the quiescent current is reduced by disabling half of the pass devices. As the name implies, enabling this option halves the output current, and therefore, this feature is valuable in applications where quiescent current is critical and full current is not needed. This feature is controlled with BUCK1\_FCM. If the bit is asserted (BUCK1\_FCM = 1), the buck is in full-current mode and the full current is available. If the bit is de-asserted, the buck is in half-current mode. Operating the buck in full-current mode requires twice as much output capacitance (2 x 47  $\mu$ F) as the half-current mode (2 x 22  $\mu$ F).



## 7.8 Power Modes





### 7.8.1 NO-POWER Mode

The NO-POWER mode is initial state when powering up the DA9061 for the first time. When the system supply rises above a threshold, DA9061 enters RESET mode.



### 7.8.2 RESET Mode

In RESET mode, the internal supplies, and LDO1 (if configured as an always-on supply) are enabled. All other DA9061 supplies are disabled.

DA9061 is in RESET mode whenever a complete application shutdown is required. RESET mode can be triggered by the user, a host processor, or an internal event.

RESET mode can be triggered by the user:

- from a long press of nONKEY (interruptible by host) defined by control SHUT\_DELAY
- by pressing a reset switch that is connected to port nRESETREQ (non-interruptible)

RESET mode can be forced from the host processor (non-interruptible):

- by asserting nRESETREQ (falling edge)
- by writing to control SHUTDOWN

DA9061 error conditions that force RESET mode (non-interruptible) are:

- no WATCHDOG write (WDKICK signal assertion) from the host inside the watchdog time window (if watchdog was enabled)
- an under-voltage detected on VSYS (Vsys < VDD\_FAULT\_LOWER)
- an internal junction over-temperature

With the INT\_SD\_MODE, HOST\_SD\_MODE and KEY\_SD\_MODE controls, the shutdown sequences from internal fault, host or user triggered, are individually configured to either implement the reverse timing of the power-up sequence or transfer immediately to the RESET mode by skipping any delay from sequencer or dummy slot timers. For the host to determine the reason for the reset a FAULT\_LOG register stores the root cause (either KEY\_RESET or NRESETREQ). The host processor resets this register by writing asserted bits with 1.

KEY\_SD\_MODE = 1 triggers a complete power on reset (POR) (instead of entering RESET mode) after the related keys are pressed extendedly.

If an OTP read is aborted, DA9061 enters RESET mode without an asserted bit inside register FAULT\_LOG.

A shutdown sequence to RESET mode will start with the assertion of the nRESET port. After the sequencer completes the power down sequence (sequencer position 0), DA9061 continues to RESET mode with only the following active circuits: LDOCORE (at reduced output voltage 2.2 V), control interfaces and GPIOs, BCD counter, band-gap and over-temperature/VSYS comparators. All regulators, except for LDO1, are automatically disabled to avoid battery drainage. As described in Section 7.1.3, nRESET is always asserted at the beginning of a shutdown sequence to RESET mode, and remains asserted when DA9061 is in RESET mode.

When entering RESET mode, all user and system events are cleared. The DA9061's register configuration will be re-loaded from OTP when leaving the RESET mode (with the exception of control AUTO\_BOOT in case of a VDD\_START fault).

FAULT\_LOG, GP\_ID\_10 to GP\_ID\_19 and other non-OTP loaded registers will not be changed when leaving the RESET mode.

Some reset conditions such as writing a 1 to control SHUTDOWN, a watchdog error, or a junction over-temperature will be automatically cleared. Other reset triggers such as asserting nRESETREQ, need to be released to proceed from RESET to POWERDOWN mode. If the application requires regulators to discharge completely before a power-up sequence, a minimum duration of the RESET mode can be selected via RESET\_DURATION.

The RESET\_DURATION only applies when a PMIC is powered down through the RESET state, such as a result of a SHUTDOWN command, nRESETREQ, or VSYS under-voltage fault. The RESET\_DURATION does not apply to a PMIC cold-boot.

If the reset was initiated by a long nONKEY press, initially only KEY\_RESET is set and the nIRQ port will be asserted. KEY\_RESET signals the host that a shutdown sequence is started. If the host does not then clear KEY\_RESET within 1 s by writing a 1 to the related bit in register FAULT\_LOG, the



shutdown sequence will complete. When the reset condition has disappeared, DA9061 requires a supply ( $V_{SYS} > V_{DD_FAULT\_UPPER}$ ) that provides enough power to start-up from the POWERDOWN mode.

### 7.8.3 **POWERDOWN Mode**

The POWERDOWN mode is a low-power state where most of the regulators are disabled. The transition from active to POWERDOWN mode (and vice versa) is handled by the programmable sequencer. Entry to POWERDOWN mode from ACTIVE mode is triggered by the de-assertion of SYSTEM\_EN (either via SYS\_EN or register access) or by a short press of nONKEY. The POWERDOWN mode is also passed during start-up and shutdown to RESET mode sequences.

In POWERDOWN mode the internal supplies are enabled, and the control interface and GPIOs are operational.

The power state machine features a retry counter that limits the number of transitions from POWERDOWN to ACTIVE under certain conditions. A watchdog timeout triggers POWERDOWN mode entry, but it does not necessarily clear the conditions that trigger a transition back to the ACTIVE mode. This could cause an endless loop between the ACTIVE and POWERDOWN modes. Therefore, after each watchdog timeout the retry counter is decremented, and after the retry counter reaches zero, DA9061 blocks all wakeup events and stays in POWERDOWN mode. This freeze function can be regarded as a substate of the POWERDOWN mode that is undetectable from outside the DA9061.

Table 25 describes the state transitions with a level-sensitive wakeup and the freeze function.

Current state	LS GPI	SYS_EN	PWR_EN	Freeze Note 1	Next state
POWERDOWN	х	х	х	1	POWERDOWN
POWERDOWN	0	0	х	0	POWERDOWN
POWERDOWN	х	1	0	0	SYSTEM
POWERDOWN	х	1	1	0	ACTIVE
POWERDOWN	1	х	0	0	SYSTEM
POWERDOWN	1	х	1	0	ACTIVE
SYSTEM	0	0	х	х	POWERDOWN
SYSTEM	х	1	0	х	SYSTEM
SYSTEM	х	1	1	x	ACTIVE
SYSTEM	1	х	0	х	SYSTEM
SYSTEM	1	х	1	х	ACTIVE
ACTIVE	0	0	х	х	POWERDOWN
ACTIVE	х	1	0	х	SYSTEM
ACTIVE	х	1	1	x	ACTIVE
ACTIVE	1	х	0	x	SYSTEM
ACTIVE	1	x	1	x	ACTIVE

 Table 25: State Transitions with a Level-Sensitive (LS) GPI

**Note 1** In this table, Freeze represents the result of the comparison retry count = 0.

The following events will reset the retry counter and release the state machine from the freeze state:

- De-assertion of all blocked level-sensitive wakeup conditions
- Entry to the RESET mode (over-temperature error, nRESETREQ or long press of nONKEY)



### PMIC for Applications Requiring up to 6 A

The freeze operation is illustrated in Figure 18. Once the freeze state is cleared, DA9061 continues operating normally. The freeze function can be enabled in the FREEZE\_EN register and the number of retries triggering the freeze can be configured in NFREEZE.




Figure 18: Freeze Function

#### 7.8.4 Power-Up, Power-Down, and Shutdown Sequences

The power-up, power-down, and shutdown sequences, see Figure 17, are handled by the power supply sequencer, see Section 7.9. All power-up sequences are identical, and the power-down sequences mirror the power-up sequences.

The shutdown sequences are also identical to the power-down sequence, but after reaching POWERDOWN mode, the state machine automatically proceeds to RESET mode. The shutdown sequences caused by an internal error or nRESETREQ can be sped up from the INT\_SD\_MODE and HOST\_SD\_MODE controls: see Section 7.8.2.

### 7.8.5 ACTIVE Mode

In the ACTIVE mode, all supplies and functions are active. The transition from POWERDOWN to ACTIVE mode is handled by the programmable sequencer. DA9061 enters ACTIVE mode after the sequence has completed and the watchdog is enabled (if configured to use watchdog).

Status information can be read from the host processor via the 2-wire interface and DA9061 can flag interrupt requests to the host via a dedicated interrupt port (nIRQ).

## 7.9 Power Supply Sequencer

DA9061 features a programmable Power Supply Sequencer that handles the system power-up, power-down, and shutdown sequences. The sequencer has a step-up counter, a timer that controls the step period, and a set of comparators that trigger power-on/off events at specific steps of the counter. The structure of the sequencer is depicted in Figure 19.

The sequencer is composed of 16 steps, and the step time can be programmed between 32 µs and 8.192 ms. The sequencer will step until it reaches a programmable maximum value (MAX\_COUNT), whereupon an interrupt is issued. At each step, the sequencer will enable all the functions that are pointing to that particular step.

The power-up and -down sequences cannot be configured separately. When DA9061 is powering down, the sequencer will execute whatever was configured for the power-up sequence but in reverse order. Supplies can also be configured to stay on in POWERDOWN mode. In this case, the sequencer does not disable the regulator but switches to its B-configuration, see Section 7.5.

If any pointer is programmed to a step higher than MAX\_COUNT, the function is no longer controlled by the sequencer. Only the regulator control pointers (LDO<x>\_STEP, BUCK<x>\_STEP) are allowed to point to step 0. Setting any other pointer to step 0, effectively disables that function.




Figure 19: Structure of the Power Supply Sequencer

#### NOTE

STANDBY mode can only be reached on power-down, not power-up.

### 7.9.1 **Programmable Slot Delays**

The delay between the slots of a sequence is controlled via the programmable value of SEQ\_TIME in register SEQ\_TIMER. This has a default delay of 128 µs per slot (min. 32 µs, max. 8 ms). The delay time between individual supplies can be extended by leaving a consecutive slot(s) with no IDs pointing to it: these are dummy slots. The dummy slots have an independent delay configured by SEQ\_DUMMY. These delay times, in register SEQ\_TIMER, are (re-)loaded from OTP every time domain SYSTEM begins to power-up. These slot delays also apply to Slot 0.

### 7.9.2 Sub-Sequences

As illustrated in Figure 19, the sequencer is partitioned into three sub-sequences. These three subsequences can be used to define three power modes for the target application and to move between them in a controlled sequence as a response to control signals or register writes.

The first sub-sequence starts from step 0 and ends at a step defined by the SYSTEM\_END pointer. After the power-up is triggered, DA9061 performs a partial OTP read (OTP\_RD2) if OTPREAD\_EN is set. It then waits for control SYSTEM\_EN to trigger the first sub-sequence. If SYSTEM\_EN is already set in the OTP the first sub-sequence starts automatically after the power-up trigger. Alternatively, SYSTEM\_EN can be asserted through the SYS\_EN input. When the sequencer reaches the SYSTEM\_END step the first sub-sequence is completed and the sequencer starts waiting for control POWER\_EN to trigger the second sub-sequence. If POWER\_EN is already set in the OTP, the sequencer does not stop after the first sub-sequence. Alternatively, POWER\_EN can be asserted through the PWR\_EN input or via a register access.

The second sub-sequence starts from the step following SYSTEM\_END and stops at a step defined by the POWER\_END pointer. When the sequencer reaches the POWER\_END step (and the watchdog is active), DA9061 enters ACTIVE mode. The final sub-sequence is triggered by asserting POWER1\_EN via a register write. The third sub-sequence starts from the step following POWER\_END and stops at a step defined by the MAX\_COUNT pointer. If MAX\_COUNT points to an earlier step than SYSTEM\_END or POWER\_END the remaining steps of the sequencer are disabled.

The power-down sequences are executed in reverse order to the power-up sequences. If the powerdown sequence is triggered from the ACTIVE mode by de-asserting POWER\_EN, the sequencer stops after reversing to the SYSTEM\_END step. However, if the power-down sequence is triggered by de-asserting SYSTEM\_EN, the sequencer does not stop and reverses back to step 0. Furthermore, if the power-down sequence is triggered by a watchdog timeout, the sequencer reverses to step 0 immediately.

A partial power-down can be achieved by setting control STANDBY. This makes the sequencer stop at the step pointed to by the PART\_DOWN pointer. The next power-up will then start from the PART\_DOWN step, instead of step 0. The PART\_DOWN pointer has to point to a step smaller than the SYSTEM\_END pointer.

### 7.9.3 Regulator Control

Each of DA9061's buck converters and LDOs can be assigned to any of the sequencer steps. In general, when the sequencer reaches a step to which a regulator is assigned, that regulator is enabled by the sequencer. Likewise, when the sequencer reaches the same step on the way down, the regulator is disabled. Multiple supplies can point to the same counter step, however, enabling multiple regulators in the same slot can lead to increased in-rush currents.

In the simplest scheme, the sequencer enables regulators during a power-up, and disables them during a power-down. This functionality is achieved by setting BUCK<x>\_AUTO/LDO<x>\_AUTO and clearing BUCK<x>\_CONF/LDO<x>\_CONF. Alternatively, the sequencer can be configured to keep the regulator enabled, but switch between the A and B settings in ACTIVE and POWERDOWN modes. The functionality of the BUCK<x>\_AUTO/LDO<x>\_AUTO and BUCK<x>\_CONF/LDO<x>\_CONF controls is summarized in Table 26.

Del			
Dat	as	nee	эт.



### PMIC for Applications Requiring up to 6 A

#### Table 26: Regulator Control Functionality of the Power Supply Sequencer

Power-	Power-Up (Sequencer Direction Up)									
		POWER Mode (B		ACTIVE Mode (After)						
AUTO	CONF	EN	SEL	EN SEL		Sequencer Functionality				
0	0	x	x	0	0	The regulator is disabled at the step pointed to by BUCK <x>_STEP/LDO<x>_STEP and the A-setting (VBUCK<x>_A/VLDO<x>_A) is activated.</x></x></x></x>				
х	1	х	х	1	0	The regulator is enabled at the step pointed to by				
1	х	х	х	1	0	BUCK <x>_STEP/LDO<x>_STEP and the A-setting (VBUCK<x>_A/VLDO<x>_A) is activated.</x></x></x></x>				
Power-	Down (Se	equencer	Direction	Down)						
		ACTIVE (Before)		POWEI Mode (	RDOWN After)					
AUTO	CONF	EN	SEL	EN	SEL					
x	0	x	x	0	0	The regulator is disabled at the step pointed to by BUCK <x>_STEP/LDO<x>_STEP and the A-setting (VBUCK<x>_A/VLDO<x>_A) is activated.</x></x></x></x>				
x	1	x	x	1 1		The regulator stays enabled but it is switched to the B-setting (VBUCK <x>_B/VLDO<x>_B).</x></x>				

Step 0 of the sequencer has a special meaning. If control DEF\_SUPPLY is set, the sequencer treats all regulators pointing to step 0 as default supplies. This means that the regulators are enabled automatically when entering the POWERDOWN mode. Regulators assigned to other steps are only enabled after a wakeup condition occurs. Apart from this, step 0 acts the same as steps 1 to 15. If control DEF\_SUPPLY = 0, step 0 of the sequencer does not have any affect.

As mentioned in Section 7.6.1, LDO1 can be programmed as an always-on supply. This is achieved by setting controls DEF\_SUPPLY, LDO1\_CONF, and LDO1\_EN in the OTP. In normal operation, when the sequencer moves between ACTIVE and POWERDOWN modes, LDO1 behaves as presented in Table 26. However, if DA9061 moves to the RESET mode, this configuration keeps LDO1 enabled. This is not the case for any other regulator.

### 7.9.4 GPO Control

Any GPO can be asserted or de-asserted in a sequencer step (GP\_RISE<x>\_STEP, GP\_FALL<x>\_STEP). The GPO control is summarized in Table 27. If a GPO is controlled by the sequencer, it is driven to its inactive state when DA9061 is in RESET mode. The GPIO control only works in sequencer steps greater than zero.

Table 27: GPO C	Control Function	onality of the I	Power Suppl	y Sequencer

GPIO <x>_MODE</x>	GPO State After Reset	Sequencer Direction	Previous GPO state	GPO Transition at GP_RISE <x></x>	GPO Transition at GP_FALL <x></x>
0 (active low)	High	Up	High	High to low	-
			Low	-	Low to high
		Down	High	-	High to low
			Low	Low to high	-
1 (active high)	Low	Up	High	-	High to low
			Low	Low to high	-
		Down	High	High to low	-
			Low	-	Low to high

#### Datasheet

Revision 3.8



### 7.9.5 Wait Step

One of the sequencer steps (any step greater than zero) can be configured as a wait step, in which the sequencer stays until an event is detected in the GPI3 input, see Section 7.3.1.2.

#### NOTE

The E\_GPI3 event has to be cleared after the power-up sequence completes. Otherwise, the wait step in the next power-up sequence will be ineffective.

The wait step features an optional 500 ms timeout, which can be used when the wait event never occurs. If the timeout occurs, the steps following the wait step are not executed and a shutdown sequence to RESET mode is triggered. The shutdown reason is signalled with the WAIT\_SHUT bit. Alternatively, the wait step can be used as a configurable delay in the sequence (WAIT\_MODE, WAIT\_TIME).

### 7.9.6 **Power-Down Disable**

The PD\_DIS\_STEP pointer can be used to define a step in the power-up sequence above which a group of functions will be enabled. The functions concerned can be controlled in the PD\_DIS register. Similarly, in the power-down sequence, the same groups of functions will be disabled when the sequencer proceeds below the PD\_DIS\_STEP.

### 7.10 Junction Temperature Supervision

To protect DA9061 from damage due to excessive power dissipation, the junction temperature is continuously monitored. The monitoring is split into three thresholds T<sub>WARN</sub> (125 °C), T<sub>CRIT</sub> (140 °C), and T<sub>POR</sub> (150 °C).

If the junction temperature rises above the first threshold ( $T_{WARN}$ ), the event E\_TEMP (in register EVENT\_B) is asserted. If the event is not masked, this will issue an interrupt. This first level of temperature supervision is intended for non-invasive temperature control, where the necessary measures for cooling the system down are left to the host software.

If the junction temperature increases even further and crosses the second threshold ( $T_{CRIT}$ ) the temperature error flag TEMP\_CRIT (in register FAULT\_LOG) is issued and a shutdown sequence to RESET mode is triggered, see Section 7.8.2. The nRESET output is asserted at the beginning of the shutdown sequence. Therefore, the second level of the temperature supervision does not rely on the host software to take counter-measures. The fault flag can be evaluated by the application after the next power up.

There is also a third temperature threshold ( $T_{POR}$ ) which causes DA9061 to enter RESET mode without any sequencing and stop all functions. This prevents possible permanent damage due to fast temperature increases.

### 7.11 System Supply Voltage Supervision

Two comparators supervise the system supply VSYS. One is monitoring the under-voltage level  $(V_{DD_FAULT_LOWER})$  and the other is indicating a good system supply  $(V_{DD_FAULT_UPPER})$ . The  $V_{DD_FAULT_LOWER}$  threshold is OTP configurable and can be set via the VDD\_FAULT\_ADJ control from 2.5 V to 3.25 V in 50 mV steps. The  $V_{DD_FAULT_UPPER}$  threshold is also OTP configurable and can be set via the VDD\_HYST\_ADJ control from 100 mV to 450 mV higher than the  $V_{DD_FAULT_LOWER}$  threshold.

V<sub>SYS</sub> dropping below the V<sub>DD\_FAULT\_UPPER</sub> threshold asserts the event E\_VDD\_WARN (in register EVENT\_B). If the event is not masked, this will issue an interrupt, which can be used by the host processor as an indication to decrease its activity.

If V<sub>SYS</sub> drops below V<sub>DD\_FAULT\_LOWER</sub> for more than 100 ms, the supply error flag VDD\_FAULT (in register FAULT\_LOG) is asserted and a shutdown sequence to RESET mode is triggered, see Section 7.8.2. The nRESET output is asserted at the beginning of the shutdown sequence. The status can also be reported using a dedicated nVDD\_FAULT signal, see Section 7.3.2.1.

## 7.12 Internal Oscillator

An internal oscillator provides a nominal 6.0 MHz clock that is divided to 3.0 MHz for the buck converters. The frequency of the internal oscillator is adjusted during the initial start-up sequence of DA9061 to within 5 % of the nominal 6.0 MHz.

Some applications require that the software is able to modify the oscillator frequency at runtime, for example to avoid interference effects caused by harmonics of the buck converter operating frequency. This can be achieved by writing a non-zero value to control OSC\_FRQ. This control is a signed 4-bit value where each step changes the frequency by about 1.33 %, which gives a range from -10.65 % (-8) to +9.33 % (+7).

The tolerance of this frequency will affect most absolute timer values and PWM repetition rates.

## 7.13 Watchdog

The watchdog provides system monitoring functionality. A watchdog timeout triggers shutdown to POWERDOWN mode, signalled in register FAULT\_LOG. The watchdog can also be configured to control a secondary reset output in addition to nRESET. This requires that one of the GPIOs is configured as a GPO, controlled by the sequencer. The assertion/de-assertion is used as a reset, and the GPIO is configured as a sequencer controlled GPO. This way, after the watchdog triggers the power-down, the reset output is asserted by the sequencer during the power-down sequence.

Once enabled, the watchdog cannot be stopped and it runs in ACTIVE mode (this feature can be bypassed with an OTP configuration). The source clock of the watchdog is the internally generated slow frequency clock.

After a cold boot, the watchdog is activated when entering ACTIVE mode. This first watchdog kick is required for DA9061 to move to the ACTIVE mode after a cold boot, as illustrated in Figure 17. After the watchdog is activated, the host must kick the watchdog periodically within the watchdog period programmed with the TWDSCALE control. An interrupt can be generated to warn the host processor of the watchdog timeout. The time for the warning interrupt is half of the watchdog period.

The kick can be done by a register write to control WATCHDOG (reg. CONTROL\_F) or with the GPIO0 pin configured as a WDKICK input. With control WDG\_MODE = 1, the behavior of the WDKICK input is modified so that either a pulse or a permanently asserted input prevents a watchdog timeout. In this mode the parameter tWDMIN is not applicable.

If the host processor fails to feed the watchdog, DA9061 asserts a fault bit and enters POWERDOWN mode. The watchdog timeout can also be configured to assert a reset output. This requires that one of the GPIOs is configured as a reset output and assigned to a power sequencer step, see Section 7.9.

After each watchdog timeout a retry counter is decremented. If the retry counter reaches zero, DA9061 will stay in POWERDOWN mode, as described in Section 7.8.3. The number of allowed retries can be programmed in the NFREEZE control.

## 8 Register Map

## 8.1 Register Page Control

The device register map is larger than the address range directly addressable from the host interface. The page control register provides the higher address bits and control for using the paging mechanism. There are several copies of this register, one per host interface. These copies are mirrored to addresses 0x080, 0x100 and 0x180.

### 8.2 Overview

 Table 28 provides a summary of the registers. A description of each register is provided in Appendix

 A: Register Descriptions.

Table 28: Register Summary
----------------------------

Address	Name	7	6	5	4	3	2	1	0	
		<u>l.</u>	<u> `</u>	<u> `</u>	I*	*	<u> -</u>	<u> '</u>	<b>`</b>	
Page Control 0x000	PAGE_CON	REVERT	WRITE_MODE	PAGE						
	Control and Monito		WINTL_MODE	FAGE						
0x001	STATUS_A	Reserved					DVC_BUSY	Reserved	NONKEY	
0x002	STATUS B	Reserved			GPI4	GPI3	GPI2	GPI1	GPI0	
0x004	STATUS_D	Reserved			0	LDO4_ILIM	LDO3_ILIM	LDO2_ILIM	LDO1_ILIM	
0x005	FAULT_LOG	WAIT_SHUT	NRESETREQ	KEY_RESET	TEMP_CRIT	VDD_START	VDD FAULT	POR	TWD ERROR	
IRQ Events										
0x006	EVENT_A	Reserved	EVENTS_C	EVENTS_B	E_SEQ_RDY	E_WDG_WARN	Reserved	Reserved	E NONKEY	
0x007	EVENT_B	E_VDD_WARN	Reserved	E_DVC_RDY	Reserved	E_LDO_LIM	Reserved	E_TEMP	Reserved	
0x008	EVENT_C	Reserved			E_GPI4	E_GPI3	E_GPI2	E_GPI1	E_GPI0	
IRQ Masks	1					1		1		
0x00A	IRQ_MASK_A	Reserved			M_SEQ_RDY	M_WDG_WARN	Reserved	Reserved	M_NONKEY	
0x00B	IRQ_MASK_B	M_VDD_WARN	Reserved	M_DVC_RDY	Reserved	M_LDO_LIM	Reserved	M_TEMP	Reserved	
0x00C	IRQ_MASK_C	Reserved			M_GPI4	M_GPI3	M_GPI2	M_GPI1	M_GPI0	
System Control										
0x00E	CONTROL_A	Reserved	M_POWER1_EN	M_POWER_EN	M_SYSTEM_EN	STANDBY	POWER1_EN	POWER_EN	SYSTEM_EN	
0x00F	CONTROL_B	BUCK_SLOWST ART	NFREEZE		nONKEY_LOCK	NRES_MODE	FREEZE_EN	WATCHDOG_PD	Reserved	
0x010	CONTROL_C	DEF_SUPPLY	SLEW_RATE		OTPREAD_EN	AUTO_BOOT	DEBOUNCING			
0x011	CONTROL_D	Reserved					TWDSCALE			
0x012	CONTROL_E	V_LOCK	Reserved			Reserved	Reserved	Reserved	Reserved	
0x013	CONTROL_F	Reserved					WAKE_UP	SHUTDOWN	WATCHDOG	
0x014	PD_DIS	PMCONT_DIS	Reserved	BBAT_DIS	CLDR_PAUSE	Reserved	PMIF_DIS	Reserved	GPI_DIS	
GPIO Control										
0x015	GPIO_0_1	GPIO1_WEN	GPIO1_TYPE	GPIO1_PIN		GPIO0_WEN	GPIO0_TYPE	GPIO0_PIN		
0x016	GPIO_2_3	GPIO3_WEN	GPIO3_TYPE	GPIO3_PIN		GPIO2_WEN	GPIO2_TYPE	GPIO2_PIN		
0x017	GPIO_4	Reserved				GPIO4_WEN	GPIO4_TYPE	GPIO4_PIN		
0x01C	gpio_wkup_m ode	Reserved	GPIO4_WKUP_ MODE			GPIO3_WKUP_ MODE	GPIO2_WKUP_MO DE	GPIO1_WKUP_MO DE	gpio0_wkup_mo de	
0x01D	GPIO_MODE0_4	Reserved		GPIO4_MODE		GPIO3_MODE	GPIO2_MODE	GPIO1_MODE	GPIO0_MODE	
0x01E	GPIO_OUT0_2	GPIO2_OUT		GPIO1_OUT			GPIO0_OUT			
0x01F	GPIO_OUT3_4	Reserved			GPIO4_OUT		GPIO3_OUT			
Power Supply (	Control									
0x021	BUCK1_CONT	Reserved	VBUCK1_GPI		Reserved	BUCK1_CONF	BUCK1_GPI		BUCK1_EN	
0x022	BUCK3_CONT	Reserved	VBUCK3_GPI		Reserved	BUCK3_CONF	BUCK3_GPI BUCK3_EN		BUCK3_EN	

#### Datasheet

### **Revision 3.8**

### 11-Feb-2022



# PMIC for Applications Requiring up to 6 A

Address	Name	7	6	5	4	3	2	1	0
0x024	BUCK2_CONT	Reserved	VBUCK2_GPI		Reserved	BUCK2_CONF	BUCK2_GPI		BUCK2_EN
0x024	LDO1_CONT	LD01_CONF	VLDO1_GPI		Reserved	LDO1_PD_DIS	LDO1_GPI		LDO1_EN
0x027	LDO2_CONT	LD02_CONF	VLDO2_GPI		Reserved	LDO2_PD_DIS	LDO2_GPI		LDO2_EN
0x028	LD03_CONT	LD03_CONF	VLDO3_GPI		Reserved	LDO3_PD_DIS	LDO3_GPI		LDO3_EN
0x029	LDO4_CONT	LDO4_CONF	VLD04_GPI		Reserved				LDO4_EN
0x032	DVC_1	VLDO4_SEL	VLDO3_SEL	VLDO2_SEL	VLDO1_SEL	VBUCK2_SEL	VBUCK3_SEL	Reserved	VBUCK1_SEL
Power Sequence		VEDO4_DEE	VEDOJ_DEE	VEDOZ_OEE	VEDO1_GEE	VBOOK2_DEE	VDOONG_OEL	Reserved	VBOOKT_GEE
0x081	SEQ	NXT_SEQ_STAR	r			SEQ_POINTER			
0x082	SEQ_TIMER	SEQ_DUMMY	- -			SEQ_TIME			
0x083	ID_2_1	LDO2_STEP				LDO1_STEP			
0x084	ID_4_3	LDO4_STEP				LDO3_STEP			
0x088	ID_12_11	PD_DIS_STEP				Reserved			
0x089	ID_14_13	Reserved				BUCK1_STEP			
0x08A	ID_16_15	BUCK2_STEP				BUCK3_STEP			
0x08D						GP_RISE1_STEP			
0x08D	ID_22_21 ID_24_23	GP_FALL1_STEP GP_FALL2_STEP				GP_RISE1_STEP			
0x08F	ID_24_23	GP_FALL2_STEP				GP_RISE2_STEP			
0x090	ID_28_27	GP_FALL4_STEP				GP_RISE4_STEP			
0x090	ID_30_29	GP_FALL5_STEP				GP_RISE5_STEP			
0x091	ID_30_29	GF_FALL5_STEP				WAIT_STEP			
0x092	SEQ_A	POWER_END				SYSTEM_END			
0x096	SEQ_B	POWER_LIND				MAX_COUNT			
0x090	WAIT	WAIT_DIR		TIME_OUT	WAIT_MODE	WAIT_TIME			
0x099	RESET	RESET_EVENT		RESET_TIMER	WAIT_WODE				
Power Supply C		INEGET_EVENT		INEGET_TIMEN					
0x09A	BUCK_ILIM_A	Reserved				BUCK2_ILIM			
0x09B	BUCK_ILIM_B	Reserved				BUCK3_ILIM			
0x09C	BUCK_ILIM_C	Reserved				BUCK1_ILIM			
0x09E	BUCK1_CFG	BUCK1_MODE		BUCK1_PD_DIS	Reserved	DOORT_ILIM			Reserved
0x09F	BUCK3_CFG	BUCK3_MODE		BUCK3_PD_DIS	Reserved	Reserved	Reserved		10001700
0x0A0	BUCK2_CFG	BUCK2_MODE		BUCK2_PD_DIS	Reserved	10001100	110001100		
0x0A4	VBUCK1_A		VBUCK1_A	00012_10_010	110001100				
0x0A5	VBUCK3 A	BUCK3_SL_A	VBUCK3_A						
0x0A7	VBUCK2_A	BUCK2_SL_A	VBUCK2 A						
0x0A9	VLDO1_A	LDO1_SL_A	Reserved	VLDO1_A					
0x0A3	VLDO2_A	LDO1_6L_A	Reserved	VLDO1_A					
0x0AB	VLDO3_A	LDO3_SL_A	Reserved	VLDO3_A					
0x0AD	VLDO4_A	LDO3_SL_A	Reserved	VLDO4_A					
0x0B5	VEDO4_A VBUCK1_B	BUCK1_SL_B	VBUCK1_B						
0x0B5	VBUCK3_B	BUCK3_SL_B	VBUCK3_B						
0x0B8	VBUCK3_B	BUCK2_SL_B	VBUCK2 B						
0x0BA	VLDO1_B	LDO1_SL_B	Reserved	VLDO1_B					
0x0BB	VLDO2_B	LDO1_SL_B	Reserved	VLDO2_B					
0x0BC	VLDO3_B	LDO3_SL_B	Reserved	VLDO3_B					
0x0BD	VLDO3_B	LDO3_SL_B	Reserved	VLDO4_B					
	and Configuration		10001000						
0x105	INTERFACE	IF_BASE_ADDR				Reserved			
0x105	CONFIG_A	Reserved	PM_IF_HSM	PM_IF_FMP	PM_IF_V	IRQ_TYPE	PM_0_TYPE	Reserved	PM_I_V
0x100	CONFIG_A	Reserved	VDD_HYST_ADJ	wir	· ····	VDD_FAULT_AD		Received	· ····_i v
04101	001110_0	10301700	ADD_IIIOI_ADJ			VDD_I AULI_AU	,		



# PMIC for Applications Requiring up to 6 A

Address	Name	7	6	5	4	3	2	1	0
0x108	CONFIG_C	Reserved BUCK2_CLK_INV Reserved BUCK3_CLK_IN BUCK1_CLK_IN BUCK_AC		BUCK_ACTV_DISC HRG	Reserved				
0x109	CONFIG_D	Reserved		FORCE_RESET	Reserved		SYSTEM_EN_RD	NIRQ_MODE	GPI_V
0x10A	CONFIG_E	Reserved			BUCK2_AUTO	Reserved	BUCK3_AUTO	Reserved	BUCK1_AUTO
0x10C	CONFIG_G	Reserved				LDO4_AUTO	LDO3_AUTO	LDO2_AUTO	LDO1_AUTO
0x10D	CONFIG_H	Reserved	BUCK1_FCM	Reserved	Reserved	Reserved	Reserved		
0x10E	CONFIG_I	LDO_SD	INT_SD_MODE	HOST_SD_MOD E	KEY_SD_MODE	WATCHDOG_S D	nONKEY_SD	NONKEY_PIN	
0x10F	CONFIG_J	IF_RESET	TWOWIRE_TO	RESET_DURATIO	N	SHUT_DELAY		KEY_DELAY	
0x110	CONFIG_K	Reserved			GPIO4_PUPD	GPIO3_PUPD	GPIO2_PUPD	GPIO1_PUPD	GPIO0_PUPD
0x112	CONFIG_M	OSC_FRQ				WDG_MODE	Reserved	Reserved	Reserved
Customer Devi	ce Specific								
0x121	GP_ID_0	GP_0							
0x122	GP_ID_1	GP_1							
0x123	GP_ID_2	GP_2							
0x124	GP_ID_3	GP_3							
0x125	GP_ID_4	GP_4							
0x126	GP_ID_5	GP_5							
0x127	GP_ID_6	GP_6							
0x128	GP_ID_7	GP_7							
0x129	GP_ID_8	GP_8							
0x12A	GP_ID_9	GP_9							
0x12B	GP_ID_10	GP_10							
0x12C	GP_ID_11	GP_11							
0x12D	GP_ID_12	GP_12							
0x12E	GP_ID_13	GP_13							
0x12F	GP_ID_14	GP_14							
0x130	GP_ID_15	GP_15							
0x131	GP_ID_16	GP_16							
0x132	GP_ID_17	GP_17							
0x133	GP_ID_18	GP_18	3P_18						
0x134	GP_ID_19	GP_19							
0x181	DEVICE_ID	DEV_ID							
0x182	VARIANT_ID	MRC							
0x183	CUSTOMER_ID	CUST_ID	UST_D						
0x184	CONFIG_ID	CONFIG_REV							

## **9** Application Information

### 9.1 Component Selection

The following recommended components are examples selected from requirements of a typical application. The final component selection will be dependent on the specific application. The electrical characteristics (for example, supported voltage/current range) have to be cross-checked and component types may need to be adapted from the individual needs of the target circuitry.

### 9.1.1 Resistors

#### **Table 29: Recommended Resistors**

Pin	Value	Tol.	Size (mm)	Rating (mW)	Part
IREF	200 kΩ	±1%	1005	100	Panasonic ERJ2RKF2003x

### 9.1.2 Capacitors

Ceramic capacitors are used as bypass capacitors at all VDD and output rails. When selecting a capacitor, especially ones with high capacitance and small size, the DC bias characteristic has to be taken into account.

On the VSYS main supply rail, a minimum distributed capacitance of 40  $\mu$ F (actual capacitance after voltage and temperature derating) is required.

Buck input capacitors should be within 1.5 mm distance from the supply pin, and the output capacitor should be close to the inductor.

Pin	Value	Tol. (%)	Size (mm)	Height (mm)	Temp. Char.	Rating (V)	Part
VLDO1	1 µF	±10	1005	0.55	X5R	10	GRM155R61A105KE15
VLDOx	2.2 µF	±20	1005	0.55	X5R	10	GRM155R60J225ME95#
VBUCK2	2 x 22 µF	±20	2012	0.95	X5R	6.3	GRM219R60J226M***
IOUT ≤ 1.5 A		±20	1005	0.5	X5R	4.0	CL05A226MR5NZNC
VBUCK2	2 x 47 µF	±20	2012	0.95	X5R	4.0	GRM219R60G476M***
IOUT > 1.5 A		±20	1608	0.8	X5R	4.0	CL10A476MR8NZN
VBUCK3	2 x 22 µF	±20	1608	1	X5R	6.3	GRM188R60J226MEA0
		±20	1005	0.5	X5R	4.0	CL05A226MR5NZNC
VBUCK1	2 x 22 µF	±20	1608	1	X5R	6.3	GRM188R60J226MEA0
(half-current mode)		±20	1005	0.5	X5R	4.0	CL05A226MR5NZNC
VBUCK1	2 x 47 µF	±20	2012	0.95	X5R	4.0	GRM219R60G476M***61
(full-current mode)		±20	1608	0.8	X5R	4.0	CL10A476MR8NZN
VSYS	1 x 1 µF	±10	1005	0.5	X5R	10	GRM155R61A105KE15D
VDD_BUCKx	2 x 22 µF	±20	2012	1.25	X5R	10	LMK212BJ226MG-T
	4 x 10 µF	±20	1005	0.5	X5R	10	GRM155R61A106ME21
VDD_LDO2	1 x 1 µF	±10	1005	0.5	X5R	10	GRM155R61A105KE15D
VDD_LDO34	1 x 1 µF	±10	1005	0.5	X5R	10	GRM155R61A105KE15D
VDDCORE	2.2 µF	±20	1005	0.55	X5R	6.3	GRM155R60J225ME95#

#### Table 30: Recommended Capacitors

Datasheet

**Revision 3.8** 



Pin	Value	Tol. (%)	Size (mm)	Height (mm)	Temp. Char.	Rating (V)	Part
VREF	220 nF	±15%	1005	0.5	X5R	16	GRM155R71C224KA12

### 9.1.3 Inductors

Inductors should be selected based upon the following parameters:

- I<sub>SAT</sub> specifies the current causing a reduction in the inductance by a specific amount, typically 30 %
- IRMS specifies the current causing a temperature rise of a specific amount
- DC resistance (DCR) is critical for converter efficiency and should be therefore minimized.
- ESR at the buck switching frequency is critical to converter efficiency in PFM mode and should be therefore minimized.

Inductance is given in Table 31.

#### **Table 31: Recommended Inductors**

Buck	Value	I <sub>SAT</sub> (A)	I <sub>RMS</sub> (A)	DCR (Typ. mΩ )	Size (W×L×H mm)	Part
Buck1 (half-current	1 µH	2.7	2.3	55	2.0×1.6×1.0	Toko 1285AS-H-1R0M
mode), Buck2, Buck3		2.65	2.45	60	2.0×1.6×1.0	Tayo Yuden MAKK2016T1R0M
		2.9	2.2	60	2.0×1.6×1.0	TDK TFM201610A-1R0M
Buck1	1 µH	3.4	3	60	2.5×2.0×1.0	Toko1269AS-H-1R0M
(full-current mode)		3.6	3.1	45	2.5×2.0×1.2	Tayo Yuden MAMK2520T1R0M
		3.8	3.5	45	2.5×2.0×1.2	Toko 1239AS-H-1R0M
		3.9	3.1	48	3.2×2.5×1.0	Toko1276AS-H-1R0M
		4.7	4.1	35	2.5×2.0×1.2	TDK TFM252012ALMA1R0MT AA
		3.35	2.5	52	3.0×3.0×1.2	Cyntec PST031B-1R0MS
		4.9	7.9	18.5	3.5x3.5x1.5	Coilcraft XGL3515-102ME
		8.8	12	8.2	4.0×4.0×2.1	Coilcraft XGL4020-102ME



## 9.2 PCB Layout




Figure 20: PCB Layout for DA9061

### 9.2.1 General Recommendations

Appropriate trace width and quantity of vias should be used for all power supply paths.

Too high trace resistances can prevent the system from achieving the best performance, for example, the efficiency and the current ratings of switching converters might be degraded. Furthermore, the PCB may be exposed to thermal hot spots, which can lead to critical overheating due to the positive temperature coefficient of copper.

Special care must be taken with the DA9061 pad connections. The traces connecting the pads should of the same width as the pads and they should become wider as soon as possible.

It is recommended to create a separate quiet ground to which the VREF capacitor, IREF resistor, and the crystal capacitors are connected. The PCB layout should ensure these component grounds are kept quiet, that is, they should be separated from the main ground return path for the noisy power

#### Datasheet

**Revision 3.8** 





ground. The quiet ground can then be connected to the main ground at the paddle, as shown in Figure 20.

All traces carrying high discontinuous currents should be kept as short as possible.

Noise sensitive analog signals, such as feedback lines or crystal connections, should be kept away from traces carrying pulsed analog or digital signals. This can be achieved by separation or shielding with quiet signals or ground traces.

### 9.2.2 LDOs and Switched Mode Supplies

The placement of the distributed capacitors on the VSYS rail must ensure that all VDD inputs and VSYS are connected to a bypass capacitor close to the pad. It is recommended placing at least two 1  $\mu$ F capacitors close to the VDD\_LDOx pads and at least one 10  $\mu$ F close to the VDD\_BUCKx pads.

Using a local power plane underneath the device for VSYS might be considered.

Transient current loops in the area of the switching converters should be minimized.

The common references (IREF, VREF) should be placed close to the device and cross-coupling to any noisy digital or analog trace must be avoided.

Output capacitors of the LDOs can be placed close to the input pins of the supplied devices (remote from the DA9061).

Care must be taken with trace routing to ensure that no current is carried on feedback lines of the buck output voltages (VBUCK<x>).

The inductor placement is less critical since parasitic inductances have negligible effect.

### 9.2.3 Optimizing Thermal Performance

DA9061 features a ground paddle which should be connected with as many vias as possible to the PCB's main ground plane in order to achieve good thermal performance.

Solder mask openings for the landing pads must be arranged to prohibit solder flowing into vias.



## **10 Ordering Information**

The ordering number consists of the part number followed by a suffix indicating the packing method. The "xx" represents a placeholder for the specific OTP variant. For details and availability, please consult Dialog's website or your local sales representative.

#### Table 32: Ordering Information

Part Number	Package (mm)	Package Description	MOQ
Consumer / Industri			
DA9061-xxAM1	QFN40, 6 mm x 6 mm	Tray, 490 pcs	14 Trays - 6860
DA9061-xxAM2, Note 1	QFN40, 6 mm x 6 mm	T&R, 4000 pcs	
DA9061-xxAMC	QFN40, 6 mm x 6 mm	T&R, 1100 pcs	6 Reels, - 6600

Note 1 Large reel sizes are no longer supported, contact sales for further information

## **11 Package Marking**

Package Marking										
A1 Corner >				Μ	larking	Conte	ent			Format
1st	•									Orientation
2nd			)			a	0	9		Logo
3rd		D	Α	9	0	6	1		e3	Part No.
4th		X	X	V	V		Α	Т		OTP/Silicon Version/Option
5th		у	у	W	W	Ζ	Ζ	Ζ	Ζ	Date Code
			X				- -			
Date Code Fo										
xx identifies th										
-A and -AT op	otional	ly inc	dicate	the Au	utomot	ive an	d Auto	motive	e high	temp test options.

# **Appendix A Register Descriptions**

This appendix describes the registers summarized in Section 8. In the following tables, if the description does not explicitly list behaviors for 0 and 1, then the description applies to 1 only.

## A.1 PAGE 0

### A.1.1 Page Control

### Table 33: PAGE\_CON (0x000)

Field	Bit	Туре	Description
REVERT	7:7	R/W	<ul><li>0: PAGE switches the register page until rewritten.</li><li>1: PAGE reverts to 0 after one access.</li></ul>
WRITE_MODE	6:6	R/W	<ul><li>2-wire sequential write style.</li><li>0: Write data to consecutive addresses</li><li>1: Write data to random addresses using address/data pairs</li></ul>
Reserved	5:2	R/W	Reserved
PAGE	1:0	R/W	The top 2 bits of the register address. 00: Selects register space 0x00 to 0x7F 01: Selects register space 0x80 to 0xFF 10: Selects register space 0x100 to 0x17F 11: Selects register space 0x180 to 0x1FF

The device register map is larger than the address range directly addressable from the host interface. The page control register provides the higher address bits and control for using the paging mechanism. There are several copies of this register which are mirrored to addresses 0x080, 0x100 and 0x180.

### A.1.2 Power Manager Control and Monitoring

Table 34: STATUS	_A (0x001)
------------------	------------

Field	Bit	Туре	Description
Reserved	7:3	R	Reserved
DVC_BUSY	2:2	R	One or more DVC capable supplies are ramping
Reserved	1:1	R	Reserved
NONKEY	0:0	R	

#### Table 35: STATUS\_B (0x002)

Field	Bit	Туре	Description
Reserved	7:5	R	Reserved
GPI4	4:4	R	GPI4 level
GPI3	3:3	R	GPI3 level
GPI2	2:2	R	GPI2 level
GPI1	1:1	R	GPI1 level
GPI0	0:0	R	GPI0 level



# PMIC for Applications Requiring up to 6 A

### Table 36: STATUS\_D (0x004)

Field	Bit	Туре	Description	
Reserved	7:4	R	Reserved	
LDO4_ILIM	3:3	R	LDO4 over-current indicator	
LDO3_ILIM	2:2	R	LDO3 over-current indicator	
LDO2_ILIM	1:1	R	LDO2 over-current indicator	
LDO1_ILIM	0:0	R	LDO1 over-current indicator	

### Table 37: FAULT\_LOG (0x005)

Field	Bit	Туре	Description
WAIT_SHUT	7:7	R Note 1	Power-down due to sequencer WAIT_STEP timeout, see Section 7.9.5.
NRESETREQ	6:6	R Note 1	Power-down due to nRESETREQ pin or control SHUTDOWN.
KEY_RESET	5:5	R Note 1	Power-down due to nONKEY.
TEMP_CRIT	4:4	R Note 1	Junction over-temperature
VDD_START	3:3	R Note 1	Power-down due to VSYS under-voltage before or within 16 s after release of nRESET.
VDD_FAULT	2:2	R Note 1	Power-down due to VSYS under-voltage (V <sub>SYS</sub> < V <sub>DD_FAULT_LOWER</sub> )
POR	1:1	R Note 1	DA9061 starts up from NO-POWER.
TWD_ERROR	0:0	R Note 1	Watchdog timeout

**Note 1** Cleared from the host by writing back the read value.

## A.1.3 IRQ Events

### Table 38: EVENT\_A (0x006)

Field	Bit	Туре	Description
Reserved	7:7	R	Reserved
EVENTS_C	6:6	R	Event in register EVENT_C is active.
EVENTS_B	5:5	R	Event in register EVENT_B is active.
E_SEQ_RDY	4:4	R Note 1	Sequencer reached final position.
E_WDG_WARN	3:3	R Note 1	Watchdog timeout warning
Reserved	2:1		Reserved
E_NONKEY	0:0	R Note 1	nONKEY event

**Note 1** Cleared from the host by writing back the read value.



### Table 39: EVENT\_B (0x007)

Field	Bit	Туре	Description
E_VDD_WARN	7:7	R Note 1	VSYS under-voltage (V <sub>SYS</sub> ≤ V <sub>DD_FAULT_UPPER</sub> ).
Reserved	6:6	R	Reserved
E_DVC_RDY	5:5	R Note 1	All supplies have finished DVC ramping.
Reserved	4:4	R	Reserved
E_LDO_LIM	3:3	R Note 1	Any LDO over-current
Reserved	2:2	R	Reserved
E_TEMP	1:1	R Note 1	Junction over-temperature (T <sub>J</sub> > T <sub>WARN</sub> )
Reserved	0:0		Reserved

**Note 1** Cleared from the host by writing back the read value.

#### Table 40: EVENT\_C (0x008)

Field	Bit	Туре	Description
Reserved	7:5	R	Reserved
E_GPI4	4:4	R Note 1	GPI4 event
E_GPI3	3:3	R Note 1	GPI3 event
E_GPI2	2:2	R Note 1	GPI2 event
E_GPI1	1:1	R Note 1	GPI1 event
E_GPI0	0:0	R Note 1	GPI0event

**Note 1** Cleared from the host by writing back the read value.

## A.1.4 IRQ Masks

### Table 41: IRQ\_MASK\_A (0x00A)

Field	Bit	Туре	Description
Reserved	7:5		Reserved
M_SEQ_RDY	4:4	R/W	IRQ mask for sequencer final position indication (E_SEQ_RDY)
M_WDG_WARN	3:3	R/W	IRQ mask for watchdog timeout warning (E_WDG_WARN)
Reserved	2:1		Reserved
M_NONKEY	0:0	R/W	IRQ mask for nONKEY event (E_NONKEY)

#### Table 42: IRQ\_MASK\_B (0x00B)

Field	Bit	Туре	Description
M_VDD_WARN	7:7	R/W	IRQ mask for under-voltage event (E_VDD_WARN) V <sub>SYS</sub> < V <sub>DD_FAULT_UPPER</sub>



Reserved	6:6		Reserved
M_DVC_RDY	5:5	R/W	All supplies have finished DVC ramping.
Reserved	4:4		Reserved
M_LDO_LIM	3:3	R/W	IRQ mask for LDO over-current event (E_LDO_LIM)
Reserved	2:2		Reserved
M_TEMP	1:1	R/W	IRQ mask for junction over-temperature event (E_TEMP)
Reserved	0:0		Reserved

### Table 43: IRQ\_MASK\_C (0x00C)

Field	Bit	Туре	Description
Reserved	7:5		Reserved
M_GPI4	4:4	R/W	IRQ mask for GPI4 event (E_GPI4)
M_GPI3	3:3	R/W	IRQ mask for GPI3 event (E_GPI3)
M_GPI2	2:2	R/W	IRQ mask for GPI2 event (E_GPI2)
M_GPI1	1:1	R/W	IRQ mask for GPI1 event (E_GPI1)
M_GPI0	0:0	R/W	IRQ mask for GPI0 event (E_GPI0)

## A.1.5 System Control

### Table 44: CONTROL\_A (0x00E)

Field	Bit	Туре	Description
Reserved	7:7		Reserved
M_POWER1_EN	6:6	R/W	Write mask for POWER1_EN
M_POWER_EN	5:5	R/W	Write mask for POWER_EN
M_SYSTEM_EN	4:4	R/W	Write mask for SYSTEM_EN
STANDBY	3:3	R/W	Clearing control SYSTEM_EN or releasing SYS_EN (GPIO4 alternate function) or a long press of nONKEY will: 0: Power-down to slot 0. 1: Power-down as far as defined by the PART_DOWN pointer.
POWER1_EN	2:2	R/W	Target status of power domain POWER1. Bus write masked with M_POWER1_EN.
POWER_EN	1:1	R/W	Target status of power domain POWER. Bus write masked with M_POWER_EN.
SYSTEM_EN	0:0	R/W	Target status of power domain SYSTEM. Bus write masked with M_SYSTEM_EN.

## Table 45: CONTROL\_B (0x00F)

Field	Bit	Туре	Description
BUCK_SLOWSTART	7:7	R/W	Enable buck slow start (reduced inrush current; increased start- up time).
NFREEZE	6:5	R/W	Block all wakeups after NFREEZE watchdog restart trials.
nONKEY_LOCK	4:4	R/W	0: normal POWERDOWN mode 1: Power-down controlled by KEY_DELAY



NRES_MODE	3:3	R/W	If powering down / up: 0: Keep nRESET not asserted 1: Assert / clear nRESET when entering / leaving POWERDOWN
FREEZE_EN	2:2	R/W	Enable watchdog restart limit NFREEZE.
WATCHDOG_PD	1:1	R/W	Watchdog timer is on (1) / off (0) in POWERDOWN mode.
Reserved	0:0		Reserved

### Table 46: CONTROL\_C (0x010)

Field	Bit	Туре	Description
DEF_SUPPLY	7:7	R/W	1: OTP enables / disables all supplies (except LDOCORE) when sequencer enters slot 0.
SLEW_RATE	6:5	R/W	Buck DVC slew rate step width [10 mV/step (20 mV/step for Buck2)] 00: 4 µs for Buck1, Buck3; 8 µs for Buck2 01: 2 µs for Buck1, Buck3; 4 µs for Buck2 10: 1 µs for Buck1, Buck3; 2 µs for Buck2 11: 0.5 µs for Buck1, Buck3; 1 µs for Buck2
OTPREAD_EN	4:4	R/W	When leaving POWERDOWN mode supplies are configured from OTP.
AUTO_BOOT	3:3	R/W	<ul><li>After progressing from RESET mode the sequencer</li><li>0: requires a wakeup event to start-up.</li><li>1: starts up automatically.</li></ul>
DEBOUNCING	2:0	R/W	GPI, nONKEY and nRESETREQ debounce time 000: no debouncing 001: 0.1 ms 010: 1.0 ms 011: 10.24 ms 100: 51.2 ms 101: 256 ms 110: 512 ms 111: 1024 ms

### Table 47: CONTROL\_D (0x011)

Field	Bit	Туре	Description
Reserved	7:3		Reserved
TWDSCALE	2:0	R/W	Watchdog timeout scaling 0: Watchdog disabled Other: Timeout = 2.048 * 2^(TWDSCALE-1) s

### Table 48: CONTROL\_E (0x012)

Field	Bit	Туре	Description
V_LOCK	7:7	R/W	Prevent host from writing to registers 0x81 - 0x120 except 0x100.
Reserved	6:0		Reserved

## Table 49: CONTROL\_F (0x013)

Field	Bit	Туре	Description
Reserved	7:3		Reserved
WAKE_UP	2:2	R/W	Wake-up from POWERDOWN mode. Cleared automatically.
SHUTDOWN	1:1	R/W	Power down to RESET mode. Cleared automatically.
WATCHDOG	0:0	R/W	Reset watchdog timer. Cleared automatically.

### Table 50: PD\_DIS (0x014)

Field	Bit	Туре	Description
PMCONT_DIS	7:7	R/W	Disable SYS_EN, PWR_EN and PWR1_EN in POWERDOWN mode.
Reserved	6:5		Reserved
CLDR_PAUSE	4:4	R/W	Disable calendar update in POWERDOWN mode.
Reserved	3:3		Reserved
PMIF_DIS	2:2	R/W	Disable 2-wire interface in POWERDOWN mode.
Reserved	1:1		Reserved
GPI_DIS	0:0	R/W	Disable E_GPI <x> events in POWERDOWN mode.</x>

## A.1.6 GPIO Control

### Table 51: GPIO\_0\_1 (0x015)

Field	Bit	Туре	Description
GPIO1_WEN	7:7	R/W	0: Passive-to-active transition triggers wakeup.
			1: No wakeup
GPIO1_TYPE	6:6	R/W	GPI: active high (1) / low (0)
GPIO1_PIN	5:4	R/W	Function of GPIO1 pin (see GPIO1_OUT if output)
			00: Reserved
			01: Input (opt. regul. HW ctrl.)
			10: Output (open-drain)
			11: Output (push-pull)
GPIO0_WEN	3:3	R/W	0: Passive-to-active transition triggers wakeup.
			1: No wakeup
GPIO0_TYPE	2:2	R/W	GPI: active high (1) / low (0)
GPIO0_PIN	1:0	R/W	Function of GPIO0 pin (see GPIO0_OUT if output)
			00: Watchdog trigger input
			01: Input
			10: Output (open-drain)
			11: Output (push-pull)



## Table 52: GPIO\_2\_3 (0x016)

Field	Bit	Туре	Description
GPIO3_WEN	7:7	R/W	0: Passive-to-active transition triggers wakeup.
			1: No wakeup
GPIO3_TYPE	6:6	R/W	GPI: active high (1) / low (0)
GPIO3_PIN	5:4	R/W	Function of GPIO3 pin (see GPIO3_OUT if output)
			00: Reserved
			01: Input (opt. regul. HW ctrl.)
			10: Output (open-drain)
			11: Output (push-pull)
GPIO2_WEN	3:3	R/W	0: Passive-to-active transition triggers wakeup.
			1: No wakeup
GPIO2_TYPE	2:2	R/W	GPI: active high (1) / low (0)
GPIO2_PIN	1:0	R/W	Function of GPIO2 pin (see GPIO2_OUT if output)
			00: GPI as PWR_EN
			01: Input (opt. regul. HW ctrl.)
			10: Output (open-drain)
			11: nVDD_FAULT (push-pull)

### Table 53: GPIO\_4 (0x017)

Field	Bit	Туре	Description
Reserved	7:4		Reserved
GPIO4_WEN	3:3	R/W	<ul><li>0: Passive-to-active transition triggers wakeup.</li><li>1: No wakeup</li></ul>
GPIO4_TYPE	2:2	R/W	GPI: active high (1) / low (0)
GPIO4_PIN	1:0	R/W	Function of GPIO pad (see GPIO4_OUT if output) 00: GPI as SYS_EN 01: Input 10: Output (open-drain) 11: Output (push-pull)

### Table 54: GPIO\_WKUP\_MODE (0x01C)

Field	Bit	Туре	Description
Reserved	7:5		Reserved
GPIO4_WKUP_MODE	4:4	R/W	GPI4 wakeup is edge (0) / level (1) sensitive.
GPIO3_WKUP_MODE	3:3	R/W	GPI3 wakeup is edge (0) / level (1) sensitive.
GPIO2_WKUP_MODE	2:2	R/W	GPI2 wakeup is edge (0) / level (1) sensitive.
GPIO1_WKUP_MODE	1:1	R/W	GPI1 wakeup is edge (0) / level (1) sensitive.
GPIO0_WKUP_MODE	0:0	R/W	GPI0 wakeup is edge (0) / level (1) sensitive.



## Table 55: GPIO\_MODE0\_4 (0x01D)

Field	Bit	Туре	Description
Reserved	7:5		Reserved
GPIO4_MODE	4:4	R/W	Output, STATIC: the output value Output, other: active low (0) / high (1) Input: debouncing off (0) / on (1)
GPIO3_MODE	3:3	R/W	Output, STATIC: the output value Output, other: active low (0) / high (1) Input: debouncing off (0) / on (1)
GPIO2_MODE	2:2	R/W	Output, STATIC: the output value Output, other: active low (0) / high (1) Input: debouncing off (0) / on (1)
GPIO1_MODE	1:1	R/W	Output, STATIC: the output value Output, other: active low (0) / high (1) Input: debouncing off (0) / on (1)
GPIO0_MODE	0:0	R/W	Output, STATIC: the output value Output, other: active low (0) / high (1) Input: debouncing off (0) / on (1)

### Table 56: GPIO\_OUT0\_2 (0x01E)

Field	Bit	Туре	Description	
GPIO2_OUT	7:6	R/W	GPIO output function 00: Static value according GPIO2_MODE 01: nVDD_FAULT 10: Reserved 11: Sequencer controlled	
GPIO1_OUT	5:3	R/W	GPIO output function 000: Static value according GPIO1_MODE 001: nVDD_FAULT 010: Reserved 011: Sequencer controlled 100: Forward GPI0 101: Reserved 110: Forward GPI2 111: Forward GPI3	
GPIO0_OUT	2:0	R/W	GPIO output function 000: Static value according GPIO0_MODE 001: nVDD_FAULT 010: Reserved 011: Sequencer controlled 100: Reserved 101: Forward GPI1 110: Forward GPI2 111: Forward GPI3	



## Table 57: GPIO\_OUT3\_4 (0x01F)

Field	Bit	Туре	Description
Reserved	7:5		Reserved
GPIO4_OUT	4:3	R/W	GPIO output function 00: Static value according GPIO4_MODE 01: nVDD_FAULT 10: Reserved 11: Sequencer controlled
GPIO3_OUT	2:0	R/W	GPIO output function 000: Static value according GPIO3_MODE 001: nVDD_FAULT 010: Reserved 011: Sequencer controlled 100: Forward GPI0 101: Forward GPI1 110: Forward GPI2 111: Reserved

### A.1.7 Power Supply Control

## Table 58: BUCK1\_CONT (0x021)

Field	Bit	Туре	Description
Reserved	7:7		Reserved
VBUCK1_GPI	6:5	R/W	Voltage controlling GPI
			(passive to active transition: VBUCK1_A, active to passive: VBUCK1_B)
			00: Sequencer controlled
			01: Select GPI1
			10: Select GPI2
			11: Select GPI3
Reserved	4:4		Reserved
BUCK1_CONF	3:3	R/W	Default supply, or sequenced and on in POWERDOWN
BUCK1_GPI	2:1	R/W	Enabling GPI
			(passive to active transition: enable, active to passive: disable)
			00: Sequencer controlled
			01: Select GPI1
			10: Select GPI2
			11: Select GPI3
BUCK1_EN	0:0	R/W	Disable (0) / enable (1) the buck (dependent on on/off priority order)

## Table 59: BUCK3\_CONT (0x022)

Field	Bit	Туре	Description
Reserved	7:7		Reserved



# PMIC for Applications Requiring up to 6 A

Field	Bit	Туре	Description
VBUCK3_GPI	6:5	R/W	Voltage controlling GPI
			(passive to active transition: VBUCK3_A, active to passive: VBUCK3_B)
			00: Sequencer controlled
			01: Select GPI1
			10: Select GPI2
			11: Select GPI3
Reserved	4:4		Reserved
BUCK3_CONF	3:3	R/W	Default supply, or sequenced and on in POWERDOWN
BUCK3_GPI	2:1	R/W	Enabling GPI
			(passive to active transition: enable, active to passive: disable)
			00: Sequencer controlled
			01: Select GPI1
			10: Select GPI2
			11: Select GPI3
BUCK3_EN	0:0	R/W	Disable (0) / enable (1) the buck (dependent on on/off priority order)

## Table 60: BUCK2\_CONT (0x024)

Field	Bit	Туре	Description
Reserved	7:7		Reserved
VBUCK2_GPI	6:5	R/W	Voltage controlling GPI
			(passive to active transition: VBUCK2_A, active to passive: VBUCK2_B)
			00: Sequencer controlled
			01: Select GPI1
			10: Select GPI2
			11: Select GPI3
Reserved	4:4		Reserved
BUCK2_CONF	3:3	R/W	Default supply, or sequenced and on in POWERDOWN
BUCK2_GPI	2:1	R/W	Enabling GPI
			(passive to active transition: enable, active to passive: disable)
			00: Sequencer controlled
			01: Select GPI1
			10: Select GPI2
			11: Select GPI3
BUCK2_EN	0:0	R/W	Disable (0) / enable (1) the buck (dependent on on/off priority order)



## Table 61: LDO1\_CONT (0x026)

Field	Bit	Туре	Description
LDO1_CONF	7:7	R/W	Default supply, or sequenced and on in POWERDOWN
VLDO1_GPI	6:5	R/W	Voltage controlling GPI
			(passive to active transition: VLDO1_A, active to passive: VLDO1_B)
			00: Sequencer controlled
			01: Select GPI1
			10: Select GPI2
			11: Select GPI3
Reserved	4:4		Reserved
LDO1_PD_DIS	3:3	R/W	0: Pull-down resistor enabled when the LDO is off 1: Pull-down resistor disabled when the LDO is off
LDO1_GPI	2:1	R/W	Enabling GPI
			(passive to active transition: enable, active to passive: disable)
			00: Sequencer controlled
			01: Select GPI1
			10: Select GPI2
			11: Select GPI3
LDO1_EN	0:0	R/W	Disable (0) / enable (1) the LDO (dependent on on/off priority order)



## Table 62: LDO2\_CONT (0x027)

Field	Bit	Туре	Description
LDO2_CONF	7:7	R/W	Default supply, or sequenced and on in POWERDOWN
VLDO2_GPI	6:5	R/W	Voltage controlling GPI (passive to active transition: VLDO2_A, active to passive: VLDO2_B) 00: Sequencer controlled 01: Select GPI1
			10: Select GPI2 11: Select GPI3
Reserved	4:4		Reserved
LDO2_PD_DIS	3:3	R/W	0: Pull-down resistor enabled when the LDO is off 1: Pull-down resistor disabled when the LDO is off
LDO2_GPI	2:1	R/W	Enabling GPI (passive to active transition: enable, active to passive: disable) 00: Sequencer controlled 01: Select GPI1 10: Select GPI2 11: Select GPI3
LDO2_EN	0:0	R/W	Disable (0) / enable (1) the LDO (dependent on on/off priority order)

## Table 63: LDO3\_CONT (0x028)

Field	Bit	Туре	Description
LDO3_CONF	7:7	R/W	Default supply, or sequenced and on in POWERDOWN
VLDO3_GPI	6:5	R/W	Voltage controlling GPI
			(passive to active transition: VLDO3_A, active to passive: VLDO3_B)
			00: Sequencer controlled
			01: Select GPI1
			10: Select GPI2
			11: Select GPI3
Reserved	4:4		Reserved
LDO3_PD_DIS	3:3	R/W	0: Pull-down resistor enabled when the LDO is off 1: Pull-down resistor disabled when the LDO is off
LDO3_GPI	2:1	R/W	Enabling GPI
			(passive to active transition: enable, active to passive: disable)
			00: Sequencer controlled
			01: Select GPI1
			10: Select GPI2
			11: Select GPI3
LDO3_EN	0:0	R/W	Disable (0) / enable (1) the LDO (dependent on on/off priority order)



## Table 64: LDO4\_CONT (0x029)

Field	Bit	Туре	Description
LDO4_CONF	7:7	R/W	Default supply, or sequenced and on in POWERDOWN
VLDO4_GPI	6:5	R/W	Voltage controlling GPI (passive to active transition: VLDO4_A, active to passive: VLDO4_B) 00: Sequencer controlled 01: Select GPI1 10: Select GPI2 11: Select GPI3
Reserved	4:4		Reserved
LDO4_PD_DIS	3:3	R/W	0: Pull-down resistor enabled when the LDO is off 1: Pull-down resistor disabled when the LDO is off
LDO4_GPI	2:1	R/W	Enabling GPI (passive to active transition: enable, act. to pas.: disable) 00: Sequencer controlled 01: Select GPI1 10: Select GPI2 11: Select GPI3
LDO4_EN	0:0	R/W	Disable (0) / enable (1) the LDO (dependent on on/off priority order)

## Table 65: DVC\_1 (0x032)

Field	Bit	Туре	Description
VLDO4_SEL	7:7	R/W	Select VLDO4_A (0) / VLDO4_B (1).
VLDO3_SEL	6:6	R/W	Select VLDO3_A (0) / VLDO3_B (1).
VLDO2_SEL	5:5	R/W	Select VLDO2_A (0) / VLDO2_B (1).
VLDO1_SEL	4:4	R/W	Select VLDO1_A (0) / VLDO1_B (1).
VBUCK2_SEL	3:3	R/W	Select VBUCK2_A (0) / VBUCK2_B (1).
VBUCK3_SEL	2:2	R/W	Select VBUCK3_A (0) / VBUCK3_B (1).
Reserved	1:1		Reserved
VBUCK1_SEL	0:0	R/W	Select VBUCK1_A (0) / VBUCK1_B (1).





## A.2 PAGE 1

## A.2.1 Power Sequencer

### Table 66: SEQ (0x081)

Field	Bit	Туре	Description
Reserved	7:4	R/W	Reserved
SEQ_POINTER	3:0	R	Actual power sequencer position

### Table 67: SEQ\_TIMER (0x082)

Field	Bit	Туре	Description
SEQ_DUMMY	7:4	R/W	Waiting time for power sequencer slots which do not have an associated power supply.
			0000: 32 μs
			0001: 64 μs
			0010: 96 μs
			0011: 128 µs
			0100: 160 μs
			0101: 192 μs
			0110: 224 µs
			0111: 256 μs
			1000: 288 µs
			1001: 384 µs
			1010: 448 µs
			1011: 512 µs
			1100: 1.024 ms
			1101: 2.048 ms
			1110: 4.096 ms
			1111: 8.192 ms
SEQ_TIME	3:0	R/W	Length of each sequencer time slot
			0000: 32 μs
			0001: 64 μs
			0010: 96 μs
			0011: 128 μs
			0100: 160 μs
			0101: 192 μs
			0110: 224 μs
			0111: 256 μs
			1000: 288 µs
			1001: 384 µs
			1010: 448 µs
			1011: 512 µs
			1100: 1.024 ms
			1101: 2.048 ms
			1110: 4.096 ms
			1111: 8.192 ms



## PMIC for Applications Requiring up to 6 A

### Table 68: ID\_2\_1 (0x083)

Field	Bit	Туре	Description
LDO2_STEP	7:4	R/W	Sequencer step for LDO2
LDO1_STEP	3:0	R/W	Sequencer step for LDO1

### Table 69: ID\_4\_3 (0x084)

Field	Bit	Туре	Description
LDO4_STEP	7:4	R/W	Sequencer step for LDO4
LDO3_STEP	3:0	R/W	Sequencer step for LDO3

### Table 70: ID\_12\_11 (0x088)

Field	Bit	Туре	Description
PD_DIS_STEP	7:4	R/W	Sequencer step for PD_DIS register functionality
Reserved	3:0	R/W	Reserved

### Table 71: ID\_14\_13 (0x089)

Field	Bit	Туре	Description
Reserved	7:4	R/W	Reserved
BUCK1_STEP	3:0	R/W	Sequencer step for Buck1

#### Table 72: ID\_16\_15 (0x08A)

Field	Bit	Туре	Description
BUCK2_STEP	7:4	R/W	Sequencer step for Buck2
BUCK3_STEP	3:0	R/W	Sequencer step for Buck3

### Table 73: ID\_22\_21 (0x08D)

Field	Bit	Туре	Description
GP_FALL1_STEP	7:4	R/W	Sequencer step to de-assert GPO0
GP_RISE0_STEP	3:0	R/W	Sequencer step to assert GPO0

### Table 74: ID\_24\_23 (0x08E)

Field	Bit	Туре	Description
GP_FALL2_STEP	7:4	R/W	Sequencer step to de-assert GPO1
GP_RISE2_STEP	3:0	R/W	Sequencer step to assert GPO1

### Table 75: ID\_26\_25 (0x08F)

Field	Bit	Туре	Description
GP_FALL3_STEP	7:4	R/W	Sequencer step to de-assert GPO2
GP_RISE3_STEP	3:0	R/W	Sequencer step to assert GPO2



## PMIC for Applications Requiring up to 6 A

## Table 76: ID\_28\_27 (0x090)

Field	Bit	Туре	Description
GP_FALL4_STEP	7:4	R/W	Sequencer step to de-assert GPO3
GP_RISE4_STEP	3:0	R/W	Sequencer step to assert GPO3

### Table 77: ID\_30\_29 (0x091)

Field	Bit	Туре	Description
GP_FALL5_STEP	7:4	R/W	Sequencer step to de-assert GPO4
GP_RISE5_STEP	3:0	R/W	Sequencer step to assert GPO4

### Table 78: ID\_32\_31 (0x092)

Field	Bit	Туре	Description
Reserved	7:4	R/W	Reserved
WAIT_STEP	3:0	R/W	Sequencer step for WAIT register functionality

### Table 79: SEQ\_A (0x095)

Field	Bit	Туре	Description
POWER_END	7:4	R/W	End of POWER power domain in the sequencer SYSTEM_END <= POWER_END <= MAX_COUNT must be true.
SYSTEM_END	3:0	R/W	End of SYSTEM power domain in the sequencer PART_DOWN <= SYSTEM_END <= POWER_END must be true.

### Table 80: SEQ\_B (0x096)

Field	Bit	Туре	Description
PART_DOWN	7:4	R/W	Sequencer slot to stop at, when going down into STANDBY state.
			1 <= PART_DOWN <= SYSTEM_END must be true.
MAX_COUNT	3:0	R/W	End of POWER1 power domain in the sequencer POWER_END <= MAX_COUNT must be true.



# Table 81: WAIT (0x097)

Field	Bit	Туре	Description
WAIT_DIR	7:6	R/W	<ul> <li>WAIT_STEP power sequence selection</li> <li>00: Do not wait during WAIT_STEP of power sequencer except for normal slot time.</li> <li>01: Wait during up sequence.</li> <li>10: Wait during down sequence.</li> <li>11: Wait during up and down sequence.</li> </ul>
TIME_OUT	5:5	R/W	Timeout when WAIT_MODE = 0 0: no timeout when waiting for external signal (GPIO3). 1: 500 ms timeout when waiting for external signal (GPIO3).
WAIT_MODE	4:4	R/W	<ul><li>0: Wait for external signal (GPIO3) to be active.</li><li>1: Start timer and wait for expiration.</li></ul>
WAIT_TIME	3:0	R/W	Wait timer during WAIT STEP of power sequencer (± 10%)         0000: Do not wait during WAIT_STEP of power sequencer         except for normal slot time.         0001: 512 μs         0010: 1.0 ms         0011: 2.0 ms         0100: 4.1 ms         0101: 8.2 ms         0110: 16.4 ms         0111: 32.8 ms         1000: 65.5 ms         1001: 128 ms         1010: 256 ms         1011: 512 ms         1100: 1.0 s         1101: 2.0 s         1110: 4.1 s         1111: 8.2 s





## Table 82: RESET (0x099)

Field	Bit	Туре	Description
RESET_EVENT	7:6	R/W	Reset timer started by: 00: EXT_WAKEUP 01: SYS_UP (register control or pin) 10: PWR_UP (register control or pin) 11: Leaving PMIC RESET mode
RESET_TIMER	5:0	R/W	0: Release nRESET immediately after the event selected by RESET_EVENT. 1 - 31: 1.024 ms * RESET_TIMER 32-63: 1.024 ms * 32 * (RESET_TIMER-31)

## A.2.2 Power Supply Control

### Table 83: BUCK\_ILIM\_A (0x09A)

Field	Bit	Туре	Description
Reserved	7:4		Reserved
BUCK2_ILIM	3:0	R/W	Buck2 current limit = (1700 + BUCK2_ILIM * 100) mA

# Table 84: BUCK\_ILIM\_B (0x09B)

Field	Bit	Туре	Description
Reserved	7:4	R/W	Reserved
BUCK3_ILIM	3:0	R/W	Buck3 current limit = (700 + BUCK3_ILIM * 100) mA

### Table 85: BUCK\_ILIM\_C (0x09C)

Field	Bit	Туре	Description
Reserved	7:4	R/W	Reserved
BUCK1_ILIM	3:0	R/W	Buck1 current limit = (1400 + BUCK1_ILIM * 200) mA
			In half-current mode the limit is internally halved.

### Table 86: BUCK1\_CFG (0x09E)

Field	Bit	Туре	Description
BUCK1_MODE	7:6	R/W	Controls the mode of the buck: 00: Controlled by BUCK1_SL_A and BUCK1_SL_B 01: Sleep (PFM) 10: Synchronous (PWM)
			11: Automatic
BUCK1_PD_DIS	5:5	R/W	Disable pull-down resistor when disabled.
Reserved	4:1	R/W	Reserved
Reserved	0:0	R/W	Reserved



## Table 87: BUCK3\_CFG (0x09F)

Field	Bit	Туре	Description
BUCK3_MODE	7:6	R/W	Controls the mode of the buck: 00: Controlled by BUCK3_SL_A and BUCK3_SL_B 01: Sleep (PFM) 10: Synchronous (PWM) 11: Automatic
BUCK3_PD_DIS	5:5	R/W	Disable pull-down resistor when disabled.
Reserved	4:0	R/W	

### Table 88: BUCK2\_CFG (0x0A0)

Field	Bit	Туре	Description
BUCK2_MODE	7:6	R/W	Controls the mode of the buck: 00: Controlled by BUCK3_SL_A and BUCK3_SL_B 01: Sleep (PFM) 10: Synchronous (PWM) 11: Automatic
BUCK2_PD_DIS	5:5	R/W	Disable pull-down resistor when disabled.
Reserved	4:0	R/W	Reserved

### Table 89: VBUCK1\_A (0x0A4)

Field	Bit	Туре	Description
BUCK1_SL_A	7:7	R/W	This control is only effective when BUCK1_MODE = 0 0: forced to synchronous mode (PWM) when A setting is active. 1: forced to sleep mode (PFM) when A setting is active.
VBUCK1_A	6:0	R/W	From 0.3 V (0x00) to 1.57 V (0x7F) in steps of 10 mV

## Table 90: VBUCK3\_A (0x0A5)

Field	Bit	Туре	Description
BUCK3_SL_A	7:7	R/W	This control is only effective when BUCK3_MODE = 0 0: forced to synchronous mode (PWM) when A setting is active. 1: forced to sleep mode (PFM) when A setting is active.
VBUCK3_A	6:0	R/W	From 0.53 V (0x00) to 1.8 V (0x7F) in steps of 10 mV

## Table 91: VBUCK2\_A (0x0A7)

Field	Bit	Туре	Description
BUCK2_SL_A	7:7	R/W	This control is only effective when BUCK2_MODE = 0 0: forced to synchronous mode (PWM) when A setting is active. 1: forced to sleep mode (PFM) when A setting is active.
VBUCK2_A	6:0	R/W	From 0.80 V (0x00) to 3.34 V (0x7F) in steps of 20 mV



# PMIC for Applications Requiring up to 6 A

### Table 92: VLDO1\_A (0x0A9)

Field	Bit	Туре	Description
LDO1_SL_A	7:7	R/W	Force LDO sleep mode if VLDO1_A is active.
Reserved	6:6	R/W	Reserved
VLDO1_A	5:0	R/W	From 0.90 V (0x02) to 3.60 V (0x38) in steps of 50 mV Less than 0x02: 0.90 V; greater than 0x38: 3.60 V

## Table 93: VLDO2\_A (0x0AA)

Field	Bit	Туре	Description
LDO2_SL_A	7:7	R/W	Force LDO sleep mode if VLDO2_A is selected.
Reserved	6:6	R/W	Reserved
VLDO2_A	5:0	R/W	From 0.90 V (0x02) to 3.60 V (0x38) in steps of 50 mV
			Less than 0x02: 0.90 V; greater than 0x38: 3.60 V

## Table 94: VLDO3\_A (0x0AB)

Field	Bit	Туре	Description
LDO3_SL_A	7:7	R/W	Force LDO sleep mode if VLDO3_A is selected.
Reserved	6:6	R/W	Reserved
VLDO3_A	5:0	R/W	From 0.90 V (0x02) to 3.60 V (0x38) in steps of 50 mV Less than 0x02: 0.90 V; greater than 0x38: 3.60 V

## Table 95: VLDO4\_A (0x0AC)

Field	Bit	Туре	Description
LDO4_SL_A	7:7	R/W	Force LDO sleep mode if VLDO4_A is selected.
Reserved	6:6	R/W	Reserved
VLDO4_A	5:0	R/W	From 0.90 V (0x02) to 3.60 V (0x38) in steps of 50 mV Less than 0x02: 0.90 V; greater than 0x38: 3.60 V

## Table 96: VBUCK1\_B (0x0B5)

Field	Bit	Туре	Description
BUCK1_SL_B	7:7	R/W	This control is only effective when BUCK1_MODE = 0 0: forced to synchronous mode (PWM) when B setting is active. 1: forced to sleep mode (PFM) when B setting is active.
VBUCK1_B	6:0	R/W	From 0.3 V (0x00) to 1.57 V (0x7F) in steps of 10 mV

## Table 97: VBUCK3\_B (0x0B6)

Field	Bit	Туре	Description
BUCK3_SL_B	7:7	R/W	This control is only effective when BUCK3_MODE = 0 0: forced to synchronous mode (PWM) when B setting is active. 1: forced to sleep mode (PFM) when B setting is active.
VBUCK3_B	6:0	R/W	From 0.53 V (0x00) to 1.8 V (0x7F) in steps of 10 mV

**Datasheet** 



# Table 98: VBUCK2\_B (0x0B8)

Field	Bit	Туре	Description
BUCK2_SL_B	7:7	R/W	This control is only effective when BUCK2_MODE = 0 0: forced to synchronous mode (PWM) when B setting is active. 1: forced to sleep mode (PFM) when B setting is active.
VBUCK2_B	6:0	R/W	From 0.80 V (0x00) to 3.34 V (0x7F) in steps of 20 mV

#### Table 99: VLDO1\_B (0x0BA)

Field	Bit	Туре	Description
LDO1_SL_B	7:7	R/W	Force LDO sleep mode when B setting is active.
Reserved	6:6	R/W	Reserved
VLDO1_B	5:0	R/W	From 0.90 V (0x02) to 3.60 V (0x38) in steps of 50 mV Less than 0x02: 0.90 V; greater than 0x38: 3.60 V

### Table 100: VLDO2\_B (0x0BB)

Field	Bit	Туре	Description
LDO2_SL_B	7:7	R/W	Force LDO sleep mode if VLDO2_B is selected.
Reserved	6:6	R/W	Reserved
VLDO2_B	5:0	R/W	From 0.90 V (0x02) to 3.60 V (0x38) in steps of 50 mV
			Less than 0x02: 0.90 V; greater than 0x38: 3.60 V

### Table 101: VLDO3\_B (0x0BC)

Field	Bit	Туре	Description
LDO3_SL_B	7:7	R/W	Force LDO sleep mode if VLDO3_B is selected.
Reserved	6:6	R/W	Reserved
VLDO3_B	5:0	R/W	From 0.90 V (0x02) to 3.60 V (0x38) in steps of 50 mV Less than 0x02: 0.90 V; greater than 0x38: 3.60 V

## Table 102: VLDO4\_B (0x0BD)

Field	Bit	Туре	Description
LDO4_SL_B	7:7	R/W	Force LDO sleep mode if VLDO4_B is selected.
Reserved	6:6	R/W	Reserved
VLDO4_B	5:0	R/W	From 0.90 V (0x02) to 3.60 V (0x38) in steps of 50 mV Less than 0x02: 0.90 V; greater than 0x38: 3.60 V



# PMIC for Applications Requiring up to 6 A

# A.3 PAGE 2

## A.3.1 Customer Trim and Configuration

### Table 103: INTERFACE (0x105)

Field	Bit	Туре	Description
IF_BASE_ADDR	7:4	R Note 1	2-wire slave address MSBs. The LSBs of the slave address are "000". The complete slave address is then IF_BASE_ADDR * 23. However, the device also responds to IF_BASE_ADDR * 23+1.
Reserved	3:0		Reserved

**Note 1** The interface configuration can be written/modified only for unmarked samples which do not have the control OTP\_APPS\_LOCK asserted/fused.

#### Table 104: CONFIG\_A (0x106)

Field	Bit	Туре	Description
Reserved	7:7	R	Reserved
PM_IF_HSM	6:6	R/W	2-wire interface permanently in high speed mode.
PM_IF_FMP	5:5	R/W	2-wire interface selects fast-mode+ timings.
PM_IF_V	4:4	R/W	2-wire supplied from VDDCORE (0) / VDDIO (1).
IRQ_TYPE	3:3	R/W	nIRQ is active low (0) / high (1).
PM_O_TYPE	2:2	R/W	nRESET and nIRQ are push pull (0) / open-drain (1).
Reserved	1:1	R/W	Reserved
PM_I_V	0:0	R/W	nRESETREQ, SYS_EN, PWR_EN and KEEPACT supplied from VDDCORE (0) / VDDIO (1).

## Table 105: CONFIG\_B (0x107)

Field	Bit	Туре	Description
Reserved	7:7	R/W	Reserved
VDD_HYST_ADJ	6:4	R/W	nVDD_FAULT comparator hysteresis from 100 mV (0x0) to 450 mV (0x7) in 50 mV steps.
VDD_FAULT_ADJ	3:0	R/W	nVDD_FAULT comparator level from 2.5 V (0x0) to 3.25 V (0xF) in 50 mV steps.

# Table 106: CONFIG\_C (0x108)

Field	Bit	Туре	Description
Reserved	7:7	R/W	Reserved
BUCK2_CLK_INV	6:6	R/W	Invert Buck2 clock polarity.
Reserved	5:5	R/W	Reserved
BUCK3_CLK_INV	4:4	R/W	Invert Buck3 clock polarity.
BUCK1_CLK_INV	3:3	R/W	Invert Buck1 clock polarity.
BUCK_ACTV_DISCHRG	2:2	R/W	Enable active discharging of buck rails.
Reserved	1:0	R/W	Reserved

```
Datasheet
```

**Revision 3.8** 



# Table 107: CONFIG\_D (0x109)

Field	Bit	Туре	Description
Reserved	7:6	R/W	Reserved
FORCE_RESET	5:5	R/W	Keep nRESET always asserted
Reserved	4:3	R/W	Reserved
SYSTEM_EN_RD	2:2	R/W	Suppress loading SYSTEM_EN during OTP_RD2
NIRQ_MODE	1:1	R/W	nIRQ will be asserted from events during POWERDOWN
GPI_V	0:0	R/W	GPIs, except power manager controls, supplied from VDDCORE (0) / VDDIO (1).

# Table 108: CONFIG\_E (0x10A)

Field	Bit	Туре	Description
Reserved	7:5	R/W	Reserved
BUCK2_AUTO	4:4	R/W	Enable and select VBUCK2_A when powering up
Reserved	3:3	R/W	Reserved
BUCK3_AUTO	2:2	R/W	Enable and select VBUCK3_A when powering up
Reserved	1:1	R/W	Reserved
BUCK1_AUTO	0:0	R/W	Enable and select VBUCK1_A when powering up

### Table 109: CONFIG\_G (0x10C)

Field	Bit	Туре	Description
Reserved	7:4	R/W	Reserved
LDO4_AUTO	3:3	R/W	Enable and select VLDO4_A when powering up
LDO3_AUTO	2:2	R/W	Enable and select VLDO3_A when powering up
LDO2_AUTO	1:1	R/W	Enable and select VLDO2_A when powering up
LDO1_AUTO	0:0	R/W	Enable and select VLDO1_A when powering up

### Table 110: CONFIG\_H (0x10D)

Field	Bit	Туре	Description
Reserved	7:7	R/W	Reserved
BUCK1_FCM	6:6	R/W	Buck full-current mode (double pass device and current limit).
Reserved	5:0	R/W	Reserved



# Table 111: CONFIG\_I (0x10E)

Field	Bit	Туре	Description
LDO_SD	7:7	R/W	Enable switching off an LDO if an over-current is detected longer than 200 ms.
INT_SD_MODE	6:6	R/W	Skip sequencer and dummy slots on shutdown from internal fault.
HOST_SD_MODE	5:5	R/W	Skip sequencer and dummy slots on shutdown from SHUTDOWN or nRESETREQ.
KEY_SD_MODE	4:4	R/W	Enable power-on reset on shutdown from nONKEY.
WATCHDOG_SD	3:3	R/W	Enable shutdown instead of power-down on watchdog timeout.
nONKEY_SD	2:2	R/W	Enable shutdown via long press of nONKEY.
NONKEY_PIN	1:0	R/W	nONKEY function, see Section 7.11

## Table 112: CONFIG\_J (0x10F)

Field	Bit	Туре	Description
IF_RESET	7:7	R/W	Enable host interface reset via nRESETREQ pin
TWOWIRE_TO	6:6	R/W	Enable 35 ms timeout for 2-wire interfaces
RESET_DURATION	5:4	R/W	Minimum RESET mode duration: 00: 22 ms 01: 100 ms 10: 500 ms 11: 1 s
SHUT_DELAY	3:2	R/W	Shut down delay (+ KEY_DELAY) for nONKEY
KEY_DELAY	1:0	R/W	nONKEY locking threshold

## Table 113: CONFIG\_K (0x110)

Field	Bit	Туре	Description
Reserved	7:5	R/W	Reserved
GPIO4_PUPD	4:4	R/W	GPI: pull-down enabled open-drain GPO: pull-up enabled
GPIO3_PUPD	3:3	R/W	GPI: pull-down enabled open-drain GPO: pull-up enabled
GPIO2_PUPD	2:2	R/W	GPI: pull-down enabled open drain GPO: pull-up enabled
GPIO1_PUPD	1:1	R/W	GPI: pull-down enabled open-drain GPO: pull-up enabled
GPIO0_PUPD	0:0	R/W	GPI: pull-down enabled open-drain GPO: pull-up enabled



# **PMIC for Applications Requiring up to 6 A**

#### Table 114: CONFIG\_M (0x112)

Field	Bit	Туре	Description
OSC_FRQ	7:4	R/W	Adjust internal oscillator frequency: 1000: -10.67 %  1111: -1.33 % 0000: 0.00 % 0001: +1.33 %  0111: +9.33 %
WDG_MODE	3:3	R/W	Activate watchdog halt operation mode
Reserved	2:0	R/W	Reserved

## A.3.2 Customer Device Specific

### Table 115: GP\_ID\_0 (0x121)

Field	Bit	Туре	Description
GP_0	7:0	R/W	General purpose register Note 1

**Note 1** Initial value at start-up is the OTP ini file version number.

### Table 116: GP\_ID\_1 (0x122)

Field	Bit	Туре	Description
GP_1	7:0	R/W	General purpose register

## Table 117: GP\_ID\_2 (0x123)

Field	Bit	Туре	Description
GP_2	7:0	R/W	General purpose register

#### Table 118: GP\_ID\_3 (0x124)

Field	Bit	Туре	Description
GP_3	7:0	R/W	General purpose register

#### Table 119: GP\_ID\_4 (0x125)

Field	Bit	Туре	Description
GP_4	7:0	R/W	General purpose register

#### Table 120: GP\_ID\_5 (0x126)

Field	Bit	Туре	Description
GP_5	7:0	R/W	General purpose register

#### Table 121: GP\_ID\_6 (0x127)

Field	Bit	Туре	Description
GP_6	7:0	R/W	General purpose register



## PMIC for Applications Requiring up to 6 A

#### Table 122: GP\_ID\_7 (0x128)

Field	Bit	Туре	Description
GP_7	7:0	R/W	General purpose register

#### Table 123: GP\_ID\_8 (0x129)

Field	Bit	Туре	Description
GP_8	7:0	R/W	General purpose register

#### Table 124: GP\_ID\_9 (0x12A)

Field	Bit	Туре	Description
GP_9	7:0	R/W	General purpose register

#### Table 125: GP\_ID\_10 (0x12B)

Field	Bit	Туре	Description
GP_10	7:0	R/W	General purpose register Note 1

**Note 1** The value is persistent through a warm reset such as triggered by the nRESETREQ pin or by the SHUTDOWN control in register CONTROL\_F.

#### Table 126: GP\_ID\_11 (0x12C)

Field	Bit	Туре	Description
GP_11	7:0	R/W	General purpose register Note 1

**Note 1** The value is persistent through a warm reset such as triggered by the nRESETREQ pin or by the SHUTDOWN control in register CONTROL\_F.

#### Table 127: GP\_ID\_12 (0x12D)

Field	Bit	Туре	Description
GP_12	7:0	R/W	General purpose register Note 1

**Note 1** The value is persistent through a warm reset such as triggered by the nRESETREQ pin or by the SHUTDOWN control in register CONTROL\_F.

#### Table 128: GP\_ID\_13 (0x12E)

Field	Bit	Туре	Description
GP_13	7:0	R/W	General purpose register Note 1

Note 1 The value is persistent through a warm reset such as triggered by the nRESETREQ pin or by the SHUTDOWN control in register CONTROL\_F.

#### Table 129: GP\_ID\_14 (0x12F)

Field	Bit	Туре	Description
GP_14	7:0	R/W	General purpose register Note 1

**Note 1** The value is persistent through a warm reset such as triggered by the nRESETREQ pin or by the SHUTDOWN control in register CONTROL\_F.

#### Table 130: GP\_ID\_15 (0x130)

Field	Bit	Туре	Description	
GP_15	7:0	R/W	General purpose register Note 1	
Datasheet		Revision 3.8 11-Feb-2022		



## PMIC for Applications Requiring up to 6 A

**Note 1** The value is persistent through a warm reset such as triggered by the nRESETREQ pin or by the SHUTDOWN control in register CONTROL\_F.

#### Table 131: GP\_ID\_16 (0x131)

Field	Bit	Туре	Description
GP_16	7:0	R/W	General purpose register Note 1

**Note 1** The value is persistent through a warm reset such as triggered by the nRESETREQ pin or by the SHUTDOWN control in register CONTROL\_F.

#### Table 132: GP\_ID\_17 (0x132)

Field	Bit	Туре	Description
GP_17	7:0	R/W	General purpose register Note 1

**Note 1** The value is persistent through a warm reset such as triggered by the nRESETREQ pin or by the SHUTDOWN control in register CONTROL\_F.

#### Table 133: GP\_ID\_18 (0x133)

Field	Bit	Туре	Description
GP_18	7:0	R/W	General purpose register Note 1

**Note 1** The value is persistent through a warm reset such as triggered by the nRESETREQ pin or by the SHUTDOWN control in register CONTROL\_F.

#### Table 134: GP\_ID\_19 (0x134)

Field	Bit	Туре	Description
GP_19	7:0	R/W	General purpose register Note 2

**Note 2** The value is persistent through a warm reset such as triggered by the nRESETREQ pin or by the SHUTDOWN control in register CONTROL\_F.



# PMIC for Applications Requiring up to 6 A

## A.4 PAGE 3

## A.4.1 Device Identification

### Table 135: DEVICE\_ID (0x181)

Field	Bit	Туре	Description
DEV_ID	7:0	R	Device ID

### Table 136: VARIANT\_ID (0x182)

Field	Bit	Туре	Description
MRC	7:4	R	Mask revision code
VRC	3:0	R/W	Chip variant code

#### Table 137: CUSTOMER\_ID (0x183)

Field	Bit	Туре	Description
CUST_ID	7:0	R	Customer ID

### Table 138: CONFIG\_ID (0x184)

Field	Bit	Туре	Description
CONFIG_REV	7:0	R	OTP settings revision



Status Definitions

Revision	Datasheet Status	Product Status	Definition
1. <n></n>	Target	Development	This datasheet contains the design specifications for product development. Specifications may be changed in any manner without notice.
2. <n></n>	Preliminary	Qualification	This datasheet contains the specifications and preliminary characterization data for products in pre-production. Specifications may be changed at any time without notice in order to improve the design.
3. <n></n>	Final	Production	This datasheet contains the final specifications for products in volume production. The specifications may be changed at any time in order to improve the design, manufacturing and supply. Major specification changes are communicated via Customer Product Notifications. Datasheet changes are communicated via www.dialog-semiconductor.com.
4. <n></n>	Obsolete	Archived	This datasheet contains the specifications for discontinued products. The information is provided for reference only.

#### **RoHS Compliance**

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

**Datasheet** 

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.