

HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER

IDT74FCT823AT/CT

FEATURES:


- · A and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- True TTL input and output compatibility:
 - VOH = 3.3V (typ.)
 - -VOL = 0.3V (typ.)
- High Drive outputs (-15mA loн, 48mA loL)
- Meets or exceeds JEDEC standard 18 specifications
- · Power off disable outputs permit "live insertion"
- · Available in the SOIC and QSOP packages

DESCRIPTION:

The FCT823T series is built using an advanced dual metal CMOS technology. The FCT823T series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The FCT823T is a 9-bit wide buffered register with Clock Enable $(\overline{\text{EN}})$ and Clear $(\overline{\text{CLR}})$ – ideal for parity bus interfacing in high-performance microprogrammed systems.

The FCT823T high-performance interface family can drive large capacitive loads, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in high-impedance state.

FUNCTIONAL BLOCK DIAGRAM




 $The \,IDT \,logo \,is \,a \,registered \,trademark \,of \,Integrated \,Device \,Technology, \,Inc.$

INDUSTRIAL TEMPERATURE RANGE

February 19, 2009

PIN CONFIGURATION



SOIC/ QSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	٧
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	٧
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Output and I/O terminals only.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	I/O	Description
Dx	I	D Flip-Flop Data Inputs
CLR	-	When the clear input is LOW and $\overline{\text{OE}}$ is LOW, the Qx outputs are LOW. When the clear input is HIGH, data can be entered into the register.
СР		Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition.
Υx	0	Register 3-State Outputs
ĒN	_	Clock Enable. When the clock enable is LOW, data on the Dx output is transferred to the Qx output on the LOW-to-HIGH transition. When the clock enable is HIGH, the Qx outputs do not change state, regardless of the data or clock input transitions.
ŌĒ	ı	Output Control. When the $\overline{\text{OE}}$ is HIGH, the Yx outputs are in the high-impedance state. When the $\overline{\text{OE}}$ is LOW, the TRUE register data is present at the Yx outputs.

FUNCTION TABLE(1)

				Inte			
		Inputs			Out	outs	
ŌĒ	CLR	ĒΝ	Dx	CP	Qx	Yx	Function
Н	Н	L	L	1	L	Z	High Z
Н	Н	L	Н	↑	Н	Z	
Н	L	Χ	Х	Х	L	Z	Clear
L	L	Χ	Χ	Χ	L	L	
Н	Н	Н	Χ	Χ	NC	Z	Hold
L	Н	Н	Χ	Χ	NC	NC	
Н	Н	L	L	1	L	Z	Load
Н	Н	L	Н	↑	Н	Z	
L	Н	L	L	1	L	L	
L	Н	L	Н	1	Н	Н	

NOTE:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

NC = No Change

↑ = LOW-to-HIGH Transition

Z = High Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = $5.0V \pm 5\%$

Symbol	Parameter	Test Condit	ions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
Iн	Input HIGH Current ⁽⁴⁾	Vcc = Max.	VI = 2.7V	_	_	±1	μΑ
lıL	Input LOW Current ⁽⁴⁾	Vcc = Max.	VI = 0.5V	_	_	±1	μA
lozн	High Impedance Output Current ⁽⁴⁾	Vcc = Max., Vi = Vcc (Max.) Vi = 2.7V		_	_	±1	μA
lozl			VI = 0.5V	_	_	±1	
lı	Input HIGH Current ⁽⁴⁾	Vcc = Max., Vi = Vcc (Max.)		_	_	±1	μΑ
Vik	Clamp Diode Voltage	VCC = Min., IIN = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis	_		_	200	_	mV
Icc	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	0.01	1	mA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min	Iон = -8mA	2.4	3.3	_	V
		VIN = VIH or VIL	Iон = -15mA	2	3	_	
Vol	Output LOW Voltage	Vcc = Min	IOL = 48mA	_	0.3	0.5	V
		VIN = VIH or VIL					
los	Short Circuit Current	$Vcc = Max., Vo = GND^{(3)}$		-60	-120	-225	mA
loff	Input/Output Power Off Leakage ⁽⁵⁾	$VCC = 0V$, $VIN or VO \le 4.5V$		_	-	±1	μΑ

NOTES

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. The test limit for this parameter is $\pm 5\mu A$ at $T_A = -55$ °C.
- 5. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$			0.5	2	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open OE = EN = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	ı	0.15	0.25	mA/ MHz
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fcp = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	1.5	3.5	mA
		OE = EN = GND One Bit Toggling at fi = 5MHz	VIN = 3.4V VIN = GND	_	2	5.5	
		Vcc = Max. Outputs Open fcp = 10MHz	VIN = VCC VIN = GND	_	3.8	7.3 ⁽⁵⁾	
		50% Duty Cycle OE = EN = GND Eight Bits Toggling at fi = 2.5MHz	VIN = 3.4V VIN = GND	_	6	16.3 ⁽⁵⁾	

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input; (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of Δlcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fcp/2+ fiNi)$
 - Icc = Quiescent Current
 - Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - fi = Output Frequency
 - Ni = Number of Outputs at fi
- All currents are in milliamps and all frequencies are in megahertz.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			FCT823AT		FCT	323CT	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	10	1.5	6	ns
t PHL	CP to Yx (OE = LOW)	$RL = 500\Omega$					
		$CL = 300pF^{(4)}$	1.5	20	1.5	12.5	ns
		$RL = 500\Omega$					
tsu	Set-up Time HIGH or LOW Dx to CP	CL = 50pF	4		3	_	ns
tΗ	Hold Time HIGH or LOW Dx to CP	$RL = 500\Omega$	2	_	1.5	_	ns
tsu	Set-up Time HIGH or LOW \overline{EN} to CP		4	_	3	_	ns
tΗ	Hold Time HIGH or LOW EN to CP		2	_	0	_	ns
t PHL	Propagation Delay, CLR to Yx		1.5	14	1.5	8	ns
trem	Recovery Time CLR to CP		6	_	6	_	ns
tw	Clock Pulse Width HIGH or LOW		7		6	_	ns
tw	CLR Pulse Width LOW		6	1	6	_	ns
tpzh	Output Enable Time OE to Yx	CL = 50pF	1.5	12	1.5	7	ns
tpzl		$RL = 500\Omega$					
		$CL = 300pF^{(4)}$	1.5	23	1.5	12.5	ns
		$RL = 500\Omega$					
tphz	Output Disable Time OE to Yx	CL = 5pF ⁽⁴⁾	1.5	7	1.5	6	ns
tplz		$RL = 500\Omega$					
		CL = 50pF	1.5	8	1.5	6.5	ns
		$RL = 500\Omega$					

NOTES:


- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. This parameter is guaranteed but not tested.
- 4. This condition is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS




Test Circuits for All Outputs

Octal Link



Set-Up, Hold, and Release Times



Propagation Delay


SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.






Enable and Disable Times

NOTES:

Octal Link

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.