

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

SH7262/SH7264 Group

USB Isochronous Transfer by the USB Function Controller

Summary

This application note describes the configuration to use the SH7262/SH7264 USB 2.0 host/function module as the USB function controller and transfer data to the USB host in isochronous transfer.

Target Device

SH7264 MCU (In this document, SH7262/SH7264 are described as "SH7264".)

Contents

1. Introduction.....	2
2. Applications	3
3. References.....	27

1. Introduction

1.1 Specifications

Specifies the SH7264 MCU as the USB function to transfer data to the USB host in isochronous transfer.

1.2 Modules Used

- USB 2.0 Host/Function Module (USB module)
- Direct Memory Access Controller (DMAC)
- Interrupt controller (INTC)

1.3 Applicable Conditions

MCU	SH7262/SH7264
Operating Frequency	Internal clock: 144 MHz Bus clock: 72 MHz Peripheral clock: 36 MHz
Integrated Development Environment	Renesas Technology Corp. High-performance Embedded Workshop Ver.4.07.00
C Compiler	Renesas Technology SuperH RISC engine Family C/C++ compiler package Ver.9.03 Release 00
Compiler Options	Default setting in the High-performance Embedded Workshop (-cpu=sh2afpu -fpu=single -object="\$(CONFIGDIR)\$(FILELEAF).obj" -debug -gbr=auto -chgincpath -errorpath -global_volatile=0 -opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1 -nologo)

1.4 Related Application Note

For more information, refer to the following application notes:

- SH7262/SH7264 Group Example of Initialization
- SH7262/SH7264 Group Implementing the USB Enumeration on the USB Function Controller
- SH7262/SH7264 Group USB Bulk Transfer by the USB Function Controller
- SH7262/SH7264 Group USB Interrupt Transfer by the USB Function Controller

2. Applications

This application uses the USB 2.0 host/function module (USB module) as the USB function to transfer data to the USB host in isochronous transfer.

2.1 Overview of USB Module

- (1) Includes the USB host controller and function controller compliant to USB high-speed
 - Includes the USB host controller and function controller
 - USB host controller and function controller can be switched by setting registers
 - Includes the USB transceiver

- (2) Reduced number of external pins and space-saving installation
 - Includes the D+ pull-up resistor (When operating as the function)
 - Includes the D+ and D- pull-down resistors (When operating as the host)
 - Includes the D+ and D- terminator (When operating at high-speed)
 - Includes the D+ and D- output resistor (When operating at full-speed)

- (3) Supports all types of USB transfer
 - Control transfer
 - Bulk transfer
 - Interrupt transfer (High-bandwidth is not supported)
 - Isochronous transfer (High-bandwidth is not supported)

- (4) Internal bus interface
 - Includes two channels of DMA interface

- (5) Pipe configuration
 - Includes 8-KB buffer memory for USB communication
 - Up to 10 pipes can be specified (including the default control pipe)
 - Programmable pipe configuration
 - Any endpoint number can be assigned to pipes 1 to 9
 - Transfer conditions for pipes are as follows:
 - Pipe 0: Control pipe (Default control pipe: DCP), 64-byte fixed single buffer
 - Pipes 1 and 2: Bulk or isochronous pipe, continuous transfer mode, programmable buffer size (Double buffering can be specified up to 2 KB)
 - Pipes 3 to 5: Bulk pipe, continuous transfer mode, programmable buffer size (Double buffering can be specified up to 2 KB)
 - Pipes 6 to 9: Interrupt pipe, 64-byte fixed single buffer

- (6) Features as the host controller
 - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) supported
 - Communicates with multiple peripherals via a hub (tier 1)
 - Automatically responds to the reset handshake
 - Automatically schedules to transmit SOF, and packets
 - Specifies the interval on isochronous and interrupt transfers

(7) Features as the function controller

- High-speed (480 Mbps), and full-speed (12 Mbps) supported
- Automatically detects the high-speed or full-speed operation by replying to the reset handshake
- Manages stage on control transfer
- Manages the device state
- Automatically responds to the SET_ADDRESS request
- NAK response interrupt (NRDY)
- SOF Tracking and Recovery

(8) Other features

- Completes transfer by counting transactions
- Delays the BRDY interrupt event notification timing (BFRE)
- Automatically clears the buffer memory after reading data from the pipe specified by the DnFIFO (n = 0, 1) port (DCLRM)
- Specifies NAK to the response PID by the end of transfer (SHTNAK)

2.2 Isochronous Transfer

Isochronous transfer is used to transfer large amounts of data periodically. It is useful for transferring data with bounded-latency, however, does not detect and correct an error. Isochronous transfer is popularly used for transferring audio and video.

Isochronous transfer includes the following features:

- Periodic transfer
- Unidirectional (Isochronous IN transfer or isochronous OUT transfer)
- Consists of two packets such as the token, and data
- Maximum packet size: 1 to 1024 bytes (for high-speed endpoints)
1 to 1023 bytes (for full-speed endpoints)

As the periodic transfer is preferentially executed when scheduling (micro) frames, its latency is guaranteed. However, the number of transactions per (micro) frame is restricted to 1 (see note). Isochronous transfer does not detect and correct an error, since it does not allow the handshake.

Note: High-Bandwidth endpoint supports up to three transactions, however, the SH7264 USB module does not support the High-Bandwidth.

Figure 1 shows the isochronous transfer image.




Figure 1 Isochronous Transfer Image

Figure 2 shows the packet response pattern for isochronous IN transfer. Figure 3 shows the packet response pattern for isochronous OUT transfer.




Figure 2 Packet Response Pattern for Isochronous IN Transfer




Figure 3 Packet Response Pattern for Isochronous OUT Transfer

Figure 4 shows isochronous transfer setting procedures (overview).

For more information on how to initialize the pipe, refer to 2.3 Pipes. Refer to 2.4 FIFO Port for how to access FIFO port.




Figure 4 Isochronous Transfer Setting Procedure (Overview)

2.3 Pipes

A USB pipe is a logic communication path in the USB transfer. Specify the transfer type and direction on every pipe to execute multiple USB transfers on a device.

2.3.1 Overview

Figure 5 shows an overview of the pipe.

A USB module uses 10 pipes including the default control pipe (DCP). Pipe 0 (DCP) supports control transfer only. Refer to the "SH7262/SH7264 Group Implementing the USB Enumeration on the USB Function Controller" for details on the DCP. Pipes 1 and 2 are for isochronous transfer, pipes 3 to 5 are for bulk transfer, and pipe 6 to 9 are for interrupt transfer. Note that pipes 1 and 2 can be used for bulk transfer. Pipes 1 to 5 are allowed for using the double buffering and transaction counter to transfer large amount of data. For setting pipes 1 to 9, see 2.3.2 Pipe Configuration Procedure.




Figure 5 Pipes (Overview)

2.3.2 Pipe Configuration Procedure

Figure 6 shows the configuration procedure of pipes. For details on the pipe setting, refer to 2.3.3 Transmit Pipe Setting (Isochronous IN Transfer) and 2.3.4 Receive Pipe Setting (Isochronous OUT Transfer).

Pipes can be set dynamically. Normally, pipes are set when the target endpoint is decided. As pipes 1 to 9 use some of registers in common, set the target pipe by the Pipe window select register (PIPESEL) before configuration. Note that pipes cannot be configured when the target pipe is already allocated to the FIFO port, or when the PID bit setting is other than NAK.




Figure 6 Pipe Configuration Procedure

2.3.3 Transmit Pipe Setting (Isochronous IN Transfer)

This section describes an example of pipe setting when transferring large amounts of data in isochronous IN transfer.

Table 1 lists the setting example of isochronous IN transfer using pipe 1. Figure 7 shows the operation example using the setting listed in Table 1. Double buffering is enabled in this example. As this example assumes to use the DMA transfer to write data to buffer, BRDY and BEMP interrupts are not used. For details, refer to (1) to (8) described in following pages.

Table 1 Isochronous IN Transfer Setting Example Using Pipe 1

Register Name	Setting	Description	
PIPESEL register	H'0001	Set pipe 1 as the target pipe	
PIPECFG register	H'C211	TYPE [1:0] bits = 3	Set the transfer type as isochronous transfer
		BFRE bit = 0	BRDY interrupt when transmitting/receiving data (Not used)
		DBLB bit = 1	Double buffering
		CNTMD bit = 0	Non-continuous transfer mode (This bit is not enabled in isochronous transfer)
		SHTNAK bit = 0	(Only 0 can be specified when transmitting data)
		DIR bit = 1	Set the transfer direction as transmit
		EPNUM bit = 1	Set the endpoint number as 1
PIPEBUF register	H'3C08	BUFSIZE [4:0] bits = B'01111	Set the buffer size as 1 KB
		BUFNMB [6:0] bits = 8	Set the first block of a buffer as 8
PIPEMAXP register	H'0400	Set the maximum packet size as 1 KB	
PIPEPERI register	H'1007	IFIS bit = 1	Buffer is flushed when an interval error is detected
		IITV [2:0] bits = 7	Interval to detect an interval error ^(note) 16 ms = 125 μs × 2 ⁷
BRDYENB register	PIPE1BRDYE bit = 0	BRDY interrupt is disabled	
NRDYENB register	PIPE1NRDYE bit = 0	NRDY interrupt is disabled	
BEMPENB register	PIPE1BEMPE bit = 0	BEMP interrupt is disabled	
SOFCFG register	BRDYM bit = 0	Clearing the BRDY interrupt status automatically is disabled	

Note: The USB module executes isochronous transfer according to the cycle controlled by the USB host. Specify the interval by the bInterval field in the endpoint descriptor.




Figure 7 Isochronous IN Transfer Example

(1) Double buffering (DBLB bit)

Double buffering ensures an efficient transmission of large amounts of data. Buffer is operated either by the USB module or the CPU. When using single buffering, the USB module cannot access buffer while the CPU (or DMAC) accesses the buffer. While the CPU accesses the buffer, double buffering allows the USB module to access another buffer to execute the USB transfer efficiently.





Figure 8 Double Buffering

(2) Continuous transfer mode (CNTMD bit)

Use the continuous transfer mode to transmit or receive multiple transactions continuously. In a single transfer, interrupts are generated when the size of the transmitted or received data reaches the maximum packet size. In a continuous transfer, however, data can be transferred without interrupts to CPU until the size of data reaches the buffer size allocated to each pipe. If the size of data is smaller than the buffer size, set the BVAL bit to 1 to transmit the data.

Note: Continuous transfer mode cannot be used in isochronous transfer.



Note: When using double buffering, the timing of interrupts depend on the state of another buffer.

Figure 9 Continuous Transfer Mode

(3) Endpoint Number (EPNUM bit)

Specify the same value as the value of the corresponding endpoint descriptor.

(4) Maximum packet size (PIPEMAXP register)

Specify the value defined in the USB specifications. The USB defines the allowable maximum packet size to be between 1 to 1024 bytes for high-speed transfer, or between 1 to 1023 bytes for full-speed transfer.

(5) Buffer size and the number of the first block in the buffer (PIPEBUF register)

Figure 10 shows the setting example of the buffer size and the block number. To use the pipe, allocate the area from the USB module internal FIFO buffer memory. Specify the first block number and the number of blocks in units of 64-byte blocks as the area. Specify the first block number in the BUFNMB bit, and the value of the number of blocks to allocate -1 in the BUFSIZE bit. Pipes 1 to 5 can be specified up to 2 KB, however, not less than the maximum packet size. Two buffers of the specified memory are allocated when using the double buffering (DBLB bit = 1)




Figure 10 Buffer Size and Block Number Setting

(6) Enabling interrupts (BRDYENB register, BEMPENB register)

Figure 11 shows the interrupt timing in transmission. Enable the required interrupts on each pipe.




Figure 11 Interrupt Timing in Transmission

(7) Interval to detect an interval error (IITV bit)

Figure 12 shows the timing to occur an interval error. The USB host controls intervals in isochronous transfer, however, the USB function can detect an interval error. Specify the interval in the IITV bit as specified in the bInterval field. The interval must be specified as (micro) frame timing $\times 2$ to the n-th power.

After changing the PID bit to BUF, the USB function starts to count the interval when it completes to transfer data correctly. An interval error occurs when the USB function cannot receive token in expected frame timing in that case. When setting the IITV to 0, however, the USB function starts to count the interval from the next frame after setting the PIF bit to BUF.

When a transfer is aborted after setting the PID bit to NAK or STALL, the interval counter is not initialized. Therefore, clear the buffer memory by the ACLRM bit to start the transfer again, and the USB function starts to count with the IITV bit.




Figure 12 Interval Error Timing

(8) Buffer flushing (IFIS bit)

Buffer flushing feature allows the USB module for continuing to transfer when an interval error occurs in isochronous IN transfer. When setting the IFIS bit to 1, the buffer which was scheduled to transmit at the time when an interval error occurred is automatically cleared.




Figure 13 Buffer Flushing

2.3.4 Receive Pipe Setting (Isochronous OUT Transfer)

This section describes an example of pipe setting when transferring large amounts of data in isochronous OUT transfer.

Table 2 lists the setting example of isochronous OUT transfer using pipe 2. Figure 14 shows the operation example using the setting listed in Table 2. Double buffering and continuous transfer mode are enabled in this example. To use the DMA transfer effectively, specify the BRDY interrupt to occur when reading data is completed. For details, refer to (1) to (9) described in following pages.

Table 2 Isochronous OUT Transfer Setting Example Using Pipe 2

Register Name	Setting	Description	
PIPESEL register	H'0002	Set pipe 2 as the target pipe	
PIPECFG register	H'C682	TYPE [1:0] bits = 3	Set the transfer type as isochronous transfer
		BFRE bit = 1	BRDY interrupt when reading data is completed
		DBLB bit = 1	Double buffering
		CNTMD bit = 0	Non-continuous transfer mode (This bit is not enabled in isochronous transfer)
		SHTNAK bit = 1	Return NAK after receiving the transfer
		DIR bit = 0	Set the transfer direction as receive
		EPNUM bit = 2	Set the endpoint number as 2
PIPEBUF register	H'3C28	BUFSIZE [4:0] bits = B'01111	Specify the buffer size as 1 KB
		BUFNMB [6:0] bits = 40	Specify the first block of a buffer as 40
PIPEMAXP register	H'0400	Specify the maximum packet size as 1 KB	
PIPEPERI register	H'0007	IFIS bit = 0	Buffer is not flushed when an interval error is detected (This bit is not enabled in isochronous OUT transfer)
		IITV [2:0] bits = 7	Interval to detect an interval error ^(note) 16 ms = 125 μs × 2 ⁷
PIPE2TRN register	H'0003	Specify the number of transactions as 3	
PIPE2TRE register	H'0100	TRCLR bit = 1	Clear the transaction counter
	H'0200	TRENB bit = 1	Enable the transaction counter
BRDYENB register	PIPE2BRDYE bit = 1	BRDY interrupt is enabled	
NRDYENB register	PIPE2NRDYE bit = 0	NRDY interrupt is disabled	
BEMPENB register	PIPE2BEMPE bit = 0	BEMP interrupt is disabled	
SOFCFG register	BRDYM bit = 0	Clearing the BRDY interrupt status automatically is disabled	

Note: The USB module executes isochronous transfer according to the cycle controlled by the USB host. Specify the interval by the bInterval field in the endpoint descriptor.




Figure 14 Isochronous OUT Transfer Example

(1) Enabling the transaction counter (PIPE_nTRN register, PIPE_nTRE register)

Figure 15 shows the transaction counter operation. Enable the transaction counter to receive data by transfer. Specify the total number of transactions in the TRNCNT bit of the receive pipe, and the specify 1 in the TREN_B bit. Refer to 2.4.3 Reading Data from the FIFO Port (Isochronous OUT Transfer) for details.

The USB module executes following processing when receiving the same number of packets as set in the TRNCNT bit is completed (transfer is completed). These functions can be used with pipes 1 to 5, receive pipes.

- Hands over the access to buffer from the SIE (USB module) to the CPU if the FIFO buffer is not full in continuous transfer mode (CNTMD = 1)
- When the SHTNAK bit is 1, changes the PID bit to NAK
- When the BFRE bit is 1, asserts the BRDY interrupt after reading data is completed




Figure 15 Transaction Counter

(2) Disabling pipes when transfer is completed (SHTNAK bit)

When setting the SHTNAK bit to disable pipes when a transfer is completed, the USB module automatically changes the PID bit to NAK on receiving transfer is completed, which facilitates the transfer processing. When setting the SHTNAK of the receive pipe to 1, the USB module sets the PID bit corresponding to the target pipe to NAK. The USB module determines that the transfer is completed when the following conditions are satisfied. These functions can be used with pipes 1 to 5, receive pipes.

- When receiving the short packet data (including zero-length packet) correctly
- Using the transaction counter to receive packets of transaction counted correctly

(3) Enabling interrupts (BRDYENB/NRDYENB registers) and specifying the BRDY interrupt (BFRE bit)

Figure 16 shows the BRDY interrupt timing in reception. The BRDY interrupt timing depends on the BFRE bit setting. Set the DREQE bit in the DnFIFOSEL register to 1, and the DMA transfer request is issued when CPU is ready to access buffer. For details on the DMA transfer setting, refer to 2.4 FIFO Port.




Figure 16 BRDY Interrupt Timing in Reception

Figure 17 shows NRDY interrupt timing in reception. Use the NRDY interrupt to detect an interval error, and an overrun. The OVRN bit in the FRMNUM register indicates which source causes the NRDY interrupt.




Figure 17 NRDY Interrupt Timing in Reception

- (4) Double buffering (DBLB bit)
Apply the same setting as the transmission. See 2.3.3 for details.
- (5) Continuous transfer mode (CNTMD bit)
Apply the same setting as the transmission. See 2.3.3 for details.
- (6) Maximum packet size (PIPEMAXP register)
Apply the same setting as the transmission. See 2.3.3 for details.
- (7) Endpoint number (EPNUM bit)
Apply the same setting as the transmission. See 2.3.3 for details.
- (8) Buffer size and the number of the first block in the buffer
Apply the same setting as the transmission. See 2.3.3 for details.
- (9) Interval to detect an interval error
Apply the same setting as the transmission. See 2.3.3 for details.

2.4 FIFO Port

Use FIFO port to access (read or write data) the FIFO buffer memory allocated to pipes. This section describes how to access the FIFO buffer memory.

2.4.1 FIFO Port Overview

Figure 18 shows an overview of the FIFO port. The FIFO port has three registers (C/DnFIFO port registers). Specify the pipe number in the CURPIPE bit in the C/DnFIFOSEL register to access the FIFO buffer memory allocated to the specified pipe via the C/DnFIFO port register. Specify the access bit width and endianness in the C/DnFIFOSEL register. The C/DnFIFOCTR register indicates the write end in the buffer memory, and clears buffer.

Make sure to check the setting in the FRDY bit in the C/DnFIFOCTR register before accessing the C/DnFIFO port register, since the FIFO buffer memory may be operated by the system (CPU) or by the USB module (SIE). See bits BSTS and INBUFM in the DCPCTR register and the PIPEnCTR register to check the buffer status in each pipe.

The DCP buffer can be allocated only to the CFIFO port register. The DMA transfer can be used in the D0FIFO port register and the D1FIFO port register.




Figure 18 FIFO Port (Overview)

2.4.2 Writing Data to the FIFO Port (Isochronous IN Transfer)

Use the DMA transfer to transfer large amounts of data effectively such as isochronous IN transfer. This section describes the procedures on writing data in the D0FIFO port register using the DMA transfer.

Figure 19 shows an example of writing data to the FIFO port. Figure 20 shows the DMAC setting example. Note that the target pipe cannot be changed during the DMA transfer.

Figure 21 shows an example of the DMA transfer end interrupt (Isochronous IN transfer). The DMAC transfer end interrupt detects when writing to buffer is completed. Refer the INBUFM bit setting after the DMA transfer is completed to confirm that isochronous IN transfer is completed.




Figure 19 Writing Data to the FIFO Port




Figure 20 DMAC Setting




Figure 21 DMA Transfer End Interrupt Example (Isochronous IN Transfer)

2.4.3 Reading Data from the FIFO Port (Isochronous OUT Transfer)

This section describes the procedure to read data from the D1FIFO port register. Read one transfer data using the DMA transfer, and generate the BRDY interrupt.

Figure 22 and Figure 23 show examples of reading data from FIFO port. Refer to Figure 20 for procedures to set the DMAC. Figure 24 shows an example of the DMA transfer end interrupt (isochronous OUT transfer). Figure 25 shows an example of the BRDY interrupt. As same as writing data to the FIFO port, the target pipe cannot be changed during the DMA transfer.




Figure 22 Reading Data from the FIFO Port (1/2)




Figure 23 Reading Data from the FIFO Port (2/2)




Figure 24 DMA Transfer End Interrupt (Isochronous OUT Transfer)




Figure 25 BRDY Interrupt (Isochronous OUT Transfer)

3. References

- Software Manual
SH-2A/SH-2A-FPU Software Manual Rev. 3.00
The latest version of the software manual can be downloaded from the Renesas website.
- Hardware Manual
SH7262 Group, SH7264 Group Hardware Manual Rev. 2.00
The latest version of the hardware manual can be downloaded from the Renesas website.
- USB 2.0 Specifications
Universal Serial Bus Specification Revision 2.00
(<http://www.usb.org/developers>)

Website and Support

Renesas Technology Website
<http://www.renesas.com/>

Inquiries
<http://www.renesas.com/inquiry>
csc@renesas.com

Revision History

Rev.	Date	Description	
		Page	Summary
1.00	Feb. 12, 2010	—	First edition issued

All trademarks and registered trademarks are the property of their respective owners.

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.