

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

H8/300L SLP Series

Transition to Medium-Speed Sleep Mode

Introduction

An IRQ0 interrupt is generated during program execution in the active mode, and the system enters a sleep mode (medium speed) by executing a SLEEP instruction after the IRQ0 interrupt handling is completed.

Target Device

H8/38024

Contents

1. Specifications	2
2. Description of Functions	3
3. Principle of Operation	5
4. Description of Software	6
5. Flowchart.....	9
6. Program Listing	11

1. Specifications

1. This sample task shows an example of making transition to the medium-speed sleep mode.
2. An IRQ0 interrupt is generated by the input from a switch on the $\overline{\text{IRQ0}}$ pin during program execution in the active mode. The system enters a sleep mode (medium speed) by executing a SLEEP instruction after the IRQ0 interrupt handling is completed.
3. A Timer A interrupt is generated one second after the transition to the sleep mode. This causes the system to leave the sleep mode and return to the medium-speed active mode.
4. The LED is turned when the program is started, and turned off when the system enters the sleep mode. The LED is turned on again upon transition to the active mode.
5. The LED is connected to the P92 output pin of port 9.
6. P92 is a large-current port.
7. Figure 1.1 shows an example of connecting a switch to the $\overline{\text{IRQ0}}$ pin.




Figure 1.1 Example of Switch Connection for Transition to Medium-Speed Sleep Mode

2. Description of Functions

1. In this sample task, transition to the medium-speed sleep mode, a power down mode, is made. Figure 2.1 shows a mode transition diagram to the medium-speed sleep mode. The function of the medium-speed sleep mode is described below.
 - When a SLEEP instruction is executed in the active mode while SSBY and LSON in SYSCR1 are both set to 0, and MSON and DTON in SYSCR2 are set to 1 and 0, respectively, the system enters the medium-speed sleep mode.
 - During the medium-speed sleep mode, the CPU operation is halted but on-chip peripheral modules operate except for PWM.
 - During the medium-speed sleep mode, the system operates at the clock frequency set by MA1 and MA0 in SYSCR1.
 - The medium-speed sleep mode can be terminated by any interrupt (Timer A, Timer C, Timer F, Timer G, asynchronous event counter, IRQAEC, IRQ4, IRQ3, IRQ1, IRQ0, WKP7 to WKP0, SCI3 and A/D converter) or by $\overline{\text{RES}}$ pin input.
 - In the case of terminating the mode by an interrupt, the medium-speed sleep mode is terminated upon generation of an interrupt and the interrupt exception handling starts. From the medium-speed sleep mode, transition to the medium-speed active mode is possible.
 - The medium-speed sleep mode is not cleared if the I bit in CCR is set to 1 or acceptance of the interrupt is disabled by the interrupt enable register.
 - In the case of terminating the mode by the $\overline{\text{RES}}$ pin, when the $\overline{\text{RES}}$ pin is driven "Low", the system enters a reset state and the medium-speed sleep mode thus ends.
 - In this sample task, the medium-speed sleep mode is terminated by Timer A interrupt.
 - During the medium-speed sleep mode, the system operates at the clock frequency set by MA1 and MA0 in SYSCR1. The operating clock is selected from among $\phi_{\text{osc}}/128$, $\phi_{\text{osc}}/64$, $\phi_{\text{osc}}/32$ and $\phi_{\text{osc}}/16$.
 - ϕ_{osc} is an OSC clock that is output by the system clock oscillator.
 - In this sample task, $\phi_{\text{osc}}/128$ is selected as the operating clock in the medium-speed sleep mode.




Figure 2.1 Mode Transition from/to Medium-Speed Sleep Mode

2. Table 2.1 shows the function assignments in this sample task. Transition to the medium-speed sleep mode is carried out by assigning the functions as shown below.

Table 2.1 Assignment of Functions

Pin/Register	Assigned Function
PSW	A 5-bit up counter using the subclock (32.768 kHz)/4 as input.
SYSCR1	Controls power down modes.
SYSCR2	Controls power down modes.
TMA	Sets TCA overflow cycle to 1 sec.
TCA	1 sec. timer
PDR9	P92 output pin data storage
IEN0	Enables $\overline{\text{IRQ0}}$ pin interrupt requests.
IEG0	Selects $\overline{\text{IRQ0}}$ pin input edge.
IENTA	Enables Timer A interrupt requests.
IENDT	Enables direct transition interrupt requests.
IRRTA	Indicates whether or not a Timer A interrupt request has been generated.
IRRI0	Indicates whether or not an IRQ0 interrupt request has been generated.
IRRDT	Indicates whether or not a direct transition interrupt request has been generated.
P92	LED output
$\overline{\text{IRQ0}}$	Switch input

3. Principle of Operation

1. Figure 3.1 illustrates the operation of this sample task. Transition to the medium-speed sleep mode is carried out through hardware and software processing as shown in the figure.




Figure 3.1 Operation Principle of Making Transition to Medium-Speed Sleep Mode

4. Description of Software

4.1 Modules

The modules used in this sample task are shown in table 4.1.

Table 4.1 Description of Modules

Module	Label	Function
Main routine	main	Makes settings for IRQ0 interrupt, port 9, and Timer A interrupt, enables interrupts, controls the LED, and makes transition to the medium-speed sleep mode.
Switch ON	Irq0int	An IRQ0 interrupt handling routine which sets SWONF and disables IRQ0 interrupts.
Terminate medium-speed sleep mode	taint	A Timer A interrupt handling routine which disables Timer A interrupt.
Direct transition	dtint	A direct transition interrupt handling routine which clears the direct transition interrupt request flag.

4.2 Arguments

This sample task does not use arguments.

4.3 Internal Registers

Table 4.2 shows the internal registers involved in this sample task.

Table 4.2 Description of Internal Registers

Register	Function	Address	Setting
TMA	Timer Mode Register A If TMA = H'18, Timer A function is set to clock time-base function, TCA input clock source to PSW and TCA overflow cycle to 1 sec.	H'FFA6	H'18
TCA	Timer Counter A An 8-bit up-counter using clock input of 32.768 kHz / 32.	H'FFA7	H'00
PDR9 P92	Port Data Register 9 (Port Data Register 92) If P92 = 0, the output level on pin P92 is Low. If P92 = 1, the output level on pin P92 is High.	H'FFDC Bit 2	0
SYSCR1 SSBY	System Control Register 1 (Software Standby) If SSBY = 0, a transition is made to the sleep mode after a SLEEP instruction is executed in the active mode. A transition is made to the subsleep mode after a SLEEP instruction is executed in the subactive mode.	H'FFF0 Bit 7	0
LSON	System Control Register 1 (Low speed ON flag) If LSON = 0, the CPU operating clock is set to the system clock when the watch mode is terminated.	H'FFF0 Bit 3	0
MA1 MA0	System Control Register 1 (Active Mode Clock Select 1, 0) If MA1 = 1 and MA0 = 1, the operating clock in the medium-speed active mode or medium-speed sleep mode is set to $\phi_{osc}/128$.	H'FFF0 Bit 1 Bit 0	MA1 = 1 MA0 = 1

Register	Function	Address	Setting	
SYSCR2	DTON	System Control Register 2 (Direct Transition ON Flag) If DTON = 0, a transition is made to the standby, watch or sleep mode when a SLEEP instruction is executed in the active mode. If DTON = 1, A direct transition is made to the high-speed active mode (when SSBY = 0, MSON = 0, LSON = 0) or to the subactive mode (when SSBY = 1, MSON = 1, LSON = 1) when a SLEEP instruction is executed in the medium-speed active mode.	H'FFF1 Bit 3	0
	MSON	System Control Register 2 (Medium Speed ON Flag) If MSON = 0, the system operates in the high-speed active mode after the standby, watch or sleep mode is terminated. The system operates in the high-speed sleep mode if a SLEEP instruction is executed in the active mode. If MSON = 1, the system operates in the medium-speed active mode after the standby, watch or sleep mode is terminated. The system operates in the medium-speed sleep mode if a SLEEP instruction is executed in the active mode.	H'FFF1 Bit 2	1
IEGR	IEG0	IRQ Edge Select Register (IRQ0 Edge Select) If IEG0 = 0, falling edge is selected for edge detection of $\overline{\text{IRQ0}}$ pin input. If IEG0 = 1, rising edge is selected for edge detection of $\overline{\text{IRQ0}}$ pin input.	H'FFF2 Bit 0	0
IENR1	IENTA	Interrupt Enable Register 1 (Timer A Interrupt Enable) If IENTA = 0, Timer A interrupt requests are disabled. If IENTA = 1, Timer A interrupt requests are enabled.	H'FFF3 Bit 7	0
	IEN0	Interrupt Enable Register 1 (IRQ0 Interrupt Enable) If IEN0 = 0, $\overline{\text{IRQ0}}$ pin interrupt requests are disabled. If IEN0 = 1, $\overline{\text{IRQ0}}$ pin interrupt requests are enabled.	H'FFF3 Bit 0	1
IENR2	IENDT	Interrupt Enable Register 2 (Direct Transition Interrupt Enable) If IENDT = 0, interrupt requests by direct transition are disabled. If IENDT = 1, interrupt requests by direct transition are enabled.	H'FFF4 Bit 7	1
IRR1	IRRTA	Interrupt Request Register 1 (Timer A Interrupt Request Flag) If IRRTA = 0, Timer A interrupt is not requested. If IRRTA = 1, Timer A interrupt has been requested.	H'FFF6 Bit 7	0
	IRRI0	Interrupt Request Register 1 (IRQ0 Interrupt Request Flag) If IRRI0 = 0, IRQ0 interrupt is not requested. If IRRI0 = 1, IRQ0 interrupt has been requested.	H'FFF6 Bit 0	0
IRR2	IRRDT	Interrupt Request Register 2 (Direct Transition Interrupt Request Flag) If IRRDT = 0, an interrupt by direct transition is not requested. If IRRDT = 1, an interrupt by direct transition has been requested.	H'FFF7 Bit 7	0

4.4 Description of RAM


Table 4.3 describes the RAM area used in this sample task.

Table 4.3 Description of RAM


Label	Function	Address	Used in
USRF SWONF	Flag to judge whether the switch input is on or off.	H'FB80 Bit 0	Main routine Switch ON

5. Flowchart


1. Main routine




2. IRQ0 interrupt handling routine



3. Timer A interrupt handling routine



4. Direct transition interrupt handling routine



6. Program Listing

INIT.SRC (Program listing)

```

.EXPORT  _INIT
.IMPORT  _main
;
.SECTION P, CODE
_INIT:
MOV.W   #H'FF80, R7
LDC.B   #B'10000000, CCR
JMP     @_main
;
.END

/*****
/*
/* H8/300L Super Low Power Series
/* -H8/38024 Series-
/* Application Note
/*
/* 'Transition to Sleep (Middle-Speed) Mode'
/*
/* Function
/* : Power-Down Mode
/*   Sleep (Middle-Speed) Mode
/*
/* External Clock : 10MHz
/* Internal Clock : 5MHz
/* Sub Clock      : 32.768kHz
/*
*****/

#include <machine.h>

/*****
/* Symbol Definition
*****/
struct BIT {
    unsigned char  b7:1;    /* bit7 */
    unsigned char  b6:1;    /* bit6 */
    unsigned char  b5:1;    /* bit5 */
    unsigned char  b4:1;    /* bit4 */
    unsigned char  b3:1;    /* bit3 */
    unsigned char  b2:1;    /* bit2 */
    unsigned char  b1:1;    /* bit1 */
    unsigned char  b0:1;    /* bit0 */
};

#define TMA      *(volatile unsigned char *)0xFFB0    /* Timer Mode Register A */
#define TCA      *(volatile unsigned char *)0xFFB1    /* Timer Counter A */
#define PMR2_BIT (*(struct BIT *)0xFFC9)             /* Port Mode Register 2 */
#define IRQ0     PMR2_BIT.b0                          /* P43/IRQ0 Select */
#define PDR9_BIT (*(struct BIT *)0xFFDC)             /* Port Data Register 9 */
#define P92      PDR9_BIT.b2                          /* Port Data Register 92 */
#define SYSCR1   *(volatile unsigned char *)0xFFFF0  /* System Control Register 1 */
#define SYSCR1_BIT (*(struct BIT *)0xFFFF0)          /* System Control Register 1 */
#define SSBY     SYSCR1_BIT.b7                        /* Software Standby */
#define STS2     SYSCR1_BIT.b6                        /* Standby Timer Select 2 */

```

```

#define STS1      SYSCR1_BIT.b5          /* Standby Timer Select 1          */
#define STS0      SYSCR1_BIT.b4          /* Standby Timer Select 0          */
#define LSON      SYSCR1_BIT.b3          /* Low Speed On Flag               */
#define MA1       SYSCR1_BIT.b1          /* Active Mode Clock Select 1      */
#define MA0       SYSCR1_BIT.b0          /* Active Mode Clock Select 0      */
#define SYSCR2    *(volatile unsigned char *)0xFFFF1 /* System Control Register 2      */
#define SYSCR2_BIT  (*(struct BIT *)0xFFFF1) /* System Control Register 2      */
#define NESEL     SYSCR2_BIT.b4          /* Noise Elimination Sampling     */
/*                                     Frequency Select */
#define DTON      SYSCR2_BIT.b3          /* Direct Transfer On Flag         */
#define MSON      SYSCR2_BIT.b2          /* Middle Speed On Flag           */
#define SA1       SYSCR2_BIT.b1          /* Subactive Mode Clock Select 1  */
#define SA0       SYSCR2_BIT.b0          /* Subactive Mode Clock Select 0  */
#define IEGR1_BIT  (*(struct BIT *)0xFFFF2) /* Interrupt Edge Select Register 1 */
#define IEG0      IEGR1_BIT.b0          /* IRQ0 Edge Select               */
#define IENR1_BIT  (*(struct BIT *)0xFFFF3) /* Interrupt Enable Register 1     */
#define IENTA     IENR1_BIT.b7          /* Timer A Interrupt Enable       */
#define IEN0      IENR1_BIT.b0          /* IRQ0 Interrupt Enable          */
#define IENR2_BIT  (*(struct BIT *)0xFFFF4) /* Interrupt Enable Register 2     */
#define IENDT     IENR2_BIT.b7          /* Direct Transfer Interrupt Enable */
#define IRR1_BIT   (*(struct BIT *)0xFFFF6) /* Interrupt Request Register 1    */
#define IRRTA     IRR1_BIT.b7          /* Timer A Interrupt Request Flag  */
#define IRRIO     IRR1_BIT.b0          /* IRQ0 Interrupt Request Flag    */
#define IRR2_BIT   (*(struct BIT *)0xFFFF7) /* Interrupt Request Register 2    */
#define IRRDT     IRR2_BIT.b7          /* Direct Transfer Interrupt Request Flag */

#pragma interrupt (irq0int)
#pragma interrupt (taint)
#pragma interrupt (dtint)
/*****
/* Function define
*****/
extern void INIT ( void );          /* SP Set
void main ( void );
void irq0int ( void );
void taint ( void );
void dtint ( void );

/*****
/* RAM define
*****/
unsigned char USRF;                /* User Flag Area

#define USRF_BIT  (*(struct BIT *)&USRF)
#define SWONF    USRF_BIT.b0        /* Switch On Flag

```

```

/*****
/* Vector Address
/*****
#pragma section V1 /* Vector Section Set
void (*const VEC_TBL1[])(void) = {
    INIT /* 0x0000 Reset Vector
};
#pragma section V2 /* Vector Section Set
void (*const VEC_TBL2[])(void) = {
    irq0int /* 0x0008 IRQ0 Interrupt Vector
};
#pragma section V3 /* Vector Section Set
void (*const VEC_TBL3[])(void) = {
    taint /* 0x0016 timer A Interrupt Vector
};
#pragma section V4 /* Vector Section Set
void (*const VEC_TBL4[])(void) = {
    dtint /* 0x0028 Direct Transfer Interrupt Vector
};

#pragma section /* P
/*****
/* Main Program
/*****
void main ( void )
{
    set_imask_ccr(1); /* Interrupt Disable
    P92 = 0; /* Turn On LED
    SWONF = 0; /* Initialize SWONF
    IRQ0 = 1; /* Initialize Input TerminalIRQ0
    IEG0 = 0; /* Set Rising Edge Of IEG0 Terminal Input
    IRRIO = 0; /* Clear IRRIO
    IENO = 1; /* IENO Interrupt Enable
    IRRDT = 0; /* Clear IRRDT
    IENDT = 1; /* Direct Transfer Interrupt Enable
    set_imask_ccr(0); /* Interrupt Enable
    while(SWONF != 1){
        ;
    }
    set_imask_ccr(1); /* Interrupt Disable
    SWONF = 0; /* Clear SWONF
    SYSCR1 = 0x07; /* Set SYSCR1
    SYSCR2 = 0xE4; /* Set SYSCR2
    TMA = 0x1F; /* Initialize TCA
    TMA = 0x18; /* Initialize TCA Overflow Period
    IRRTA = 0; /* Clear IRRTA
    IENTA = 1; /* Timer A Interrupt Enable
    P92 = 1; /* Turn Off LED

```

```

set_imask_ccr(0);          /* Interrupt Enable          */
sleep();                  /* Transition to Sleep Mode  */

P92 = 0;                  /* Turn On LED               */

SYSCR1 = 0x07;           /* Set SYSCR1                */
SYSCR2 = 0xE8;           /* Set SYSCR2                */
sleep();                  /* Transition to Sleep Mode  */

set_imask_ccr(1);        /* Interrupt Disable         */

while(1){
    ;
}

/*****
/* IRQ0 Interrupt
*****/
void irq0int ( void )
{
    IRRIO = 0;             /* Clear IRRIO              */
    SWONF = 1;            /* Set SWONF                 */
    IENO = 0;              /* IENO Interrupt Disable   */
}

/*****
/* Timer A Interrupt
*****/
void taint ( void )
{
    IRRTA = 0;             /* Clear IRRTA              */
    IENTA = 0;            /* Timer A Interrupt Disable */
}

/*****
/* Direct Transfer Interrupt
*****/
void dtint ( void )
{
    IRRDT = 0;             /* Clear IRRDT              */
    IENDT = 0;            /* Direct Transfer Interrupt Enable */
}

```

Link address specifications

Section Name	Address
CV1	H'0000
CV2	H'0008
CV3	H'0016
CV4	H'0028
P	H'0100
B	H'FB80

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Dec.19.03	—	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.