Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8SX Family

Synchronous DRAM interface

Introduction

The DRAM interface is employed to connect synchronous RAM to an H8SX microcontroller.

Target Device

H8SX/1663 Group

Preface

The writing of this application note is in accord with the hardware manual for the H8SX/1663 Group. The program covered in this application note can be run on the target device indicated above. However, since some functional modules may be changed for the addition of functionality etc., be sure to perform a thorough evaluation by confirming the details with the hardware manual for the target device.

Contents

1.	Specification	2
2.	Applicable Conditions	3
3.	Description of Functions Used	4
4.	Principles of Operation	10
5.	Description of Software	12

1. Specification

A synchronous DRAM interface can be implemented by setting the bus controller (BSC) of the H8SX/1664 microcontroller so that area 2 of external space is treated as a synchronous DRAM space. Up to 8 Mbytes (64 Mbits) of synchronous DRAM are directly connectable via the synchronous DRAM interface, which allows for synchronous DRAM with CAS latencies from two to four.

- In this example we employ the synchronous DRAM interface to initialize synchronous DRAM.
- The H8SX/1664 microcontroller and synchronous DRAM are connected via a 16-bit-wide bus.
- The circuit for connection of synchronous DRAM is shown in figure 1, and table 1 gives the specifications of the synchronous DRAM used in this task.




Figure 1 Example of a Circuit for Synchronous DRAM Connection

Table 1 Specifications of the Synchronous DRAM

ltem	Description
Product name	K4S641632H-TC75 (Samsung Electronics)
Configuration	1 Mword \times 16 bits \times 4 banks
Capacity	64 Mbits
CAS latency	2 or 3 (programmable)
Refresh interval	4096 refresh cycles every 64 ms
Row address	A11 – A0
Column address	A7 – A0
Number of banks	Four; operation is controlled by BA0, BA1.



2. Applicable Conditions

Table 2 Applicable Conditions

ltem	Description
Operating frequency	Input clock: 12 MHz
	System clock (lø): 48 MHz
	Peripheral module clock (Pø): 24MHz
	External bus clock (Bø): 48MHz
Operating mode	Mode 6 (MD2 = 1, MD1 = 1, MD0 = 0)
	SDRAM interface enabled (MD3 = 1)



3. Description of Functions Used

3.1 Synchronous DRAM Interface

Area 2 can be specified as an SDRAM space by using the DRAME and DTYPE bits in DRAMCR. Table 3 lists the relationships between the settings of the DRAME and DTYPE bits and the way the area 2 interface functions. In the SDRAM space, pins PB2, PB3, and PB4 are used as the \overline{RAS} , \overline{CAS} , and \overline{WE} signals. A PFCR setting selects the PB1 pin for the CS2 signal, and setting the OEE bit in DRAMCR to 1 selects the PB5 pin for the CKE signal. The bus specifications for the SDRAM space depend on the settings for area 2. Neither pin-controlled nor program-controlled wait insertion is available for the SDRAM space.

Through combinations of the \overline{RAS} , \overline{CAS} , and \overline{WE} signals and the precharge-sel command (Precharge-sel) that produces output on the higher-order bits of the column address, commands for synchronous DRAM are possible.

The H8SX/1664 supports the following commands. It does not support commands for bank control.

- NOP
- Auto-refresh (REF)
- Self-refresh (SELF)
- All-bank precharge (PALL)
- Bank active (ACTV)
- Read (READ)
- Write (WRIT)
- Mode register setting (MRS)

Table 3 Relationship between the DRAME and DTYPE Settings and the Area 2 Interface

DRAME	DTYPE	Area 2 Interface
0	Х	Basic bus space (initial state)/byte-control SRAM space
1	0	DRAM space
1	1	SDRAM space

[Legend] X: Don't care



3.2 Memory Map

The 16-Mbyte address space is divided into eight areas for the bus controller, so that bus control for access to the external address space is implemented in area units. Chip-selection signals (CS0–CS7) can be output the respective areas.

Figure 2 shows how the 16-Mbyte space is divided into areas. In this example, an 8-Mbyte synchronous DRAM is connected in area 2.




Figure 2 Memory Map

3.3 Address-Multiplexed Bus

Row and column addresses for the synchronous DRAM space are multiplexed. In address multiplexing, the MXC1 and MXC0 bits of DRAMCR define an amount of shift for the row addresses. Furthermore, when settings for the synchronous DRAM interface are made, higher-order bits of the column address are used in output of the address-precharge setting command (Precharge-sel). Table 4 shows the output pins for multiplexed addresses when the row addresses are shifted by eight bits (MXC1 = 0, MXC0 = 0) and the data-bus width is 16 bits.

H8SX/1664 pin	Row Address	Column Address	SDRAM Pin	Function
A15	A23	A23	BA0	Bank specification
A14	A22	A22	_	Not used
A13	A21	A21	BA1	Bank specification
A12	A20	A20	A11	Address
A11	P/A19	Р	A10	Address/precharge setting
A10	A18	A10	A9	Address
A9	A17	A9	A8	Address
A8	A16	A8	A7	Address
A7	A15	A7	A6	Address
A6	A14	A6	A5	Address
A5	A13	A5	A4	Address
A4	A12	A4	A3	Address
A3	A11	A3	A2	Address
A2	A10	A2	A1	Address
A1	A9	A1	A0	Address
A0	A8	A0	_	Not used

Table 4 Multiplexed-Address Output (Amount of Shift: 8 Bits, Data-Bus Width: 16 Bits)

3.4 Specifying Banks

In this example, row-address signal A23 is connected to bank-address pin BA0, and row-address signal A21 is connected to bank-address pin BA1. Table 5 shows the relationship between address ranges in area 2 memory and banks A to D of the synchronous DRAM.

Table 5	Specifying	Banks
---------	------------	-------

Address in Area 2	Row A	ddress		Bank A	ddress	Bank of the Synchronous	
Memory	A23	A23 A22 A21 BA0		BA0	BA1	DRAM	
H'400000–H'5FFFFF	0	1	0	Low	Low	Bank A	
H'600000–H'7FFFFF	0	1	1	Low	High	Bank B	
H'800000–H'9FFFFF	1	0	0	High	Low	Bank C	
H'A00000-H'BFFFFF	1	0	1	High	High	Bank D	

3.5 Mode Register of the Synchronous DRAM

The H8SX/1664 microcontroller does not support burst read and burst write modes for synchronous DRAM. When setting the mode register of the synchronous DRAM, select burst read/single write with a burst length of one. Ensure that the settings of the mode register for the synchronous DRAM match the settings for the bus controller. Figure 3 and table 6 to 9 give examples of values to place in the mode register.

		OPCODE			0	0 LMODE E				BT BL				
Address pins of the synchronous DRAM	BA1	BA0	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	
Address pins of the H8SX/1664	A13	A15	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

Figure 3 Placement of Bits in the Mode Register (16-Bit Bus Width)

Table 6	OPCODE	(Operation	Code)

BA1	BA0	A10	A9	A8	Write-Mode Setting	Possible with the H8SX/1664?
0	0	0	0	0	Burst read/burst write	No
0	0	Х	0	1	(Reserved)	No
0	0	Х	1	0	Burst read/single write	Yes
0	0	Х	1	1	(Reserved)	No

[Legend] X: Don't care

Table 7 LMODE (CAS Latency Setting)

A6	A5	A4	CAS latency	Possible with the H8SX/1664?
0	0	0	(Reserved)	No
0	0	1	(Reserved)	No
0	1	0	2	Yes
0	1	1	3	Yes
1	Х	Х	(Reserved)	No

[Legend] X: Don't care

Table 8 BT (Burst Type)

A3	Burst Type	Possible with the H8SX/1664?
0	Sequential	Don't care
1	Interleaved	Don't care

Table 9 BL (Burst Length)

A2	A1	A0	Burst Length	Possible with the H8SX/1664?
0	0	0	1	Yes
0	0	1	2	No
0	1	0	4	No
0	1	1	8	No
1	0	0	(Reserved)	No
1	0	1	(Reserved)	No
1	1	0	(Reserved)	No
1	1	1	BT = 0: Full page	No
			BT = 1: (reserved)	

3.6 **Power-on Sequence**

To use the synchronous DRAM, mode settings must be made after power has been supplied.

Setting the MRSE bit in SDCR to one enables setting of the synchronous DRAM's mode register and thus its mode. After that, writing of bytes to the synchronous DRAM space proceeds. In the table below, x indicates the value to be set in the synchronous DRAM's mode register, and writing to locations in the corresponding spaces will set the value x in the mode register.

Table 10 Addresses for Writing to the Mode Register of the Synchronous DRAM

Bus Configuration of the Synchronous DRAM	Addresses for Writing to the Synchronous DRAM
8 bits	Locations of the form H'4000000/H'400000 + x
16 bits	Locations of the form H'4000000/H'400000 + 2x

The mode register of the synchronous DRAM takes in settings from address signals at the point where an MRS is issued.

Figure 4 illustrates timing of mode settings for the synchronous DRAM. Addresses in area 2 at the time of write access to the synchronous DRAM's mode register are listed in table 11.

Data-Bus	CAS	Burst Read/Single Write (Burst Length = 1)				
Width	Latency	Address	External Address Pins			
8 bit	2	H'400220	H'0220			
	3	H'400230	H'0230			
16 bit	2	H'400440	H'0440			
	3	H'400460	H'0460			

Table 11 Access to Synchronous DRAM Addresses in Writing to the Mode Register (Area 2)






Figure 4 Timing of Mode Settings for the Synchronous DRAM

The settings given below are made for the mode register of the synchronous DRAM in this example. In this case, the setting of the mode register is made by access to address H'400460.

Figure 5 shows the connection between the setting for the mode register and the address for access.

- Burst length: Burst read/single write (burst length 1)
- Data bus width: 16 bits
- Burst type: Sequential
- CAS latency: 3 cycles

	OPCODE			0	LMODE BT			ΒT	BL					
Address pins of the synchronous DRAM	BA1	BA0	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	
Address pins of the H8SX/1664	A13	A15	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode register setting	0	0	0	1	0	0	0	1	1	0	0	0	0	0
	0 4				6				0					
(H'230 x 2 =) H'0460														
Address for access: H'400000 + H'0460 = H'400460														

Figure 5 Connection between Mode Register Setting and Address for Access



4. Principles of Operation

4.1 Timing of Read Operations

Figure 6 shows an example of timing for single-read access to the synchronous DRAM in this sample application.




Figure 6 Timing of Single-Read Access to the Synchronous DRAM



4.2 Timing of Write Operations

Figure 7 shows an example of timing for single-write access to the synchronous DRAM in this sample application.




Figure 7 Timing of Single-Write Operation for the Synchronous DRAM (Example)



5. Description of Software

5.1 **Operating Environment**

Table 12 Operating Environment

ltem	Description
Development tool	High-performance Embedded Workshop Ver.4.01.01
C/C++ compiler	H8S, H8/300 Series C/C++ Compiler Ver.6.01.02 (manufactured by Renesas Technology)
Compiler options	-cpu = h8sxa:24:md, -code = machinecode, -optimize = 1, -regparam = 3 -speed = (register, shift, struct, expression)

Table 13 Section Settings

Address	Section Name	Description
H'001000	Р	Program area
H'400000	BCS2	Area 2, synchronous DRAM area
H'FF6000	В	Non-initialized data area (RAM area)

Table14 Vector Table for Exception Handling

Source for Exception Handling	Vector Number	Address of Vector-Table Entry	Destination Function
Reset	0	H'000000	init

5.2 List of Functions

Table 15 Functions in File main.c

Function Name	Purpose
init	Initialization routine
	Sets the CCR and configures the clocks, releases the required modules from module stop mode, and calls the main function.
main	Main routine
	Calls the BscInit function, handles processing to confirm access to the synchronous DRAM (SDRAM).
BscInit	Synchronous DRAM (SDRAM) initialization

5.3 RAM Usage

Table 16 RAM Usage

Туре	Variable Name	Description	Used in Function:
unsigned char	area2[128]	Synchronous DRAM area	main
unsigned char	buf[128]	Internal RAM area	main



5.4 Macro Definition

Table 17 Macro Definition

Defined Name	Setting	Description	Used in Function
SDRAM_MD_SET	H'400460	Through byte access to the address at right, settings are made in the synchronous DRAM's mode register.	BscInit

5.5 Description of Functions

5.5.1 Function init

1. Functional overview

Initialization routine, which releases the required modules from module stop mode, configures the clocks, and calls the main function.

2. Arguments

None

3. Return value

None

4. Description of Internal Registers

Usage of internal registers in this function of the sample task is described below. Note that the settings shown below are not the initial values but the values used in this sample task.

• Mo	• Mode control register (MDCR)			of bits: 16 Address: H'FFFDC0		
Bit	Bit Name	Setting	R/W	Description		
15	MDS7	Undefined*	R	Indicates the value set by a mode pin (MD3).		
	When MDCR is read, the input level on the MD3 pin is latched. This latching is released by a reset.					
11	MDS3	Undefined*	R	Mode Select 3 to 0		
10	MDS2	Undefined*	R	These bits indicate the operating mode selected by the		
9	MDS1	Undefined*	R	mode pins (MD2 to MD0) (see table 18). When MDCR is		
8	MDS0	Undefined*	R	read, the signal levels input on pins MD2 to MD0 are latched into these bits. These latches are released by a reset.		

Note: * Determined by the settings on pins MD3 to MD0.

Table 18 Settings of Bits MDS3 to MDS0

MCU	Pins			MDCR	MDCR				
Operating Mode	MD2	MD1	MD0	MDS3	MDS2	MDS1	MDS0		
2	0	1	0	1	1	0	0		
4	1	0	0	0	0	1	0		
5	1	0	1	0	0	0	1		
6	1	1	0	0	1	0	1		
7	1	1	1	0	1	0	0		



• Sys	• System clock control register (SCKCR)			Number of bits: 16 Address: H'FFFDC4
Bit	Bit Name	Setting	R/W	Description
10	ICK2	0	R/W	System Clock (I
9	ICK1	0	R/W	These bits select the frequency of the system clock, which is
8	ICK0	0	R/W	provided to the CPU, DMAC, and DTC.
				000: Input clock \times 4
6	PCK2	0	R/W	Peripheral Module Clock (Pø) Select
5	PCK1	0	R/W	These bits select the frequency of the peripheral module
4	PCK0	1	R/W	clock.
				001: Input clock \times 2
2	BCK2	0	R/W	External Bus Clock (Bø) Select
1	BCK1	0	R/W	These bits select the frequency of the external bus clock.
0	BCK0	0	R/W	000: Input clock \times 4

• MSTPCRA, B and C control module stop mode. Setting a bit to 1 makes the corresponding module enter the module stop state, while clearing the bit to 0 releases the module from module stop state.

• Module stop control register A (MSTPCRA) Number of bits: 16 Address: H'FFFDC8

Bit	Bit Name	Setting	R/W	Description
15	ACSE	0	R/W	All-Module-Clock-Stop Mode Enable Enables/disables all-module-clock-stop mode for reducing current consumption by stopping operation of the bus controller and I/O ports when the CPU executes the SLEEP instruction after the module stop state has been set for all of the on-chip peripheral modules controlled by MSTPCR.
				0: All-module-clock-stop mode disabled.
				1: All-module-clock-stop mode enabled.
13	MSTPA13	1	R/W	DMA controller (DMAC)
12	MSTPA12	1	R/W	Data transfer controller (DTC)
9	MSTPA9	1	R/W	8-bit timer (TMR_3 and TMR_2)
8	MSTPA8	1	R/W	8-bit timer (TMR_1 and TMR_0)
5	MSTPA5	1	R/W	D/A converter (channels 1 and 0)
3	MSTPA3	1	R/W	A/D converter (unit 0)
0	MSTPA0	1	R/W	16-bit timer pulse unit (TPU channels 5 to 0)

• Module stop control register B (MSTPCRB) Number of bits: 16 Address: H'FFFDCA


Bit	Bit Name	Setting	R/W	Description
15	MSTPB15	1	R/W	Programmable pulse generator (PPG)
12	MSTPB12	1	R/W	Serial communications interface_4 (SCI_4)
10	MSTPB10	1	R/W	Serial communications interface_2 (SCI_2)
9	MSTPB9	1	R/W	Serial communications interface_1 (SCI_1)
8	MSTPB8	1	R/W	Serial communications interface_0 (SCI_0)
7	MSTPB7	1	R/W	I ² C bus Interface_1 (IIC_1)
6	MSTPB6	1	R/W	I ² C bus Interface_0 (IIC_0)



• Moo	dule stop contro	ol register C	(MSTPCF	RC) Number of bits: 16 Address: H'FFFDCC
Bit	Bit Name	Setting	R/W	Description
15	MSTPC15	1	R/W	Serial communications interface_5 (SCI_5), (IrDA)
14	MSTPC14	1	R/W	Serial communications interface_6 (SCI_6)
13	MSTPC13	1	R/W	8-bit timers (TMR_4, TMR_5)
12	MSTPC12	1	R/W	8-bit timers (TMR_6, TMR_7)
11	MSTPC11	1	R/W	Universal serial bus interface (USB)
10	MSTPC10	1	R/W	Cyclic redundancy check module
4	MSTPC4	0	R/W	On-chip RAM_4 (H'FF2000 to H'FF3FFF)
3	MSTPC3	0	R/W	On-chip RAM_3 (H'FF4000 to H'FF5FFF)
2	MSTPC2	0	R/W	On-chip RAM_2 (H'FF6000 to H'FF7FFF)
1	MSTPC1	0	R/W	On-chip RAM_1 (H'FF8000 to H'FF9FFF)
0	MSTPC0	0	R/W	On-chip RAM_0 (H'FFA000 to H'FFBFFF)



5. Flowchart





5.5.2 Function main

1. Functional overview

Calls function BscInit and handles processing to confirm synchronous DRAM (SDRAM) operations.

2. Arguments


None

3. Return value

None

4. Description of Internal Register None

5. Flowchart





5.5.3 Function BscInit

1. Functional overview

Initialization settings for the synchronous DRAM (SDRAM)

2. Arguments None

3. Return value None

4. Description of Internal Register

Usage of internal registers in this sample task is described below. Note that the settings shown below are not the initial values but the values used in this sample task.

• Port D data direction register (PDDDR) Number of bits: 8 Address: H'FFFB8C Function: Setting pins PD7 to PD0 as outputs (for address output) Setting: H'FF

• Port E data direction register (PEDDR) Number of bits: 8 Address: H'FFFB8D Function: Setting pins PE7 to PE0 as outputs (for address output) Setting: H'FF

• Port function control register 0 (PFCR0) Number of bits: 8 Address: H'FFFBC0

Bit	Bit Name	Setting	R/W	Description	
2	CS2E	1	R/W	CS2 Enable	
				This bit enables	disables the $\overline{CS2}$ output.
				0: Pin functions	as I/O port.
				1: Pin functions	as CS2 output pin.
 Port 	function contr	ol register 2	(PFCR2)	Number of bits: 8	Address: H'FFFBC2
Bit	Bit Name	Setting	R/W	Description	
6	CS2S	1	R/W	CS2 Output Select	

6	CS2S	1	R/W	CS2 Output Select
				0: When $\overline{\text{CS2}}$ output is enabled (CS2E = 1), PB2 is selected as
				the $\overline{CS2}$ -A output pin.
				1: When $\overline{\text{CS2}}$ output is enabled (CS2E = 1), PB1 is selected as
				the CS2-B output pin.



• Po	rt function contr	ol register 4	(PFCR4)	Number of bits: 8 Address: H'FFFBC4
Bit	Bit Name	Setting	R/W	Description
7	A23E	1	R/W	Address A23 Enable
				0: Disables the A23 output.
				1: Enables the A23 output.
6	A22E	1	R/W	Address A22 Enable
				0: Disables the A22 output.
				1: Enables the A22 output.
5	A21E	1	R/W	Address A21 Enable
				0: Disables the A21 output.
				1: Enables the A21 output.
4	A20E	1	R/W	Address A20 Enable
				0: Disables the A20 output.
				1: Enables the A20 output.
3	A19E	1	R/W	Address A19 Enable
				0: Disables the A19 output.
				1: Enables the A19 output.
2	A18E	1	R/W	Address A18 Enable
				0: Disables the A18 output.
				1: Enables the A18 output.
1	A17E	1	R/W	Address A17 Enable
				0: Disables the A17 output.
				1: Enables the A17 output.
0	A16E	1	R/W	Address A16 Enable
				0: Disables the A16 output.
				1: Enables the A16 output.

• Bus width control register (ABWCR) Number of bits: 16 Address: H'FFFD84 Function: Setting 16-bit access for areas 0 to 7 Setting: H'00FF

• Wait control register A (WTCRA) Number of bits: 16 Address: H'FFFD88 Function: Inserting programmed wait periods for areas 4 to 7 Setting: H'0000

• Wait control register B (WTCRB) Number of bits: 16 Address: H'FFFD8A

Function: Inserting programmed wait periods for areas 1, 2, and 3. When DRAM is to be connected in area 2, set the CAS latency to 3.

Setting: H'0200



Bit	Bit Name	Setting	R/W	Description
15	DRAME	1	R/W	Area 2 DRAM Interface Select
				0: Basic bus interface or byte-control SRAM interface
				1: DRAM/SDRAM interface
14	DTYPE	1	R/W	DRAM Select
				Selects the type of DRAM to be used in area 2.
				0: DRAM is used in area 2.
				1: SDRAM is used in area 2.
11	OEE	1	R/W	OE Output Enable
				0: CKE signal output disabled when SDRAM is connected.
				1: CKE signal enabled when SDRAM is connected.
7	BE	0	R/W	Burst Access Enable
				0: Access to the DRAM/SDRAM is full access.
				1: Access to the DRAM/SDRAM is in high-speed paged mode.
6	RCDM	0	R/W	RAS Down Mode Selects the RAS signal state while a DRAM access is halted when a basic bus interface area or an on-chip I/O register is
				accessed: keep the RAS signal low (RAS down mode) and high (RAS up mode).
				This bit is effective when BE = 1. Clearing this bit to 0 with RCDM = 1 in \overrightarrow{RAS} down mode cancels the \overrightarrow{RAS} down mode and the \overrightarrow{RAS} signal goes high.
				When the RAS down mode is selected for the SDRAM
				interface, the READ/WRIT command is issued without issuance
				of the ACTV command when the same row address is accessed
				consecutively.
				0: RAS up mode when the DRAM/SDRAM is accessed 1: RAS down mode when the DRAM/SDRAM is accessed
1	MXC1	0	R/W	
1	MXC1 MXC0	0	R/W	Multiplexed Address Bit Select Select the number of bits by which a row address multiplexed
0	MACU	0	r./ VV	with a column address is shifted to the lower-order side. At the same time, these bits select the row-address bits to be
				compared during burst access to the DRAM/SDRAM interface.
				00: Shifted by 8 bits
				A23 to A8 are compared for an 8-bit-access space
				A23 to A9 are compared for a 16-bit-access space



Bit	Bit Name	Setting	R/W	Description
13	TPC1	0	R/W	Precharge Cycle Control
12	TPC0	0	R/W	Select the number of cycles for RAS-precharging in normal access and in refresh operations. 00: One cycle for a cycle of RAS precharging
9	RCD1	0	R/W	RAS-CAS Wait Control
8	RCD0	0	R/W	Select the number of cycles whether to be inserted or not as a period of waiting between RAS and CAS cycles. 00: No waiting is inserted between cycles of RAS and CAS assertion.
• Syn Bit	nchronous DRA Bit Name	M control re. Setting	egister (S R/W	DCR) Number of bits: 16 Address: H'FFFDA4 Description
4 5		_		
15	MRSE	0/1	R/W	Mode Register Set Enable
15	MRSE	0/1	R/W	Mode Register Set Enable Enables the setting in the SDRAM mode register.
15	MRSE	0/1	R/W	5
15	MRSE	0/1	R/W	Enables the setting in the SDRAM mode register.
15 7	MRSE CKSPE	0/1	R/W R/W	Enables the setting in the SDRAM mode register. 0: Disables setting of the SDRAM mode register
				Enables the setting in the SDRAM mode register. 0: Disables setting of the SDRAM mode register 1: Enables setting of the SDRAM mode register Clock Suspend Enable
				Enables the setting in the SDRAM mode register. 0: Disables setting of the SDRAM mode register 1: Enables setting of the SDRAM mode register Clock Suspend Enable Enables the clock-suspension mode, in which the output of read data is extended. Setting this bit to 1 extends the period of
				Enables the setting in the SDRAM mode register. 0: Disables setting of the SDRAM mode register 1: Enables setting of the SDRAM mode register Clock Suspend Enable Enables the clock-suspension mode, in which the output of read data is extended. Setting this bit to 1 extends the period of output of data read from SDRAM by one cycle.
				 Enables the setting in the SDRAM mode register. 0: Disables setting of the SDRAM mode register 1: Enables setting of the SDRAM mode register Clock Suspend Enable Enables the clock-suspension mode, in which the output of read data is extended. Setting this bit to 1 extends the period of output of data read from SDRAM by one cycle. 0: Disables the clock-suspension mode.

RENESAS

Bit	Bit Name	Setting	R/W	Description
14	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables an interrupt request (CMI) when the CMF
				flag is set to 1.
				This bit is effective when refresh control is not performed
				(RFSHE = 0). When refresh control is performed (RFSHE = 1),
				this bit is always cleared to 0. This bit cannot be modified.
				0: Disables an interrupt request by the CMF flag.
				1: Enables an interrupt request by the CMF flag.
10	RTCK2	0	R/W	Refresh Counter Clock Select
9	RTCK1	0	R/W	Select the clock to drive counting by the refresh counter from
8	RTCK0	1	R/W	among seven internal clocks generated by dividing the on-chip peripheral module clock ($P\phi$). Once the clock is selected, the
				refresh counter starts to count up.
				001: Counts cycles of $P\phi/2$
7	RFSHE	1	R/W	Refresh Control
-		-		Enables or disables refresh control. When refresh control is
				disabled, the refresh timer can be used as an interval timer.
				In single-chip activation mode, the setting of this bit should be
				made after setting the EXPE bit in SYSCR to 1.
				0: Refresh control not applied
				1: Refresh control applied
6	RLW2	0	R/W	Refresh Cycle Wait Control
5	RLW1	0	R/W	Select a wait for the number of cycles to be inserted during a
4	RLW0	0	R/W	CAS before an RAS refresh cycle for the DRAM interface and
				an auto-refresh cycle for the SDRAM interface.
				000: No waiting inserted to CBR refresh/auto-refresh.
3	SLFRF	0	R/W	Self-Refresh Enable
				Selects the self-refresh mode for the DRAM/SDRAM interface
				when a transition to the software standby mode is made with this bit set to 1. This bit is effective when refresh cycles are
				applied by setting the RFSHE bit to 1.
				To apply self-refreshing when the SDRAM interface is selected
				enable the CKE output by setting the OEE bit in DRAMCR.
				0: Disables self-refreshing in software standby mode.
				1: Enables self-refreshing in software standby mode.
2	TPCS2	0	R/W	Precharge Cycle Control during Self-Refresh
1	TPCS1	0	R/W	Selects the number of cycles for a precharge cycle immediately
0	TPCS0	0	R/W	after a self-refresh cycle. The actual number for the precharge
-		č		cycle is the sum of the numbers indicated by these bits and by bits TPC1 and TPC0.
				000: No waiting is inserted immediately after the self-refresh value.



• Refresh timer counter (RTCNT) Number of bits: 8 Address: H'FFFDA8

Function: RTCNT counts cycles of the internal clock selected by bits RTCS2 to RTCK0 in REFCR. When the RTCNT value matches the RTCOR value (compare match), the CMF flag in REFCR is set to 1 and RTCNT is initialized to H'00. At this time, when the RFSHE bit in REFCR is set to 1, a refresh cycle is generated. When the RFSHE bit is cleared to 0 and the CMIE bit in REFCR is set to 1, a compare match interrupt (CMI) is generated.

Setting: H'00

• Refresh timer constant register (RTCOR) Number of bits: 8 Address: H'FFFDA9

Function: RTCOR specifies the intervals at which compare-matches of RTCOR and RTCNT will be generated. The value of RTCOR is constantly compared with that of RTCNT. When they match, the CMF flag in REFCR is set to 1 and RTCNT is initialized to H'00.


Setting: H'A0

• Sys	• System control register (SYSCR)			Number of bits: 16 Address: H'FFFDC2		
Bit	Bit Name	Setting	R/W	Description		
9	Bit Name EXPE	Setting Undefined*	R/W R/W	Description External Bus Mode Enable Selects external bus mode. In external expansion mode, this bit is fixed to 1 and cannot be changed. In single-chip mode, the initial value of this bit is 0, and it can be read from or written to. Do not attempt external bus access after reading this bit as 1 and then writing 0 to it. This is because the resulting external bus cycle may be carried out in parallel with an internal bus cycle, depending on the setting of the write data buffer function. Note that in this sample task, mode 6 (external expansion mode) is not used to set the EXPE bit.		
				0: External bus disabled. 1: External bus enabled.		

Note: * The initial value depends on the LSI initiation mode.



5. Flowchart





Website and Support

Renesas Technology Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/inquiry csc@renesas.com

Revision Record

		Descripti	ion	
Rev.	Date	Page	Summary	
1.00	Jun.18.07		First edition issued	
2.00	Feb.15.08	1, 3, 6	Page 1: Target device changed	
			Page 1: "Preface" added	
			Page 3: Table 2 modified	
			Page 6: Table 4 modified	

All trademarks and registered trademarks are the property of their respective owners.

Notes regarding these materials

- 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations

KENESAS

- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
- (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2008. Renesas Technology Corp., All rights reserved.