To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

   "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
   Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
   The information described here may contain technical inaccuracies or typographical errors.
   Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
   Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
   Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Application Notes

32

SH7727
USB Function Module

Application Notes

Renesas SuperH™ RISC Engine

HD6417727

Renesas Electronics
www.renesas.com

Rev.1.0 2002.04

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Preface

These application notes describe the printer-class firmware that uses the USB Function Module in the SH7727. They are provided to be used as a reference when the user creates USB Function Module firmware.

Using printer-class communications as an example, the application notes describe the configuration of the USB Function Module that is built in the SH7727. The described system configuration is an application example of the USB Function Module, and the contents are not guaranteed.

In addition to these application notes, the manuals listed below are also available for reference when developing applications.

[Related manuals]

- Universal Serial Bus Specification Revision 1.1
- Universal Serial Bus Device Class Definition for Printing Devices
- SH7727 Hardware Manual
- SH7727 Solution Engine (MS7727SE01) Instruction Manual
- SH7727 E10A Emulator User's Manual

[Caution] The sample programs described in these application notes do not include firmware related to interrupt transfer, which is a USB transport type. When using this transfer type (see page 23-1 of the SH7727 Hardware Manual), the user needs to create the program for it.

Also, the hardware specifications of the SH7727 and SH7727 Solution Engine, which will be necessary when developing the system described above, are described in these application notes, but more detailed information is available in the SH7727 Hardware Manual and the SH7727 Solution Engine Instruction Manual.

Contents

Section 1 Overview

These application notes describe how to use the USB Function Module that is built into the SH7727, and contain examples of firmware programs.

The features of the USB Function Module contained in the SH7727 are listed below.

- An internal UDC (USB Device Controller) conforming to USB 1.1
- Automatic processing of USB controls
- Automatic processing of USB standard commands for endpoint 0 (some commands need to be processed through the firmware)
- Full-speed (12 Mbps) transfer supported
- Various interrupt signals needed for USB transmission and reception are generated.
- Internal system clock based on EXCPG or external input (48 MHz) can be selected.
- Low power consumption mode provided.
- Can be connected to the PDIUSBP11 series transceiver manufactured by Philips

Endpoint Configurations

Endpoint Name	Name	Transfer Type	Max. Packet Size	FIFO Buffer Capacity	DMA Transfer
Endpoint 0	EP0s	Setup	8 bytes	8 bytes	—
	EP0i	Control In	8 bytes	8 bytes	—
	EP0o	Control Out	8 bytes	8 bytes	—
Endpoint 1	EP1	Bulk-out	64 bytes	64 x 2 (128 bytes)	Possible
Endpoint 2	EP2	Bulk-in	64 bytes	64 x 2 (128 bytes)	Possible
Endpoint 3	EP3	Interrupt	8 bytes	8 bytes	—

Figure 1.1 shows an example of a system configuration.



Figure 1.1 System Configuration Example

This system is configured of the SH7727 Solution Engine made by Hitachi ULSI Systems Co., Ltd. (hereafter referred to as the SH7727SE), a printer with a parallel port, and a PC containing Windows 2000 operating system.

The system can receive print data, transmitted from a host PC to the USB, by means of the SH7727SE, and after converting them into the parallel format, can output the print data to a printer. In addition, the system can use USB printer-class device drivers that are standard items in Windows 2000, as well as printer device drivers.

This system offers the following features.

1. The sample program can be used to evaluate the USB module of the SH7727 quickly.
2. The sample program supports USB control transfer and bulk transport.
3. An E10A (PC card-type emulator) can be used, enabling efficient debugging.
4. Additional programs can be created to support interrupt transfer. *

Note: * Interrupt transfer programs are not provided, and will need to be created by the user.

Section 2 Overview of the USB

This chapter describes USB standards, including connection topology, transfer methods, and data formats, for your reference in developing USB systems. For details on these standards, refer to Universal Serial Bus Specification Revision 1.1.

2.1 USB Connection Topology

Figure 2.1 shows USB connection topology. A USB comprises a Host Controller mounted on a PC and devices that are connected to the Host Controller. By using a special device called a hub, you can expand the bus in order to increase the number of devices that can be connected to it. A particular type of hub, one that is directly connected to the Host Controller, is called the root hub, which is normally housed in the PC system unit. A maximum of five levels of hubs (except for the root hub) can be connected (or five hubs when connected serially).



Figure 2.1 Connection Topology



Figure 2.2 Logical Topology

The Host Controller keeps track of devices by assigning 7-bit addresses to them. Because a temporary address (default address: 0000000b) is needed that is used after a device is connected until an address is assigned to it, the maximum number of devices, including the hubs, that can be connected to the Host Controller is 127.

The actual connection topology takes the Tree form, shown in figure 2.1; however, the logical topology will be the Star form, illustrated in figure 2.2, a form in which the Host Controller and the devices perform one-to-one communications in a time division protocol. All time-division schedules (even when a device is connected via a hub, it acts as an image that is directly linked to the Host Controller) are decided by the Host Controller. Therefore, unless a command is issued by the Host Controller (for details, see Token Packets in section 2.6.1), a device never sends data to the Host Controller.

Devices can operate in two transfer modes: full speed device mode that performs high-speed transfers (12 Mbps), and low-speed device mode that performs slow transfers (1.5 Mbps).

The direction in which a data transfer takes place is defined from the point of view of the Host Controller: the direction in which data flow from the Host Controller to a device is designated the OUT direction; the direction in which data flow from a device to the Host Controller is designated the IN direction.

In the OUT direction, data are transferred in a broadcast mode, wherein they are transferred to all devices that are connected. Only data with a speed of 1.5 Mbps are transferred to low-speed devices. (12 Mbps data are filtered by either the root hub or regular hubs. For further details see Special Packets in section 2.6.1.)

Token packets that are transmitted in the broadcasting OUT direction contain address information (see Token Packets in section 2.6.1 for details) that enables the devices to identify the data being sent. Based on the address information, only the device to which the address applies operates and responds to the data.

2.2 USB Signal Transfer Method

The USB comprises two signal lines (D+, D-) and two power lines (Vbus, GND). Matching this organization, the USB cable is also internally comprised of four lines as illustrated in figure 2.3. In cables for full-speed devices, the signal lines (D+, D-) have a twisted pair structure. Although full-speed device cables require shielding in addition to twisted pairs, cables used for low-speed devices require neither twisted pairs nor shielding. The maximum cable length supported is 5 m for full-speed devices and 3 m for low-speed devices, for which neither twisted pairs nor shielding is required.



Note: Neither twisted pairs nor shielding are required in low-speed device cables.

Figure 2.3 USB Cable Configuration (for full-speed devices)

Data are transferred by means of differential signals using D+, D-. The transfer method employed is the Non-Return to Zero Invert (NRZI) method, illustrated in figure 2.4, wherein when the source data are 0, D+ and D- invert, and when they are 1, no inversion occurs. In NRZ, the occurrence of successive 1s in the source data results in a lack of signal changes, which creates the potential problem of a shift in synchronization between host and device. To prevent this problem, when successive 1s occur in 6 or more bits, a 0 is inserted to cause an inversion (in a process called bit stuffing). The 0s inserted in this manner are removed by the receiving device after the data are transferred.

In a state called the idle state where no data are transferred, in full-speed devices D+ becomes the high level, and D- the low level; in low-speed devices, D+ becomes the low level, and D- the high level, according to the pull-up resistance in the device.

In the USB, data are transferred in packets (see section 2.6 for details on packets).

The leading packet is called SYNC (synchronization) with a fixed value of 00000001.

The portion of a packet in which the first bit of SYNC is inverted from D+ or D-from the idle state is called a SOP (Start Of Packet) (figure 2.6).

The end of a packet is a special signal for identifying the end of the packet, where both D+ and D- are low levels (2-bit time), which is called an EOP (End Of Packet) (figure 2.7).

In the figures below, 2.4, 2.5, 2.6, and 2.7, the post NRZI differential signal waveform is for the connection of a full-speed device. For the connection of a low-speed device, D+ and D- are

reversed. (Note: In the EOP, both D+ and D- assume the low level, irrespective of the transfer speed for the device.)



Figure 2.4 NRZI Transfer Method



Figure 2.5 Bit Stuffing



Figure 2.6 SOP and SYNC



Figure 2.7 EOP

For each device, the power lines (Vbus, GND) can supply a maximum of 500 mA of current at a supply voltage of 5V.

The available current immediately after a connection is 100 mA maximum. After a connection is made, initialization is performed using a standard command (see Standard Command in section 2.7.2) using a maximum current of 100 mA.

In these settings, the Host Controller reads information on the maximum current used by devices that are connected (this information is contained in the Descriptor information to be explained in section 2.8). Based on this information, if the Host Controller determines that there are no power supply problems, the devices are allowed to increase their power consumption for the first time.

In the case of devices that require a current greater than 500 mA, a power supply must be provided in the devices themselves.

Note: If a hub that is not self-powered (a bus-powered hub) is used, the maximum current that can be used per port is subject to a 100 mA limitation. If a device requiring more than 100 mA is connected to a bus-powered hub, during the initialization process the Host Controller determines that an adequate power supply cannot be provided. In this case, the Host Controller controls the bus-powered hub so that the latter will not supply power to any of the devices that are connected to it.

2.3 Recognizing a Connection vs. Non-Connection

The side downstream from the Host Controller and the hub (the device side) pulls down the D+ and D- at 15K•. On the other hand, the device side pulls up the D+ for full-speed devices and the D- for low-speed devices at 1.5K•. Consequently, when a device is connected to the Host Controller or a hub, the Host Controller or the hub can recognize the transfer rate of the device according to which signal line, D+ or D-, is pulled up. Table 2.1 shows the relationship between the states of D+ and D- for the Host Controller/hub. Figures 2.8 and 2.9 illustrate actual circuit configurations.

Table 2.1 Relationship between Signal Lines and Connected Devices

D+	D-	Connected Device
Pulled up	Pulled down	Full-speed device
Pulled down	Pulled up	Low-speed device
Pulled down	Pulled down	Device not connected
Pulled up	Pulled up	Disabled



Figure 2.8 For Full-Speed Devices



Figure 2.9 For Low-Speed Devices

2.4 USB Connector

The USB uses two types of connectors: a flat Type A connector used on the Host Controller side (figure 2.10) and a square Type B connector used on the device side (figure 2.11). The different connector configurations are designed to prevent physical misconnection (in the USB, connections between Host Controllers or devices are prohibited).

In the case of a hub, a Type B connector is used on the upstream side (the Host Controller side), and a Type-A connector is used on the downstream side (the device side).



Figure 2.10 Type A Connector



Figure 2.11 Type B Connector

2.5 Endpoint

Each device has FIFOs called endpoints (EPs). When sending or receiving data, the Host Controller and the device do so through endpoints. The number of endpoints that a device can have depends on the transfer rate for the device and is defined as in table 2.2.

Table 2.2 Number of Available Endpoints

Device Transfer Rate	Endpoint No.	Max. No. of Endpoints
Full speed (12 Mbps)	0 to 15	16 each for IN/OUT
Low speed (1.5 Mbps)	0 to 2	3 each for IN/OUT

In table 2.2, the endpoint with number 0 is used for control transfers (section 2.6.2). All devices must have endpoint 0. Any number of endpoints 1 to 15 can be used. The direction in which data flow through an endpoint or the application of an endpoint can be user-defined as part of a device

design process. In USB1.0, however, interrupt transfers can occur only in the IN direction (section 2.6.5).

For endpoints, the maximum amount of data that can be sent or received is defined for each transfer method. Data greater than a specified side cannot be sent or received through a given endpoint. However, any data less than the allowed maximum size (short packets) can be sent or received. Table 2.3 shows the endpoint data sizes for each transfer method. For each endpoint, any data size within the limits defined in table 2.3 can be specified.

Table 2.3 Max. data size (in bytes)

	Transfer Method			
Device transfer rate	**Control transfer**	**Bulk transfer**	**Interrupt transfer**	**Isochronous transfer**
Full speed	8,16,32,64	8,16,32,64	0 to 64 (any integer)	0 to 1023 (any integer)
Low speed	8	Not available	0 to 8 (any integer)	Not available

Note: See sections 2.6.2 to 2.6.5 for transfer methods.

2.6 USB Packets and Data Transfer

In the USB, data are transferred in units of packets. A packet is the smallest unit of data in USB data. The USB protocol communicates using a combination of several packets, and this combination is referred to as a transaction. In a transaction, packets appear in the following order: token, data, and handshake.

A set of transactions is referred to as a frame (figure 2.12).



Figure 2.12 Transactions and Frames

A frame begins with an SOF packet that is issued every millisecond and continues on to the next SOF. The scheduling of transactions in a frame is handled completely by the Host Controller.

In each frame, the portion that is not filled with a transaction (the portion devoid of any data) assumes an idle state, as explained in section 2.2.

Transactions are sent and received between the Host Controller and a device according to a specified sequence. Following is a description of packets used in a USB, as well as the characteristics and the format of each transfer method.

2.6.1 Overview of Packets

Packets used in the USB must conform to prescribed formats. As shown in table 2.4, packets can be classified into five categories: SOF, token, data, handshake, and special. These categories are identified using a 4-bit PID (packet ID).

Table 2.4 List of PIDs

PID Type	PID Name	Send Device	PID[3:0]
SOF	SOF	Host controller	0101
Token	OUT	Host controller	0001
	IN	Host controller	1001
	SETUP	Host controller	1101
Data	DATA0	Host controller/device	0011
	DATA1	Host controller/device	0010
Handshake	ACK	Host controller/device	0010
	NAK	Device	1010
	STALL	Device	1110
Special	PRE	Host controller	1100

A packet takes the following format: a packet begins with SYNC, followed by PID, $\overline{\text{PID}}$, and CRC (the handshake or special packet does not have a CRC), and ends with an EOP. SYNC (synchronization) indicates the beginning of a packet and transmits a fixed value of 00000001. The receiver of the packet performs a synchronization by using SYNC. PID indicates the type of packet, and each type has a unique value. $\overline{\text{PID}}$ is a bit-by-bit binary complement of PID. This complement permits the detection of errors. CRC (Cyclic Redundancy Check) is the result of CRC-checking of each packet with the exception of SYNC, PID, and $\overline{\text{PID}}$.

SOF (Start Of Frame)

An SOF is a packet that is issued by the Host Controller at millisecond intervals. The interval from on SOF to another is called a frame. SOFs are used to synchronize an entire device. In addition, they are used to generate reference signals for isochronous transmissions (section 2.6.4) or suspend-prevention signals (generated by the hub/root hub upon receipt of a keep-alive signal: SOF) for low-speed devices. Although in terms of classification an SOF belongs to the token packet, because it is used differently from other tokens as described above, it represents a separate category.



Figure 2.13 SOF Packet

Token

A token, which can only be issued by the Host Controller, is used to inform a device that a command is being sent or the direction in which data are to be sent. Several types of token packets exist, as described below. A token packet also includes address information that enables a given device whether data being sent from the Host Controller are addressed to it, and endpoint information that identifies the endpoint for a device.

[OUT token]

The Host Controller issues an OUT token before sending data to a device.

[IN token]

The Host Controller issues an IN token when requesting the transmission of data from a device.

[SETUP token]

This token is issued when a command is transmitted in a control transfer. See section 2.6.2 for details on control transfers.



Figure 2.14 Token Packet

Data

The Host Controller and devices use the data packet when transmitting data. Two types of data packets exist, differentiated by whether PID is DATA0 or DATA1. Transmission of these data packets in an alternating fashion can detect any missing data, which enhances the reliability of the transmission process. (Isochronous transmissions use data packets that are fixed at DATA0.)



Figure 2.15 Data Packet

Handshake

A handshake enables the receiver to notify the sender of whether the data have been received normally. The following types of handshake exist: (Note: A handshake is not issued in an isochronous transfer.)

[ACK]

This handshake is issued when either the Host Controller or a device has received a data packet normally.

[NAK]

A NAK is issued by a device to the Host Controller under the following conditions:

— Although OUT token packets and data packets were received from the Host, data cannot be received because the endpoint is full.
— Although an IN token packet was received from the Host, the data to be sent are not yet ready.

When receiving NAK, in the case of an OUT transaction, the Host Controller re-issues an OUT token and the data that failed to be received; in the case of an IN transaction, the Host Controller re-issues an IN token later. Because the Host Controller is defined as being able to send and receive data packets at any time, the Host Controller never returns NAK to a device.

[STALL]

A STALL handshake is issued by a device when an error condition occurs and the device requires intervention by the Host.

[No response] (no handshake packets issued)

If an error is found in a PID or a CRC result does not match, a handshaking is not performed, and no response is generated. If a no response condition lasts more than a fixed length of time (16~18 bit time) after transmitting data, the Host Controller or a device goes into a timeout state and recognizes that a communication error has occurred. Subsequently, the Host Controller re-issues the token and data for which an error condition was recognized.



Figure 2.16 Handshake Packet

Special

A PRE(PREAMBLE) packet is defined as a special packet. The PRE packet indicates to the device that a low-speed transfer will be performed following it.

A full-speed data transfer to low-speed device can cause an error.

The PRE packet can prevent this error.

When dealing with a low-speed device, hubs (including the root hub) filter out any full-speed data so that they are not transmitted to the low-speed device. However, when receiving a PRE packet, the hubs stop filtering, and begin to transfer the low-speed data received from the Host Controller to the low-speed device.

Although low-speed data are also transferred to full-speed devices, because low-speed data cannot generate valid full-speed PIDs, there is no possibility of full-speed devices producing an error due to the low-speed data.



Figure 2.17 Special Packet

2.6.2 Control Transfer

A control transfer is used to issue a command to a device. This is the first transfer that occurs when a device is connected to the Host Controller. In this case, the Host Controller uses a control transfer on the new device in order to obtain information on the device. Therefore, whether they are full-speed devices or low-speed devices, all devices must support this transfer method.

Control transfers can be divided into a setup stage, a data stage, and a status stage.

Note: In the following description of transfer methods, which side sends a packet is indicated on the right side of the packet, i.e., (H) indicates the Host Controller side, (D) the device side.

[Setup Stage]

This is the first stage in a control transfer. In the setup stage, the Host Controller issues a command to a device and provides instructions on what is to be sent or received. According to this command, the device sets up the data to be sent to the Host Controller or prepares receiving data from the Host Controller.

The setup stage for a control transfer consists of setup transactions. The size of the data packet for a setup transaction is always 8 bytes. The Host Controller stores the command being sent in the data packet.

The PID for a data packet is always DATA0. The handshake packet for a setup transaction is the packet that the device sends to the host. In this case, the device must always return ACK. Returning either NAK or STALL in a setup transaction is prohibited. Therefore, devices must always be prepared to receive a setup transaction.



Figure 2.18 Setup Stage

[Data Stage]

In the data stage, according to the command received in the setup stage, the device repeats the receipt of the data being sent or the transmission of the data to be sent.

The direction of data never changes in the midst of a data stage.

In an IN direction data stage, if the data to be sent by the device have depleted, the device uses either a short packet (a data packet with a byte count less than the maximum data size specified for the device) or a 0-byte data packet to notify the Host Controller of the end of transmission.

Some commands do not have any data to be sent or received, in which case the data stage itself is omitted.

In cases where data are sent/received repeatedly, the PID for the data packets toggles DATA1•DATA0•DATA1…



Figure 2.19 Data stage (left: IN, right: OUT)

[Status Stage]

A status stage begins when a token is transmitted in a direction opposite to the data stage (or the setup stage if there is no data stage). For example, if an IN token is issued in a data stage and data are transferred from a device to the Host Controller, the status stage begins when an OUT token is issued. Thus, the data stage terminates when the direction of data is reversed.

As illustrated in figure 2.20, a status stage is associated with three patterns: an IN direction data stage, an OUT direction data stage, and no data stage.

The data packet following the transmission of a token in the status stage must contain a packet with a 0-byte data length with a DATA1 PID.



Figure 2.20 Status Stage

The reason that the reversal of direction brings on the status stage is that the data stage is defined so that it can be terminated even before the Host Controller has received or transmitted all the data that were requested by means of a setup stage command.

Figure 2.21 shows an example of a control transfer that has an IN direction data stage. Suppose that the Host Controller requests 32-byte data in the setup stage; after the setup stage has ended, the Host Controller issues an IN token; according to this command, the device sends 88-byte data (if the maximum packet size is 88 bytes); and the Host Controller issues ACK. At this point, the device will have sent 8 bytes out of the 32 bytes. If more data are needed, the Host Controller re-issues the IN token. When no more data are needed, the Host Controller issues the OUT token. The OUT token changes the direction of data, and at this time the status stage is brought on, and the control transfer ends.



Figure 2.21 Data Stage Interrupted

2.6.3 Bulk Transfer

A bulk transfer is used to send large quantities of data without error when the transfer process is not subject to a time constraint. In a bulk transfer, the data transfer speed is not guaranteed, but data integrity is guaranteed. If a data error is found (e.g., a CRC mismatch), the receiver does not issue a handshake. If ACK is not returned, the sender re-transmits the affected data. If there is no room in the FIFO or the data to be sent are not yet ready, the sender issues NAK. The amount of data that can be transferred in a bulk transfer can be specified in the MAX packet size. A bulk transfer cannot be used with low-speed devices.

If an IN token is issued by the Host Controller (left side in figure 2.22), data are transmitted from the device and a handshake is issued by the Host Controller.

If an OUT token is issued by the Host Controller (right side in figure 2.22), data are transmitted from the Host Controller, and a handshake is issued by the device.

In both bulk IN/OUT, each time a data send/receive action is repeated, the PID for the data packet toggles DATA0•DATA1•DATA0…



Figure 2.22 Bulk Transfer (left: IN, right: OUT)

2.6.4 Isochronous Transfer

An Isochronous transfer is used to send continuous data, such as audio data and moving pictures. Isochronous transfers are priority-scheduled so that a data transfer occurs at a rate of once per frame (1 ms). In an Isochronous transfer, however, offset values from an SOF packet cannot be guaranteed. In other words, the first transfer can occur at the end of a frame and the next transfer can occur at the beginning of the frame. Devices are required to be able to handle these contingencies.

Isochronous transfers cannot be used with low-speed devices.

As shown in figure 2.23, Isochronous transactions do not contain handshake packets.

Unlike a bulk transfer, in an Isochronous transfer, data are not re-sent even if there are errors in the data that are transferred. The maximum size of a data packet that can be specified for an Isochronous transfer is 1023 bytes.

The PID for the data packet is fixed at DATA0 (the PID does not toggle).



Figure 2.23 Isochronous Transfer (left: IN, right: OUT)

2.6.5 Interrupt Transfer

In an interrupt transfer, the Host Controller generates IN transactions for devices in specified cycles. Devices can specify to the Host Controller the cycle in which transactions are to be generated. A cycle can be specified in 1 to 255 frames. The Host Controller starts an IN transaction at least once per specified cycle. Note that although devices are not accessed in intervals less than a specified cycle, they can be accessed in intervals greater than a specified cycle. (Only IN interrupt transfers are supported in USB1.0, but USB1.1 supports both IN and OUT interrupt transfers.)

Interrupt transfers can be used with both full-speed/low-speed devices.

The maximum data packet size that can be specified is 64 bytes for full-speed devices and 8 bytes for low-speed devices.

Each time a data receive action is repeated, the PID for the data packet toggles DATA0•DATA1•DATA0...

In an interrupt-in transfer, if the Host Controller generates an IN token and the device has data to transmit, the device sends a data packet, as illustrated in figure 2.24 (a) (left). If the device has no transmit data when an IN token is generated, the device issues NAK instead of sending a data packet, as shown in figure 2.24 (a) (right)



Figure 2.24 (a) Interrupt-In Transfer

In an interrupt-out transfer, the Host Controller sends an OUT token then data to the device. When the device has received the data, it sends an ACK packet, as illustrated in figure 2.24 (b) (left). If the device failed to receive data following the OUT token sent from the host controller, the device sends a NAK packet instead of an ACK packet, as shown in figure 2.24 (b) (right)



Figure 2.24 (b) Interrupt-Out Transfer

2.7 USB Device Framework

For plug-and-play, for the USB, detailed procedures are established from connecting the USB cable to configuring the system. This section explains those procedures.

2.7.1 Device States

USB devices can have the various states shown in figure 2.25. A device can be used only when it has transited to the configuration state.



Figure 2.25 USB Device State

2.7.2 Device Request

For a device to be able to transit to the configuration state, it must respond to the commands issued by the Host Controller. Commands issued by the Host Controller are called device requests, and their format is defined by the USB standard. The Host Controller issues device requests in the setup stage in a control transfer.

Three types of device requests are available:

Standard commands

These commands are defined in the USB standard. All devices must support these commands. Table 2.5 shows a list of standard commands.

For details on standard commands, refer to the standards documentation.

Table 2.5 List of Standard Commands

Command Name	Function	Data Stage	Direction of Data Stage
Clear_Feature (Endpoint_stall)	Clears the endpoint stall.	No	
Clear_Feature (Device_Remote_Wakeup)	Clears the device remote wakeup feature.	No	
Get_Configuration	Gets configuration information.	Yes	IN
Get_Descriptor (Device)	Gets device descriptor information.	Yes	IN
Get_Descriptor (Config)	Gets configuration descriptor information.	Yes	IN
Get_Descriptor (String)	Gets string descriptor information.	Yes	IN
Get_Interface	Gets interface information.	Yes	IN
Get_Status(Device)	Gets device status information.	Yes	IN
Get_Status(Interface)	Gets interface status information.	Yes	IN
Get_Status(EndPoint)	Gets endpoint status information.	Yes	IN
Set_Address	Sets the device address.	No	

Command Name	Function	Data Stage	Direction of Data Stage
Set_Descriptor (Device)	Sets the device descriptor.	Yes	Out
Set_Descriptor (Config)	Sets the configuration descriptor.	Yes	Out
Set_Descriptor (String)	Sets the string descriptor.	Yes	Out
Set_Configuration	Sets configuration.	No	
Set_Feature (EndPoint_Stall)	Sets the endpoint to the Stall stage.	No	
Set_Feature (Device_Remote_Wakeup)	Sets the device to the wakeup state.	No	
Set_Interface	Sets an interface.	No	
Sync_Frame	Posts a specific frame number on the endpoint during an Isochronous transfer (if a special number is required).	Yes	Out

Class command

Class commands other than hub commands are established by corporate groups, subject to certification by the USB-IF (USB Implementers Forum). Several classes exist: audio class, common class, HID (Human Interface Device) class, and printer class.

Vendor command

Vendor commands can be defined freely by device designers, provided that the commands conform to the same format as other commands.

2.8 Descriptor

Each USB device is associated with what is called descriptor information that indicates the type, characteristics, and attributes of the device itself. By obtaining device information on a device, the Host Controller can recognize the type of device that is connected to a given bus.

Standard USB devices have the following descriptors: device, configuration, interface, and endpoint.

These descriptors are described in tables 2.6, 2.7, 2.8, and 2.9.

Table 2.6 Device Descriptor

Field	Size (in bytes)	Description
bLength	1	Descriptor size (fixed at 0x12)
bDescriptorType	1	Descriptor type (fixed at 0x01)
bcdUSB	2	USB version, represented in BCD
bDeviceClass	1	Class code: 0: no class; 0xFF: vendor class 1 to 0xFE: special class
bDeviceSubClass	1	Subclass code
bDeviceProtocol	1	Protocol code: 0: no specific protocol used 0xFF: vendor-specific protocol
bMaxPacketSize0	1	Maximum packet for endpoint 0
idVendor	2	Vendor ID (assigned to manufacturers by the USB-IF)
idProduct	2	Product ID (assigned to each device by manufacturer)
bcdDevice	2	Device version, represented in BCD
iManufacturer	1	Index to a string descriptor indicating the manufacturer's name
iProduct	1	Index to a string descriptor indicating the device name
iSerialNumber	1	Index to a string descriptor indicating the serial number of the device
bNumConfigurations	1	Number of configurable devices

Note: USB Implementers Forum

Table 2.7 Configuration Descriptor

Field	Size (in bytes)	Description
bLength	1	Descriptor size (fixed at 0x09)
bDescriptorType	1	Descriptor type (fixed at 0x02)
wTotalLength	2	Total length of descriptor
bNumInterface	1	Number of interfaces associated with descriptor
bConfiguration Value	1	Argument value (1 or higher) for the selection of this descriptor using Set_Configuration
iConfiguration	1	Index to a string descriptor
bmAttributes	1	Device power supply Bit 7: bus power; bit 6: self-power; bit 5: remote wakeup; bits 4 to 0: reserved
MaxPower	1	Specifies the maximum bus power consumption in units of 2 mA.

Table 2.8 Interface Descriptor

Field	Size (in bytes)	Description
bLength	1	Descriptor size (fixed at 0x09)
bDescriptorType	1	Descriptor type (fixed at 0x04)
bInterfaceNumber	1	Zero-base index number that represents this interface in the configuration•
bAlternateSetting	1	An argument value for the selection of alternate settings using Set_Interface.
bNumEndpoints	1	Number of endpoints associated with a device (exclusive of endpoint 0)
bInterfaceClass	1	Class code 0: no class; 0xFF: vendor class; 1 to 0xFE: special class
bInterfaceSubClass	1	Subclass code
bInterfaceProtocol	1	Protocol code 0: no specific protocols used 0xFF: vendor-specific protocol
iInterface	1	Index to the string descriptor representing this interface

Table 2.9 Endpoint Descriptor

Field	Size (in bytes)	Description
bLength	1	Descriptor size (fixed at 0x07)
bDescriptorType	1	Descriptor type (fixed at 0x05)
bEndpointAddress	1	Endpoint address: bit 7: direction (0:OUT 1:IN); bits 6 to 4: reserved (0); bits 3 to 0: endpoint number
bmAttributes	1	Endpoint transfer method: bits 7 to 2: reserved (0); bits 1 to 0: transfer method (0: control, 1: Isochronous , 2: bulk, 3: interrupt)
wMaxPacketSize	2	Maximum packet size
bInterval	1	Specifies polling intervals in units of ms. Specify 1 for Isochronous transfers. Ignored for bulk or control transfers.

Section 3 Overview of the USB Module

3.1 Operation of the Module

This section explains the operation of the USB module internal to the SH7727. Commands and data that are sent by the host are stored in the EP (FIFO) in the USB Module for each transfer type. When reading data, you should access the data register for a given endpoint. When sending data to the host, you should write them to the data register for the endpoint (figure 3.1).



Figure 3.1 USB Module Block Diagram

3.2 Organization of an Endpoint

The USB function module internal to the SH7727 has four endpoints. Table 3.1 shows the organization of USB function module endpoints.

Table 3.1 Endpoint Configuration

Name of Endpoint	Symbol	Type of Transfer	Max. Packet Size	FIFO Buffer Capacity	DMA Transfer
Endpoint 0	EP0s	Setup	8 bytes	8 bytes	•
	EP0i	Control-IN	8 bytes	8 bytes	•
	EP0o	Control-OUT	8 bytes	8 bytes	•
Endpoint 1	EP1	Bulk-out	64 bytes	64×2 (128 bytes)	Possible
Endpoint 2	EP2	Bulk-in	64 bytes	64×2 (128 bytes)	Possible
Endpoint 3	EP3	Interrupt	8 bytes	8 bytes	•

3.3 Register Configuration

Table 3.2 shows the configuration of USB function module registers.

Table 3.2 Register Configuration

Name	Abbreviation	R/W	Initial Value	Address	Access Size
USBEP0i data register	USBEPDR0I	W		H'A4000242	8
USBEP0o data register	USBEPDR0O	R		H'A4000243	8
USBEP0s data register	USBEPDR0S	R		H'A4000247	8
USBEP1 data register	USBEPDR1	R		H'A400024E	8
USBEP2 data register	USBEPDR2	W		H'A4000249	8
USBEP3 data register	USBEPDR3	W		H'A4000252	8
Interrupt flag register 0	USBIFR0	R/W	H'10	H'A4000240	8
Interrupt flag register 1	USBIFR1	R/W	H'00	H'A4000241	8
Trigger register	USBTRG	W		H'A4000244	8
FIFO clear register	USBFCLR	W		H'A4000245	8
USBEP0o received data size register	USBEPSZ0O	R	H'00	H'A4000246	8
Data status register	USBDASTS	R	H'00	H'A4000248	8
Endpoint stall register	USBEPSTL	R/W	H'00	H'A400024B	8
Interrupt enable register 0	USBIER0	R/W	H'00	H'A400024C	8
Interrupt enable register 1	USBIER1	R/W	H'00	H'A400024D	8
USBEP1 received data size register	USBEPSZ1	R	H'00	H'A400024F	8
USBDMA setting register	USBDMA	R/W	H'00	H'A4000251	8
Interrupt selection register 0	USBISR0	R/W	H'00	H'A400024A	8
Interrupt selection register 1	USBISR1	R/W	H'07	H'A4000250	8

Following is a description of registers that are frequently used in this sample program. For information on all registers, refer to the SH7727 hardware manual.

1. USBEP0i Data Register (USBEPDR0I)

   This is an 8-byte FIFO buffer for the transmission of endpoint 0. This register holds 1 packet of transmission data in response to Control IN. The transmission data are set when 1 packet of data is written and EP0iPKTE in the USB trigger register is set. When an ACK handshake is returned from the host after the data are sent, EP0iTS in USB interrupt flag register 0 is set. The FIFO buffer can be cleared using EP0iCLR of the USBFIFO clear register.

2. USBEP0o Data Register (USBEPDR0O)

   This is an 8-byte FIFO buffer for the reception of endpoint 0. Received data for endpoint 0, exclusive of the setup command, are stored in this buffer. Upon normal reception of data, EP0oTS in USB interrupt flag register 0 is set, and the number of received bytes is indicated in the EP0o received data size register. After the data are read, setting EP0oRDFN in the USB trigger register makes the reception of another packet possible. The FIFO buffer can be cleared using EP0oCLR of the USBFIFO clear register.

3. USBEP0s Data Register (USBEPDR0S)

   This is an 8-byte FIFO buffer solely for the reception of the setup command for endpoint 0. When the setup command to be processed by the application is received and command data are successfully stored, SETUPTS in USB interrupt flag register 0 is set. Because the setup command must always be received, any data remaining in the buffer will be overwritten by the new data. If the reception of another command is initiated while the current command is being read, the read data are invalidated so that the read action by the application can be disabled in favor of the reception action.

4. USBEP1 Data Register (USBEPDR1)

   This is a 128-byte FIFO buffer for the reception of endpoint 1. This is a double buffer with a capacity 2 times the maximum packet size. Upon the successful reception of 1 byte of data from the host, EP1FULL of USB interrupt flag register 0 is set. The number of received bytes is indicated in the USBEP1 received data size register. Writing the value 1 to EP1RDFN of the USB trigger register after data are read makes the read-side buffer ready for reception of other data. The received data in the FIFO buffer are available for DMA transfer. The FIFO buffer can be cleared using EP1CLR of the USBFIFO clear register.

5. USBEP2 Data Register (USBEPDR2)

   This is a 128-byte FIFO buffer for the transmission of endpoint 2. This is a double buffer with a capacity 2 times the maximum packet size. Writing the transmission data to the FIFO buffer and setting EP2PKTE in the USB trigger register sets 1 packet of transmission data and the double buffer is switched. The transmission data to the FIFO buffer are available for DMA transfer. The FIFO buffer can be cleared using EP2CLR of the USBFIFO clear register.

6. USBEP3 Data Register (USBEPDR3)

   This is an 8-byte FIFO buffer for the transmission of endpoint 3. This buffer holds 1 packet of transmission data for the interrupt transfer of endpoint 3. Writing 1 packet of data and setting EP3PKTE in the USB trigger register sets the transmission data. Upon normal transmission of 1 packet of data and reception of an ACK handshake from the host, EP3TS for the USB interrupt flag register is set. The FIFO buffer can be cleared using EP3CLR of the USBFIFO clear register.

7. USB Interrupt Flag Register 0 (USBIFR0)

   Together with USB interrupt flag register 1, this register indicates the interrupt status necessary for the application. When an interrupt source is generated, the corresponding bit is set to 1, and a CPU interrupt request is generated in combination with USB interrupt enable register 0. However, EP1FULL and EP2EMPTY cannot be cleared because they are status registers.

Bit:	7	6	5	4	3	2	1	0
Bit name:	BRST	EP1 FULL	EP2 TR	EP2 EMPTY	SETUP TS	EP0o TS	EP0i TR	EP0i TS
R/W:	R/W	R	R/W	R	R/W	R/W	R/W	R/W
Initial value:	0	0	0	1	0	0	0	0

- Bit 7: bus reset

  1 is set in this bit when a bus reset signal is detected on the USB bus.

- Bit 6: EP1 FIFO full

  1 is set in this bit when endpoint 1 (bulk OUT) successfully receives 1 packet of data from the host. The value 1 is retained as long as valid data exist in the FIFO buffer.

- Bit 5: EP2 transfer request

  1 is set in this bit when an IN token for endpoint 2 (bulk IN) is received from the Host Controller and no valid transmission data exist in the FIFO buffer. NAK handshake signals are returned to the Host Controller until data are written to the FIFO buffer and packet-send-enable is set.

- Bit 4: EP2 FIFO empty

  This bit is set when at least one of the transmission FIFO buffers (double buffer configuration) for endpoint 2 is available for the writing of transmission data.

- Bit 3: setup command received

  1 is set in this bit when the setup command to be decoded by the application is received by endpoint 0 and an ACK handshake is returned to the Host Controller.

- Bit 2: EP0o received

  1 is set in this bit when endpoint 0 successfully receives data from the Host Controller, stores them in the FIFO buffer, and returns an ACK handshake to the Host Controller.

- Bit 1: EP0i transfer request

  1 is set in this bit when an IN token for endpoint 0 is received from the Host Controller and valid transmission data do not exist in the FIFO buffer. NAK handshake signals are returned to the Host Controller until data are written to the FIFO buffer and packet-send-enable is set.

- Bit 0: EP0i transmitted

  1 is set in this bit when data are transmitted from endpoint 0 to the Host Controller and an ACK handshake is returned.

8. Interrupt Flag Register 1(USBIFR1)

Bit:	7	6	5	4	3	2	1	0
Bit name:	—	—	—	—	VBUSMN	EP3 TR	EP3 TS	VBUSF
R/W:	R	R	R	R	R	R/W	R/W	R/W
Initial value:	0	0	0	0	0	0	0	0

- Bits 7 to 4: reserved

- Bit 3: USB Connect Status

  This bit is a status bit for monitoring the state of the USBF_VBUS pin. It reflects the state of the USBF_VBUS pin.

- Bit 2: EP3 transfer request

  1 is set in this bit when an IN token for endpoint 3 (an interrupt) is received from the Host Controller and no valid transmission data exist in the FIFO buffer. A NAK handshake is returned to the host until data is written to the FIFO buffer and packet transmission is enabled.

- Bit 1: EP3 transmitted

  1 is set in this bit when data are sent from endpoint 3 to the Host Controller and an ACK handshake is returned.

- Bit 0: USB bus connected

  1 is set in this bit when connected to or disconnected from the USB bus. The USBF_VBUS pin is used to detect connection/disconnection. The USBF_VBUS pin, required in the Module, should always be connected.

9. Trigger Register (USBTRG)

Bit:	7	6	5	4	3	2	1	0
Bit name:	-	EP3 PKTE	EP1 RDFN	EP2 PKTE	-	EP0s RDFN	EP0o RDFN	EP0i PKTE
R/W:	W	W	W	W	W	W	W	W

- Bit 7: reserved
- Bit 6: EP3 packet enabled

  Transmission data are set by writing 1 to this bit after writing 1 packet of data to the FIFO buffer for the transmission of endpoint 3.
- Bit 5: EP1 read

  Write 1 to this bit after 1 packet of data is read from the FIFO buffer for endpoint 1. The FIFO buffer for the receiving of endpoint 1 is a double-buffer. Writing 1 to this bit initializes the buffer from which data have been read and makes it available for the reception of another packet.
- Bit 4: endpoint 2 packet enabled

  Write 1 to this bit after data for the FIFO buffer for endpoint 2 have been read. Writing 1 makes the buffer available for the transmission or receipt of data for the next data stage. NAK handshakes will be returned in response to any send/receive requests from the host in the data stage until such time as 1 is written to this bit.
- Bit 3: reserved
- Bit 2: EP0s read

  Write 1 to this bit after data for the FIFO buffer for EP0s commands have been read. Writing 1 makes the buffer available for the transmission or reception of data for the next data stage. NAK handshakes will be returned in response to any send/receive requests from the host in the data stage until such time as 1 is written to this bit.
- Bit 1: EP0o read

  Writing 1 to this bit after 1 packet of data is read from the FIFO buffer for the transmission of endpoint 0 initializes the FIFO buffer and makes it available for the receipt of another packet.
- Bit 0: EP0i packet enabled

  Writing 1 to this bit after 1 packet of data is written to the FIFO buffer for the transmission of endpoint 0 sets the transmission data.

10. Interrupt Enable Register 0 (USBIER0)

This register enables interrupt requests for interrupt flag register 0 (USBIFR0). When this register is set to 1, and a corresponding interrupt flag is set, an interrupt request is generated on the CPU. The associated interrupt vector number is determined by the contents of interrupt selection register 0 (USBISR0).

Bit:	7	6	5	4	3	2	1	0
Bit name:	BRST	EP1 FULL	EP2 TR	EP2 EMPTY	SETUP TS	EP0o TS	EP0i TR	EP0i TS
R/W:	R/W	R	R/W	R	R/W	R/W	R/W	R/W
Initial value:	0	0	0	1	0	0	0	0

11. Interrupt Enable Register 1 (USBIER1)

This register enables interrupt requests for interrupt flag register 1 (USBIFR1). When this register is set to 1, and a corresponding interrupt flag is set, an interrupt request is generated on the CPU. The associated interrupt vector number is determined by the contents of interrupt selection register 1 (USBISR1).

Bit:	7	6	5	4	3	2	1	0
Bit name:	—	—	—	—	—	EP3 TR	EP3 TS	VBUSF
R/W:	R	R	R	R	R	R/W	R/W	R/W
Initial value:	0	0	0	0	0	0	0	0

3.4 USB Command Processing

USB standard commands that are sent by the Host Controller during a control transfer can be divided into two types: commands that are automatically processed by the USB Function Module and commands that require processing by the user. All class commands and vendor commands must be decoded by the user. Table 3.3 shows the classification of commands that require decoding by the user and commands that do not require decoding.

Table 3.3 Command Decoding

User Decoding Required	User Decoding Not Required
Clear Feature	Get Descriptor
Get Configuration	Synch Frame
Get Interface	Set Descriptor
Get Status	Class/Vendor command
Set Address	
Set Configuration	
Set Feature	
Set Interface	

For commands that do not require decoding by the user, the USB Function Module automatically processes command decoding, data stages, and status stages. When receiving a command that requires decoding by the user, the Function Module saves it in the FIFO for EP0s. Upon normal reception of a command, the USB Function Module generates a SETUPTS interrupt. Upon detecting this interrupt, the user needs to read and process the endpoint data.

Section 4 Development Environment

This chapter looks at the development environment used to develop this system. The devices (tools) listed below were used when developing the system.

- SH7727 Solution Engine (hereafter called the SH7727SE; type number: MS7727SE01) manufactured by Hitachi ULSI Systems Co., Ltd.
- Super I/O expansion connector board (MSUSIOEX01) manufactured by Hitachi ULSI Systems Co., Ltd.
- SH7727 E10A Emulator manufactured by Hitachi, Ltd.
- PC (Windows 95/98) equipped with a PCMCIA slot
- PC (Windows 2000) to serve as the USB host
- Parallel-port printer
- USB cable
- Parallel cable
- Hitachi Debugging Interface (hereafter called the HDI) manufactured by Hitachi, Ltd.
- Hitachi Embedded Workshop (hereafter called the HEW) manufactured by Hitachi, Ltd.

4.1 Hardware Environment

Figure 4.1 shows device connections.



Figure 4.1 Device Connections

1. SH7727SE

   Some DIP switch settings on the SH7727SE board must be changed from those at shipment. Before turning on the power, ensure that the switches are set as follows. There is no need to change any other DIP switches.

Table 4.1 DIP Switch Settings

At Time of Shipment	After Change	DIP Switch Function
SW1-6 OFF	SW1-6 ON	Select the endian
SW1-8 OFF	SW1-8 ON	Select E10A emulator
SW4-1 OFF	SW4-1 ON	Set SCIF2 baud rate
SW4-2 OFF	SW4-2 ON	Set SCIF2 baud rate

2. Super I/O expansion connector board

   For an explanation of connection with the SH7727SE, please refer to the instruction manual for the SolutionEngine. This expansion connector board is not included with the SolutionEngine, and must be purchased separately.

3. USB host PC

   A PC with Windows 2000 installed and with a USB port is used as the USB host. This system uses printer-class device drivers installed as a standard part of the Windows 2000 system, and so there is no need to install new drivers.

4. E10A PC

   The E10A should be inserted into a PC card slot and connected to the SH7727SE via a interface cable. After connection, start the HDI and perform emulation.

4.2 Software Environment

A sample program, as well as the compiler and linker used, are explained.

4.2.1 Sample Program

Files required for the sample program are all stored in the SH7727 folder. When this entire folder with its contents is moved to a PC on which HEW and HDI have been installed, the sample program can be used immediately. Files included in the folder are indicated in figure 4.2 below.



Figure 4.2 Files Included in the Folder

4.2.2 Compiling and Linking

The sample program is compiled and linked using the following software.

Hitachi Embedded Workshop Version 1.0 (release 9) (hereafter HEW)

When HEW is installed in C:\Hew, the procedure for compiling and linking the program is as follows.*

First, a folder named Tmp should be created below the C:\Hew folder for use in compiling. (figure 4.3)



Figure 4.3 Creating a Working Folder

Next, the folder in which the sample program is stored (SH7727) should be copied to any arbitrary drive. In addition to the sample program, this folder contains a batch file named BildOfHew.bat. This batch file sets the path, specifies compile options, specifies a log file indicating the compile and linking results, and performs other operations. When BildOfHew.bat is executed, compiling and linking are performed. As a result, a Motorola S-type format file named debugger.MOT is created within the folder. This is the executable file. At the same time, a map file named debugger.MAP and a log file named log.txt are created. The map file indicates the program size and variable addresses. The compile results (whether there are any errors etc.) are recorded in the log file.

Note: * If HEW is installed to a folder other than C:\Hew, the compiler path setting and settings for environment variables used by the compiler in BildOfHew.bat, as well as the library settings in InkSet1.sub, must be changed. Here the compiler path setting

should be changed to the path of shc.exe, and the setting for the environment variable shc_lib used by the compiler should be set to the folder of shc.exe; the shc_inc setting should be changed to the folder of machine.h, and the setting of shc_tmp should specify the work folder for the compiler. The library setting should specify the path of shcpic.lib.



Figure 4.4 Compile Results

4.3 Loading and Executing the Program

Figure 4.5 shows the memory map for the sample program.



Notes: The memory map differs according to the compiler version, compiling conditions, firmware upgrade, etc.
* Placed in the P3 cache write-through space. Consequently the address bits A31-29 are 110.

Figure 4.5 Memory Map

As shown in figure 4.5, this sample program allocates the PResetException, PGeneralExceptions, PTLBMissException, PInterrupt, PNonCash, P, C, and D areas in SDRAM, and the R and B areas in the internal memory. In order to use the E10A for break and other functions, the program must be placed in RAM in this way. These memory allocations are specified by the InkSet1.sub file in the SH7727 folder. When incorporating the program in ROM by writing it to flash memory or some other media, this file must be modified.

4.3.1 Loading the Program

In order to load the sample program into the SDRAM of the SH7727SE, the following procedure is used.

- Insert the E10A into the PC for use with the E10A, in which the HDI has been installed, and connect the E10A to the SH7727SE via a user cable.
- Turn on the power to the E10A PC, to start up the machine.
- The HDI is started.
- Turn on the power to the SH7727SE.
- A dialog (figure 4.6) is displayed on the PC screen; turn the SH7727SE reset switch (SW1) on, and after resetting the CPU, click the OK button, or press the Enter key.
- Select CommandLine in the View menu to open a window (figure 4.7), click the BatchFile button on the upper left, and specify the 7727E10A.hdc file in the SH7727 folder. As a result the BSC is set, and accessing of the SDRAM is made possible.
- Select LoadProgram... from the File menu; in the Load Program dialog box, specify debugger.ABS in the SH7727 folder.

Through the above procedure, the sample program can be loaded into the SH7727SE SDRAM.



Figure 4.6 Reset Request Dialog



Figure 4.7 Command Line Input

4.3.2 Executing the Program

In order to execute the program which was loaded in section 4.3.1, Loading the Program, above, the program counter (PC) must be set appropriately.

Select Register Window from the View menu to open the Registers window. On double-clicking the numerical area of the register (PC) in the window, a dialog box appears, and the register value can be changed. Use this dialog box to set the PC to H'AC00 0000.

After making the above settings, select Go from the Run menu to execute the program.

4.4 Printing Procedure

With the program executed, insert the USB cable series B connected into the SH7727SE, and connect the series A connected at the opposite end to the USB host PC. After control transfer is completed, USB printing support is displayed below USB host controller in the device manager, and the host PC recognizes the SH7727SE as a printer device.

Next, the printer driver[*1] is installed. Open the printer from the Start menu Settings item, and double-click on the Add a printer icon. A setup wizard is started; in port selection, check USB001 Virtual Printer Port for USB[*2]. Specify the printer to be used (the manufacturer name and printer model). When the wizard processing is completed, a test print should be performed; if the driver is correctly installed, the printer will output a print test.

Notes: *1 In this sample program, bidirectional communication with the printer is not supported; please be sure to use a printer driver included as standard with Windows 2000.

*2 If a printer-class device has previously been connected to the host PC, the number may be different (USB002, USB003, etc.). In this case, select the highest-numbered port.

Section 5 Overview of the Sample Program

In this section, features of the sample program and its structure are explained. This sample program runs on the SH7727SE, and initiates USB transfers by means of interrupts from the USB function module. Of the interrupts from modules in the SH7727, there are two interrupts related to the USB function module: USBFI0 and USBFI1, but in this sample program, only USBFI0 is used.

Features of this program are as follows.

- Control transfer can be performed.
- Bulk-out transfer can be used to receive data from the host controller.
- Bulk-in transfer can be used to send data to the host controller.
- The Ultra I/O mounted on the SH7727SE can be used to output data to a printer.

5.1 State Transition Diagram

Figure 5.1 shows a state transition diagram for this sample program. In this sample program, as shown in figure 5.1, there are transitions between four states.



Figure 5.1 State Transition Diagram

- Reset State

  Upon power-on reset and manual reset, this state is entered. In the reset state, the SH7727 mainly performs initial settings.

- Stationary State

  When initial settings are completed, a stationary state is entered in the main loop. Here, the presence of printing data from the host is constantly monitored; if there is data, the parallel output state is entered, and data is output to the printer.

- USB Communication State

  In the stationary state, when an interrupt from the USB module occurs, this state is entered. In the USB communication state, data transfer is performed by a transfer method according to the type of interrupt. The interrupts used in this sample program are indicated by interrupt flag register 0 (USBIFR0), and there are eight interrupt types in all. When an interrupt factor occurs, the corresponding bits in USBIFR0 are set.

- Error State

  When an error occurs while in the USB communication state, this state is entered. In the case of a transition to the error state, there is a problem with the USB communication contents. When communication is performed normally, there are no transitions to the error state. If the error state is entered, the firmware should be reexamined. In order to recover from the error state, perform a power-on reset or a manual reset.

5.2 USB Communication State

The USB communication state can be further divided into three states according to the transfer type (see figure 5.2). When an interrupt occurs, first there is a transition to the USB communication state, and then there is further branching to a transfer state according to the interrupt type. The branching method is explained in section 6, Sample Program Operation.



Figure 5.2 USB Communication State

5.3 File Structure

This sample program consists of eight source files and nine header files. The overall file structure is shown in table 5.1. Each function is arranged in one file by transfer method or function type.

Table 5.1 File Structure

Filename	Main purpose
StartUp.c	Makes microcomputer initial settings Clears ring buffer
UsbMain.c	Discriminates interrupt factors Sends/receives packets

Filename	Main purpose
DoRequest.c	Processes setup commands issued by host
DoControl.c	Executes control transfer
DoBulk.c	Executes bulk transfer
DoRequestPrinter Class.c	Processes printer-class commands
ppout.c	Controls ring buffer Initializes printer Outputs data to printer
ASMFunction.src	Makes stack settings
CatProType.h	Declares prototypes
CatTypedef.h	Defines basic structures used in the USB firmware
SysMemMap.h	Defines SH7727SE memory map addresses
SetPrinterInfo.h	Makes initial settings of variables and definition of constants needed to support printer class
SetUsbInfo.h	Makes initial settings of variables needed to support USB
SetSystemSwitch.h	Sets system operation
SetMacro.h	Defines macros
SH7727.h	Defines SH7727 registers
ioaddr.h	Defines Ultra I/O registers

5.4 Purposes of Functions

Table 5.2 shows functions contained in each file and their purposes.

Table 5.2-1 UsbMain.c

File in Which Stored	Function Name	Purpose
UsbMain.c	BranchOfInt	Discriminates interrupt factors, and calls function according to interrupt
	GetPacket	Writes data transferred from the host controller to RAM
	GetPacket4	Writes data transferred from the host controller to RAM in longwords
	PutPacket	Writes data for transfer to the host controller to the USB module
	PutPacket4	Writes data for transfer to the host controller to the USB module in longwords
	SetControlOutContents	Overwrites data with that sent from the host
	SetUsbModule	Makes USB module initial settings
	ActBusReset	Clears FIFO on receiving bus reset
	ConvRealn	Reads data of a specified byte length from a specified address
	ConvReflexn	Reads data of a specified byte length from specified addresses, in reverse order

In UsbMain.c, interrupt factors are discriminated by the USB interrupt flag register, and functions are called according to the interrupt type. Also, packets are sent and received between the host controller and function modules.

Table 5.2-2 StartUp.c

File in Which Stored	Function Name	Purpose
StartUp.c	CallResetException	Performs the operation for the reset exception and calls the following function
	CallGeneralExceptions	Calls the function for the general exception except for the TLB miss
	CallTLBMissException	Calls the function for the TLB miss
	CallInterrupt	Calls the function for the interrupt request
	SetPowerOnSection	Initializes modules and memory and transfers execution to main loop
	_INITSCT	Copies variables with initial values to RAM work area
	InitMemory	Clears RAM area used in bulk communication
	InitSystem	Pull-up control of USB bus

Upon power-on reset or manual reset, the CallResetException is called. Here the SH7727 initial values are set. Then, SetPowerOnSection clears RAM areas used in control transfer and bulk transfer.

Table 5.2-3 ppout.c

File in Which Stored	Function Name	Purpose
ppout.c	ActPrintOut	Monitors the empty space in the buffer and temporarily stops bulk-out transfer if necessary Calls bulk-out functions
	LptMain	Monitors the empty space in the buffer and restarts bulk-out transfer if necessary Passes the read pointer as argument to LptPortWrite
	LptPortOpen	Initializes printer
	LptPortWrite	Outputs data from parallel port
	parallel_conf	Initializes Ultra I/O parallel port
	read_w	Reads data from Ultra I/O configuration register
	write_w	Writes data to Ultra I/O configuration register

In ppout.c, print data stored in RAM is written to the Ultra I/O register, and strobe and other signals are controlled to output data to the printer.

Table 5.2-4 DoRequest.c

File in Which Stored	Function Name	Purpose
DoRequest.c	DecStandardCommands	Decodes command issued by host controller, processes standard commands
	DecVenderCommands	Processes vendor commands

During control transfer, commands sent from the host controller are decoded, and commands are processed. In this sample program, a vendor ID of 045B (vendor: Hitachi) is used. When the customer develops a product, the customer should obtain a vendor ID at the USB Implementers' Forum. Because vendor commands are not used, DecVenderCommands does not perform any action. In order to use a vendor command, the customer should develop a program.

Table 5.2-5 DoControl.c

File in Which Stored	Function Name	Purpose
DoControl.c	ActControl	Performs setup stage for control transfer
	ActControlIn	Performs data stage, status stage for control transfer (data stage transferred in in direction)
	ActControlOut	Performs data stage, status stage for control transfer (data stage transferred in out direction)

When a control transfer interrupt (EPOoTS) is input, ActControl acquires the command, and decoding is performed by DecStandardCommands. Next, the data stage and status stage are performed by ActControlIn and ActControl IOut, according to the command type.

Table 5.2-6 DoBulk.c

File in Which Stored	Function Name	Purpose
DoBulk.c	ActBulkOut	Performs bulk-out transfer
	ActBulkIn	Performs bulk-in transfer
	ActBulkInReady	Performs preparations for bulk-in transfer

Processing related to bulk transfer is performed. ActBulkInReady is used only in bulk-in transfer.

Table 5.2-7 DoRequestPrinterClass.c

File in Which Stored	Function Name	Purpose
DoRequestPrinterClass.c	DecPrinterClassCommands	Processes printer-class command

Processing for printer class commands is performed. In this sample program, an IEEE 1284 database ID is not used, and so 0 is output. When using an IEEE 1284 device ID, the output value should be set by the customer.

Figure 5.3 shows the interrelationship between the functions explained in table 5.2. The upper-side functions can call the lower-side functions. Also, multiple functions can call the same function. In the stationary state, interrupt function CallInterrupt calls BranchOfInt, and BranchOfInt calls other functions. Figure 5.3 shows the hierarchical relation of functions; there is no order for function calling. For information on the order in which functions are called, please refer to the flow charts of section 6, Sample Program Operation.



Figure 5.3 Interrelationship between Functions

Section 6 Sample Program Operation

In this chapter, the operation of the sample program is explained, relating it to the operation of the USB function module.

6.1 Main Loop

When the microcomputer is in the reset state, the internal state of the CPU and the registers of internal peripheral modules are initialized. Next, reset interrupt function CallResetException is called to process the reset exception and to call function SetPowerOnSection. Figure 6.1 is a flow chart for the operation from the reset interrupt to the stationary state.



Figure 6.1 Main Loop

6.2 Types of Interrupts

As explained in section 5.1, State Transition Diagram, the interrupts used in this sample program are indicated by the interrupt flag register 0 (USBIFR0); there are a total of eight types of interrupts. When an interrupt factor occurs, the corresponding bits in the interrupt flag register are set to 1, and a USBFI0 interrupt request is sent to the CPU. In the sample program, the interrupt flag registers are read as a result of this interrupt request, and the corresponding USB communication is performed. Figure 6.2 shows the interrupt flag registers and their relation to USB communication.

USB interrupt flag register 0 (USBIFR0)



USB interrupt flag register 1 (USBIFR1)



Note: Because this sample program does not support interrupt transfers, the interrupt associated with EP3 is not used.

Figure 6.2 Types of Interrupt Flags

6.2.1 Method of Branching to Different Transfer Processes

In this sample program the transfer method is determined by the type of interrupt from the USB module as describe in section 5, Overview of the Sample Program. Branching to the different transfer methods is executed by BranchOfInt in UsbMain.c. Table 6.1 shows the relations between the types of interrupts and the functions called by BranchOfInt.



Table 6.1 Interrupt Types and Functions Called on Branching

Register Name	Bit	Bit Name	Name of Function Called
USBIFR0	0	EP0i TS	ActControlIn ActControlOut
	1	EP0i TR	ActControlOut
	2	EP0o TS	ActControlIn ActControlOut
	3	SETUP TS	ActControl
	4	EP2 EMPTY	ActBulkIn
	5	EP2 TR	ActBulkInReady
	6	EP1 FULL	ActPrintOut
	7	BRST	ActBusReset

The EP0iTS and EP0oTS interrupts are used both for control-in and control-out transfer. Hence in order to manage the direction and stage of control transfer, the sample program has three states: TRANS_IN, TRANS_OUT, and WAIT. For details, refer to section 6.4, Control Transfers.

In the SH7727 hardware manual, operation of the USB function module when an interrupt occurs, and a summary of operation on the application side, are described. From the next section, details of application-side firmware are explained for each USB transfer method.

6.3 Interrupt on Cable Connection (VBUS, BRST)

This interrupt occurs when the cable of the USB function module is connected to the host controller. On the application side, after completion of initial microcomputer settings, a specialized port is employed to pull-up the USB data bus D+. By means of this pull-up, the host controller recognizes that the device has been connected. (figure 6.3)



Figure 6.3 Interrupt on Cable Connection

6.4 Control Transfers

In control transfers, bits 0 to 3 of the interrupt flag registers are used. Control transfers can be divided into two types according to the direction of data in the data stage. (figure 6.4) In the data stage, data transfers from the host controller to the USB function module are control-out transfers, and transfers in the opposite direction are control-in transfers.



Figure 6.4 Control Transfers

Control transfers consist of three stages: setup, data (no data is possible), and status (figure 6.5). Further, the data stage consists of multiple bus transactions.

In control transfers, stage changes are recognized through the reversal of the data direction. Hence the same interrupt flag is used to call a function to perform control-in or control-out transfers (cf. Table 6.1). For this reason, the firmware must use states to manage the type of control transfer currently being performed, whether control-in or control-out, (figure 6.5) and must call the appropriate function. States in the data stage (TRANS_IN and TRANS_OUT) are determined by commands received in the setup stage.



Figure 6.5 Status in Control Transfers

6.4.1 Setup Stage

In the setup stage, the host and function modules exchange commands. For both control-in and control-out transfer, the firmware goes into the WAIT state. Depending on the type of command issued, discrimination between control-in transfer and control-out transfer is performed, and the state of the firmware in the data stage (TRANS_IN or TRANS_OUT) is determined.

- Commands for control-in transfers: GetDescriptor (TRANS_IN) Standard command
  GetDeviceID (TRANS_IN) Class command
  GetPortStatus (TRANS_IN) Class command
- Commands for control-out transfers: SoftReset (TRANS_OUT) Class command

Figure 6.6 shows operation of the sample program in the setup stage. The figure on the left shows operation of the USB function module.



Figure 6.6 Setup Stage

6.4.2 Data Stage

In the data stage, the host and function module exchange data. The firmware state becomes TRANS_IN for control-in transfers, and TRANS_OUT for control-out transfers, according to the result of decoding of the command in the setup stage. Figures 6.7 and 6.8 show the operation of the sample program in the data stage of control transfer



Figure 6.7 Data Stage (Control-In Transfer)



Figure 6.8 Data Stage (Control-Out Transfer)

6.4.3 Status Stage

The status stage begins with a token for the opposite direction from the data stage. That is, in control-in transfer, the status stage begins with an out-token from the host controller; in control-out transfer, it begins with an in-token from the host controller.



Figure 6.9 Status Stage (Control-In Transfer)



Figure 6.10 Status Stage (Control-Out Transfer)

6.5 Bulk Transfers

In bulk transfers, bits 4 to 6 of the interrupt flag register are used. Bulk transfers can also be divided into two types according to the direction of data transmission. (figure 6.11)

When data is transferred from the host controller to the USB function module, the transfer is called a bulk-out transfer; when data is transferred in the opposite direction, it is a bulk-in transfer.



Figure 6.11 Bulk Transfers

6.5.1 Bulk-Out Transfers

The operation of the sample program in bulk-out transfers is shown in figure 6.12.



Figure 6.12 Bulk-Out Transfers

6.5.2 Bulk-in Transfers

Figure 6.13 shows the operation of the sample program in bulk-in transfers.



Figure 6.13 Bulk-In Transfers

Section 7 Analyzer Data

In this chapter, we look at how measurement is carried out with the USB Inspector, a USB protocol analyzer made by CATC (http://www.catc.com), using the USB function module in the SH7727, and at what happens to the data as it actually flows along the bus. The following gives the description for control transfer when a device is connected and bulk-out transport in printing out as examples. For more detailed information on packets, see section 2.6.1.

Note: The Packet # found in front of each packet is the packet number used when measuring. The Idle found at the end of each packet indicates the idle between packets (see sections 2.2 and 2.6).

7.1 Control Transfer When a Device Is Connected

Figure 7.1 shows the measurement made, with a device connected to the host controller, while shifting from the power-on state (the power is supplied to Vbus) until the configuration state (the device is ready for being used (configuration state). For details on the state transitions, see section 2.7.1.

Though the packet scheduling may differ depending on the host controller, the command flow to the configuration state is always the same.


Packet # 0 | RESET 19.21 milliseconds | Idle 5893
← Reset signal. A transition is made from power-on state to default state.
Packet # 1 | Sync 00000001 | SOF 0xA5 | Frame # 0x14B | CRC5 0x0A | Idle 11965
• SOF packet
Frame (1ms)
Packet # 2 | Sync 00000001 | SOF 0xA5 | Frame # 0x14C | CRC5 0x14 | Idle 11965
* Only SOF packets continue in this period
Packet # 166 | Sync 00000001 | SOF 0xA5 | Frame # 0x1F0 | CRC5 0x1D | Idle 5
Control transfer (Get_Descriptor(Device))
Packet # 167 | Sync 00000001 | SETUP 0xB4 | ADDR 0x00 | ENDP 0x0 | CRC5 0x08 | Idle 3
← Setup token packet (default address used)
Packet # 168 | Sync 00000001 | DATA0 0xC3 | DATA 80 06 00 01 00 00 40 00 | CRC16 0xBB29 | Idle 6
← Data packet (8 bytes)
Get_Descriptor (Device) command
Setup stage
Packet # 169 | Sync 00000001 | ACK 0x4B | Idle 11801
← ACK handshake packet
Frame (1ms)
Packet # 170 | Sync 00000001 | SOF 0xA5 | Frame # 0x1F1 | CRC5 0x02 | Idle 5
Packet # 171 | Sync 00000001 | IN 0x96 | ADDR 0x00 | ENDP 0x0 | CRC5 0x08 | Idle 5
← In token packet (default address used)
Packet # 172 | Sync 00000001 | DATA1 0xD2 | DATA 12 01 10 01 00 00 00 08 | CRC16 0x88EE | Idle 8
← Data packet (8 bytes)
(device descriptor information)
Data stage (in)
Frame (1ms)
Packet # 173 | Sync 00000001 | ACK 0x4B | Idle 11797
Packet # 174 | Sync 00000001 | SOF 0xA5 | Frame # 0x1F2 | CRC5 0x00 | Idle 11965
Packet # 175 | Sync 00000001 | SOF 0xA5 | Frame # 0x1F3 | CRC5 0x1F | Idle 5
Packet # 176 | Sync 00000001 | OUT 0x87 | ADDR 0x00 | ENDP 0x0 | CRC5 0x08 | Idle 3
← Out-token padket (default address used)
Packet # 177 | Sync 00000001 | DATA1 0xD2 | DATA | CRC16 0x0000 | Idle 8
← Data packet (0Byte)
Status stage
Frame (1ms)
Packet # 178 | Sync 00000001 | ACK 0x4B | Idle 11866
Packet # 179 | Sync 00000001 | SOF 0xA5 | Frame # 0x1F4 | CRC5 0x01 | Idle 2462
Packet # 180 | RESET Start of Reset
Packet # 181 | RESET 10.59 milliseconds | Idle 2432
Reset signal is input again
Packet # 182 | Sync 00000001 | SOF 0xA5 | Frame # 0x1FF | CRC5 0x0D | Idle 11964
* Only SOF packets continue in this period
Packet # 293 | Sync 00000001 | SOF 0xA5 | Frame # 0x26E | CRC5 0x06 | Idle 5
Control transfer (Set_Address)
Packet # 294 | Sync 00000001 | SETUP 0xB4 | ADDR 0x00 | ENDP 0x0 | CRC5 0x08 | Idle 3
← Setup token packet (default address used)
Packet # 295 | Sync 00000001 | DATA0 0xC3 | DATA 00 05 02 00 00 00 00 00 | CRC16 0xD768 | Idle 6
← Data packet (8 bytes)
(Set_Address (address: 2) command
Setup stage
Frame (1ms)
Packet # 296 | Sync 00000001 | ACK 0x4B | Idle 11801
Packet # 297 | Sync 00000001 | SOF 0xA5 | Frame # 0x26F | CRC5 0x19 | Idle 5
Packet # 298 | Sync 00000001 | IN 0x96 | ADDR 0x00 | ENDP 0x0 | CRC5 0x08 | Idle 5
← In-token packet (default address used)
Packet # 299 | Sync 00000001 | DATA1 0xD2 | DATA | CRC16 0x0000 | Idle 8
← Data packet (0Byte)
Status stage
Frame (1ms)
Packet # 300 | Sync 00000001 | ACK 0x4B | Idle 11861
← ACK handshake packet
Packet # 301 | Sync 00000001 | SOF 0xA5 | Frame # 0x270 | CRC5 0x0E | Idle 11965
Note: A transition is made to address state.
* Only SOF packets continue in this period


Control transfer (Get_Descriptor(Device))
Control transfer (Get_Descriptor(Config))
Packet # 309 Sync 00000001 SOF 0xA5 Frame # 0x278 CRC5 0x00 Idle 5
Packet # 310 Sync 00000001 SETUP 0xB4 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 3
← Setup token packet (address: 2)
Packet # 311 Sync 00000001 DATA0 0xC3 DATA 80 06 00 01 00 00 12 00 CRC16 0x072F Idle 6
← Data packet (8 bytes)
(Get_Descriptor (Device) command)
Packet # 312 Sync 00000001 ACK 0x4B Idle 11801
Setup stage
Frame (1ms)
Packet # 313 Sync 00000001 SOF 0xA5 Frame # 0x279 CRC5 0x1F Idle 5
Packet # 314 Sync 00000001 IN 0x96 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 7
← In-token packet (address: 2)
Packet # 315 Sync _0000001 DATA1 0xD2 DATA 12 01 10 01 00 00 00 08 CRC16 0x89EE Idle 9
← Data packet (8 bytes)
(device descriptor information)
PID:DATA1
Packet # 316 Sync _0000001 ACK 0x4B Idle 11797
Data stage (in) 1/3
Frame (1ms)
Packet # 317 Sync 00000001 SOF 0xA5 Frame # 0x27A CRC5 0x1D Idle 5
Packet # 318 Sync 00000001 IN 0x96 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 5
← In-token packet (address: 2)
Packet # 319 Sync 00000001 DATA0 0xC3 DATA 5B 04 01 00 00 01 00 00 CRC16 0x7755 Idle 9
← Data packet (2 bytes)
(device descriptor information)
PID:DATA0
Packet # 320 Sync __000001 ACK 0x4B Idle 11798
Data stage (in) 2/3
Frame (1ms)
Packet # 321 Sync 00000001 SOF 0xA5 Frame # 0x27B CRC5 0x02 Idle 5
Packet # 322 Sync 00000001 IN 0x96 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 5
← In-token packet (address: 2)
Packet # 323 Sync 00000001 DATA1 0xD2 DATA 00 01 CRC16 0xFCF1 Idle 9
← Data packet (2 bytes)
(device descriptor information)
PID:DATA1
Packet # 324 Sync __000001 ACK 0x4B Idle 11845
Data stage (in) 3/3
Frame (1ms)
Packet # 325 Sync 00000001 SOF 0xA5 Frame # 0x27C CRC5 0x1C Idle 5
Packet # 326 Sync 00000001 OUT 0x87 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 3
← Out-token packet (address: 2)
Packet # 327 Sync 00000001 DATA1 0xD2 DATA CRC16 0x0000 Idle 6
← Data packet (0Byte)
Packet # 328 Sync 00000001 ACK 0x4B Idle 11865
Status stage
Frame (1ms)
Packet # 329 Sync 00000001 SOF 0xA5 Frame # 0x27D CRC5 0x03 Idle 11965
Packet # 330 Sync 00000001 SOF 0xA5 Frame # 0x27E CRC5 0x01 Idle 5
Packet # 331 Sync 00000001 SETUP 0xB4 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 3
← Setup token packet (address: 2)
Packet # 332 Sync 00000001 DATA0 0xC3 DATA 80 06 00 02 00 00 09 00 CRC16 0x7520 Idle 6
← Data packet (8 bytes)
(Get_Descriptor (config) command)
Packet # 333 Sync 00000001 ACK 0x4B Idle 11800
Setup stage
Frame (1ms)


Control transfer (Get_Descriptor(Config))
Control transfer (Get_Descriptor(Config))
Packet # 334 | Sync 00000001 | SOF 0xA5 | Frame # 0x27F | CRC5 0x1E | Idle 5
Packet # 335 | Sync 00000001 | IN 0x96 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 5
← In-token packet (address: 2)
Packet # 336 | Sync 00000001 | DATA1 0xD2 | DATA 09 02 20 00 01 01 00 40 | CRC16 0x504F | Idle 8
← Data packet (8 bytes)
(configuration descriptor information)
PID:DATA1
Packet # 337 | Sync 00000001 | ACK 0x4B | Idle 11796
Data stage (in) 1/2
Frame (1ms)
Packet # 338 | Sync 00000001 | SOF 0xA5 | Frame # 0x280 | CRC5 0x0F | Idle 5
Packet # 339 | Sync 00000001 | IN 0x96 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 7
← In-toke packet (address: 2)
Packet # 340 | Sync _0000001 | DATA0 0xC3 | DATA 10 | CRC16 0x82CE | Idle 9
← Data packet (1 bytes)
(configuration descriptor information)
PID:DATA0
Packet # 341 | Sync _0000001 | ACK 0x4B | Idle 11853
Data stage (in) 2/2
Frame (1ms)
Packet # 342 | Sync 00000001 | SOF 0xA5 | Frame # 0x281 | CRC5 0x10 | Idle 5
Packet # 343 | Sync 00000001 | OUT 0x87 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 3
← Ou-token packet (address: 2)
Packet # 344 | Sync 00000001 | DATA1 0xD2 | DATA | CRC16 0x0000 | Idle 8
← Data packet (0 byte)
Packet # 345 | Sync 00000001 | ACK 0x4B | Idle 11865
Status stage
Frame (1ms)
Packet # 346 | Sync 00000001 | SOF 0xA5 | Frame # 0x282 | CRC5 0x12 | Idle 11965
Packet # 347 | Sync 00000001 | SOF 0xA5 | Frame # 0x283 | CRC5 0x0D | Idle 5
Frame (1ms)
Packet # 348 | Sync 00000001 | SETUP 0xB4 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 3
← Setup token packet (address: 2)
Packet # 349 | Sync 00000001 | DATA0 0xC3 | DATA 80 06 00 02 00 00 FF 00 | CRC16 0x9725 | Idle 8
← Data packet (8 bytes)
(Get_Descriptor (config) command)
Packet # 350 | Sync 00000001 | ACK 0x4B | Idle 11800
Setup stage
Frame (1ms)
Packet # 351 | Sync 00000001 | SOF 0xA5 | Frame # 0x284 | CRC5 0x13 | Idle 5
Packet # 352 | Sync 00000001 | IN 0x96 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 5
← In-token packet (address: 2)
Packet # 353 | Sync 00000001 | DATA1 0xD2 | DATA 09 02 20 00 01 01 00 40 | CRC16 0x504F | Idle 8
← Data packet (8 bytes)
(configuration descriptor information)
PID:DATA1
Packet # 354 | Sync 00000001 | ACK 0x4B | Idle 11797
Data stage (in) 1/5
Frame (1ms)
Packet # 355 | Sync 00000001 | SOF 0xA5 | Frame # 0x285 | CRC5 0x0C | Idle 5
Packet # 356 | Sync 00000001 | IN 0x96 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 5
← In token packet (address: 2)
Packet # 357 | Sync 00000001 | DATA0 0xC3 | DATA 10 09 04 00 00 02 07 01 | CRC16 0x2232 | Idle 8
← Data packet (8 bytes)
(configuration descriptor information)
PID:DATA
Packet # 358 | Sync 00000001 | ACK 0x4B | Idle 11797
Data stage (in) 2/5
Frame (1ms)
Packet # 359 | Sync 00000001 | SOF 0xA5 | Frame # 0x286 | CRC5 0x0E | Idle 5
Packet # 360 | Sync 00000001 | IN 0x96 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 7
← In-token packet (address: 2)
Packet # 361 | Sync _0000001 | DATA1 0xD2 | DATA 01 00 07 05 01 02 40 00 | CRC16 0x44CE | Idle 8
← Data packet (8 bytes)
(configuration descriptor information)
PID:DATA1
Data stage (in) 3/5
Frame (1ms)


Control transfer (Get_Descriptor(Config))
Packet # 362 | Sync 00000001 | ACK 0x4B | Idle 11797
Packet # 363 | Sync 00000001 | SOF 0xA5 | Frame # 0x287 | CRC5 0x11 | Idle 5
Packet # 364 | Sync 00000001 | IN 0x96 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 5
← In-token packet (address: 2)
Packet # 365 | Sync 00000001 | DATA0 0xC3 | DATA 00 07 05 82 02 40 00 00 | CRC16 0x8DC8 | Idle 8
← Data packet (8 bytes)
(configuration descriptor information)
PID:DATA0
Packet # 366 | Sync 00000001 | ACK 0x4B | Idle 11799
Packet # 367 | Sync _0000001 | SOF 0xA5 | Frame # 0x288 | CRC5 0x01 | Idle 5
Packet # 368 | Sync 00000001 | IN 0x96 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 5
← In-token packet (address: 2)
Packet # 369 | Sync 00000001 | DATA1 0xD2 | DATA | CRC16 0x0000 | Idle 7
← Data packet (0 byte)
(when all descriptor information has been transmitted)
PID:DATA1
Packet # 370 | Sync 00000001 | ACK 0x4B | Idle 11962
Packet # 371 | Sync 00000001 | SOF 0xA5 | Frame # 0x289 | CRC5 0x1E | Idle 11965
Packet # 372 | Sync 00000001 | SOF 0xA5 | Frame # 0x28A | CRC5 0x1C | Idle 5
Packet # 373 | Sync 00000001 | OUT 0x87 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 3
← Out-token packet (address: 2)
Packet # 374 | Sync 00000001 | DATA1 0xD2 | DATA | CRC16 0x0000 | Idle 6
← Data packet (0 byte)
Packet # 375 | Sync 00000001 | ACK 0x4B | Idle 11965
Packet # 376 | Sync 00000001 | SOF 0xA5 | Frame # 0x28B | CRC5 0x03 | Idle 11965
Data stage (in) 4/5
Data stage (in) 5/5
Status stage
Setup stage
Data stage (in) 1/3
Data stage (in) 2/3
Frame (1ms)
* Only SOF packets continue in this period
Packet # 425 | Sync 00000001 | SOF 0xA5 | Frame # 0x18A | CRC5 0x02 | Idle 5
Packet # 426 | Sync 00000001 | SETUP 0xB4 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 3
← Setup token packet (address: 2)
Packet # 427 | Sync 00000001 | DATA0 0xC3 | DATA 80 06 00 01 00 00 12 00 | CRC16 0x072F | Idle 6
← Data packet (8 bytes)
(Get_Descriptor (Device) command)
Packet # 428 | Sync 00000001 | ACK 0x4B | Idle 11801
Packet # 429 | Sync 00000001 | SOF 0xA5 | Frame # 0x18B | CRC5 0x1D | Idle 5
Packet # 430 | Sync 00000001 | IN 0x96 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 5
← In-token packet (address: 2)
Packet # 431 | Sync 00000001 | DATA1 0xD2 | DATA 12 01 10 01 00 00 00 08 | CRC16 0x88EE | Idle 8
← Data packet (8 bytes)
(device descriptor information)
PID:DATA1
Packet # 432 | Sync 00000001 | ACK 0x4B | Idle 11797
Packet # 433 | Sync 00000001 | SOF 0xA5 | Frame # 0x18C | CRC5 0x03 | Idle 5
Packet # 434 | Sync 00000001 | IN 0x96 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 5
← In-token packet (address:2)
Packet # 435 | Sync 00000001 | DATA0 0xC3 | DATA 5B 04 01 00 00 01 00 00 | CRC16 0x7755 | Idle 8
← Data packet (8 bytes)
(device descriptor information)
PID:DATA0
Packet # 436 | Sync 00000001 | ACK 0x4B | Idle 11797
Packet # 437 | Sync 00000001 | SOF 0xA5 | Frame # 0x18D | CRC5 0x1C | Idle 5
← In token packet (address:2)
Packet # 438 | Sync 00000001 | IN 0x96 | ADDR 0x02 | ENDP 0x0 | CRC5 0x15 | Idle 7
Control transfer (Get_Descriptor(Device))


Control transfer (Get_Descriptor(Device))
Control transfer (Get_Descriptor(Config))
Packet # 439 Sync __000001 DATA1 0xD2 DATA 00 01 CRC16 0xFCF1 Idle 8
← Data packet (2 btes)
(device descriptor information)
PID:DATA1
Data stage (in) 3/3
Packet # 440 Sync 00000001 ACK 0x4B Idle 11944
Packet # 441 Sync 00000001 SOF 0xA5 Frame # 0x18E CRC5 0x1E Idle 5
Packet # 442 Sync 00000001 OUT 0x87 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 3
← Out-token packet (address: 2)
Packet # 443 Sync 00000001 DATA1 0xD2 DATA CRC16 0x0000 Idle 8
← Data packet (0 byte)
Status stage
Frame (1ms)
Packet # 444 Sync __000001 ACK 0x4B Idle 11866
Packet # 445 Sync __000001 SOF 0xA5 Frame # 0x18F CRC5 0x01 Idle 11965
Packet # 446 Sync 00000001 SOF 0xA5 Frame # 0x190 CRC5 0x16 Idle 5
Packet # 447 Sync 00000001 SETUP 0xB4 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 3
← Setup token packet (address: 2)
Packet # 448 Sync 00000001 DATA0 0xC3 DATA 80 06 00 02 00 00 09 01 CRC16 0xF823 Idle 6
← Data packet (8 bytes)
(Get_Descriptor (config) command)
Setup stage
Frame (1ms)
Packet # 449 Sync 00000001 ACK 0x4B Idle 11801
Packet # 450 Sync 00000001 SOF 0xA5 Frame # 0x191 CRC5 0x09 Idle 5
Packet # 451 Sync 00000001 IN 0x96 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 5
← In-token packet (address: 2)
Packet # 452 Sync 00000001 DATA1 0xD2 DATA 09 02 20 00 01 01 00 40 CRC16 0x504F Idle 8
← Data packet (8 bytes)
PID:DATA1
(configuration descriptor information)
Data stage (in) 1/5
Frame (1ms)
Packet # 453 Sync 00000001 ACK 0x4B Idle 11797
Packet # 454 Sync 00000001 SOF 0xA5 Frame # 0x192 CRC5 0x0B Idle 5
Packet # 455 Sync 00000001 IN 0x96 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 5
← In-token packet (address: 2)
Packet # 456 Sync 00000001 DATA0 0xC3 DATA 10 09 04 00 00 02 07 01 CRC16 0x2232 Idle 7
← Data packet (8 bytes)
PID:DATA1
(configuration descriptor information)
Data stage (in) 2/5
Frame (1ms)
Packet # 457 Sync 00000001 ACK 0x4B Idle 11798
Packet # 458 Sync 00000001 SOF 0xA5 Frame # 0x193 CRC5 0x14 Idle 5
Packet # 459 Sync 00000001 IN 0x96 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 7
← In-token packet (address: 2)
Packet # 460 Sync __000001 DATA1 0xD2 DATA 01 00 07 05 01 02 40 00 CRC16 0x44CE Idle 8
← Data packet (8 bytes)
PID:DATA1
(configuration descriptor information)
Data stage (in) 3/5
Frame (1ms)
Packet # 461 Sync 00000001 ACK 0x4B Idle 11797
Packet # 462 Sync 00000001 SOF 0xA5 Frame # 0x194 CRC5 0x0A Idle 5
Packet # 463 Sync 00000001 IN 0x96 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 7
← In-token packet (address: 2)
Packet # 464 Sync __000001 DATA0 0xC3 DATA 00 07 05 82 02 40 00 00 CRC16 0x8DC9 Idle 9
← Data packet (8 bytes)
PID:DATA0
(configuration descriptor information)
Data stage (in) 4/5
Frame (1ms)


Control transfer (Get_Descriptor(Config))
Control transfer (Get_Configuration)
Packet # 465 Sync 00000001 ACK 0x4B Idle 11797
Packet # 466 Sync 00000001 SOF 0xA5 Frame # 0x195 CRC5 0x15 Idle 5
Packet # 467 Sync 00000001 IN 0x96 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 5
← In token packet (address: 2)
Packet # 468 Sync 00000001 DATA1 0xD2 DATA CRC16 0x0000 Idle 7
← Data packet (0 byte)
PID:DATA0
Packet # 469 Sync 00000001 ACK 0x4B Idle 11862
(when all descriptor information has been transmitted)
Data stage (in) 5/5
Frame (1ms)
Packet # 470 Sync 00000001 SOF 0xA5 Frame # 0x196 CRC5 0x17 Idle 11965
Packet # 471 Sync 00000001 SOF 0xA5 Frame # 0x197 CRC5 0x09 Idle 5
Packet # 472 Sync 00000001 OUT 0x87 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 3
← Out token packet (address: 2)
Packet # 473 Sync 00000001 DATA1 0xD2 DATA CRC16 0x0000 Idle 6
← Data packet (0Byte)
Packet # 474 Sync 00000001 ACK 0x4B Idle 11885
Status stage
Frame (1ms)
Packet # 475 Sync 00000001 SOF 0xA5 Frame # 0x198 CRC5 0x18 Idle 11965
Packet # 476 Sync 00000001 SOF 0xA5 Frame # 0x199 CRC5 0x07 Idle 5
Packet # 477 Sync 00000001 SETUP 0xB4 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 3
← Setup token packet (address: 2)
Packet # 478 Sync 00000001 DATA0 0xC3 DATA 00 09 01 00 00 00 00 00 CRC16 0xE4A4 Idle 6
← Data packet (8 bytes)
Packet # 479 Sync 00000001 ACK 0x4B Idle 11802
Setup stage
Frame (1ms)
Packet # 480 Sync 00000001 SOF 0xA5 Frame # 0x19A CRC5 0x05 Idle 5
Packet # 481 Sync 00000001 IN 0x96 ADDR 0x02 ENDP 0x0 CRC5 0x15 Idle 5
← In-token packet (address: 2)
Packet # 482 Sync 00000001 DATA1 0xD2 DATA CRC16 0x0000 Idle 8
← Data packet (0Byte)
Packet # 483 Sync 00000001 ACK 0x4B Idle 11861
Status stage
Frame (1ms)
Packet # 484 Sync 00000001 SOF 0xA5 Frame # 0x19B CRC5 0x1A Idle 11965
Note: A transition is made to configuration state
* Only SOF packets continue in this period



Note : The stationary state contimues until a bulk transfer is performed.

Figure 7.1 Control Transfer When a Device is Connected

7.2 Bulk-Out Transport for Printing Out (For the bulk-out transport, refer to section 2.6.3.)

Figure 7.2 shows the measurement results when the bulk-out transport (printing out) is performed from the host controller to this device.

For each transfer, the PID of data packets is toggled like DATA0 → DATA1 → DATA0.



Figure 7.2 Bulk-Out Transport for Printing Out

SH7727 USB Function Module Application Note

Publication Date: 1st Edition, April 2002
Published by: Business Operation Division
Semiconductor & Integrated Circuits
Hitachi, Ltd.
Edited by: Technical Documentation Group
Hitachi Kodaira Semiconductor Co., Ltd.