



SH7239 Group

Example of Initialization

R01AN0297EJ0100 Rev. 1.00 Dec. 15, 2010

Summary

This application note gives an example of configuration items to activate the SH7239 Microcomputers (MCUs).

Target Device

SH7239 MCU

Contents

1.	Introduction	2
2.	Applications	3
3.	Sample Program Listing	13
4.	References	26

R01AN0297EJ0100 Rev. 1.00



1. Introduction

1.1 Specifications

Configure the clock pulse generator (CPG) after the reset is canceled.

1.2 Modules Used

• Clock pulse generator (CPG)

1.3 Applicable Conditions

MCU SH7239 (R5F72395ADFP)

Power Supply Voltage 3.3 V

Operating Frequency Internal clock: 160 MHz

Bus clock: 40 MHz Peripheral clock: 40 MHz

Integrated Development Renesas Electronics

Environment High-performance Embedded Workshop Ver.4.07.00 C Compiler Renesas Electronics SuperH RISC engine Family

C/C++ compiler package Ver.9.03 Release 02

Compiler Options Default setting in the High-performance Embedded Workshop

(-cpu=sh2afpu - fpu=single -debug -gbr=auto -global_volatile=0 - opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1)

R01AN0297EJ0100 Rev. 1.00



2. Applications

Configuration program for the minimum hardware setup is required to execute the main function created in C code. This application note describes the configuration example for the configuration program.

All of the SH7239 application notes assume to use the sample program described in this application note as the configuration program.

2.1 Sample Program

The configuration program consists of several source files such as the resetprg.c, describing the PowerON_Reset_PC function, and the hwsetup.c, describing the hardware setup function. Main source files are as follows.

- resetprg.c
- hwsetup.c
- cpg.c

"resetprg.c" is a source file created on the file automatically generated by the High-performance Embedded Workshop, and describes the PowerON_ResetPC function. The PowerON_ResetPC function initially executed after the reset is canceled. Its beginning address is set in the reset vector defined by the vecttbl.c.

"hwsetup.c" describes the HardwareSetup function called by the PowerON_Reset_PC function. The HardwareSetup function calls the io_set_cpg function to set the CPG. When using the external bus interface such as interfacing SDRAM, call the io_set_cpg function, and then add processing to set the Bus State Controller (BSC) to the HardwareSetup function as appropriate.

"cpg.c" describes the io_set_cpg function which is called from the HardwareSetup function. The io_set_cpg function sets the Frequency control register (FRQCR) in the program on the on-chip RAM. The sample program execute the _seccpy function to copy the program section to set the FRQCR (section name: PURAM) from on-chip ROM to on-chip RAM at the beginning of the io_set_cpg function, and sets the FRQCR by the io_set_cpg_frqcr function. After setting the FRQCR, set the MTU clock frequency control register (MCLKCR) and the AD clock frequency control register (ACLKCR) to clear the module standby function for internal peripheral modules.

Figure 1 to Figure 4 show flow charts of the configuration program in above source files used in this application.

Supplement: About the stack area

CPU can access pages 0 and 1 in the SH7239 on-chip RAM in one cycle both in reading and writing. This application allocates the stack area at the end of page 1 in the on-chip RAM (address: H'FFF8 4000 to H'FFF8 7FFF) to support the SH7239 high-speed access performance.

The stack area is allocated as section S, which can be set in the High-performance Embedded Workshop. On the [Build] menu, open the [SuperH RISC engine Standard Toolchain] dialog box, and select [Link/Library] tab. Then, select "Section" from the "Category" drop-down list. When it is not required to support the SH7239 high-speed access performance, the stack area can be allocated to pages 4 or 5 in the on-chip RAM. Reallocate the stack area to sections according to the system.

R01AN0297EJ0100 Rev. 1.00




Figure 1 Flow Charts of Functions (PowerON_Reset_PC, HardwareSetup)

R01AN0297EJ0100 Rev. 1.00




Figure 2 Flow Chart for Setting the CPG (io_set_cpg function)

Page 5 of 27




Figure 3 Flow Chart for Copying the Section (_seccpy function)




Figure 4 Flow Chart for Setting the FRQCR (io_set_cpg_frqcr function)

2.2 CPG Operation

CPG generates the internal clock ($I\phi$), bus clock ($B\phi$), peripheral clock ($P\phi$), MTU clock ($M\phi$), and AD clock ($A\phi$), as well as controlling power-down mode.

The following table gives an overview of the CPG. Figure 5 shows the CPG block diagram.

Table 1 CPG Overview

Item	Description		
Generate clock	 Internal clock (Iφ): 	Used by the CPU	
	 Bus clock (Bφ): 	Used by the external bus interface	
	 Peripheral clock (Pφ): 	Used by the internal peripheral module	
	 MTU clock (Mφ): 	Used by the MTU2/MTU2S	
	 AD clock (Aφ): 	Used by the ADC module	
 Sets frequencies for clocks independently using the Locked Loop) and divider circuits in the CPG. Changes frequency by software using the frequency (FRQCR, MCLKCR, and ACLKCR). 			
		. ,	
Control power-down mode	Stops clock in sleep mode or software standby mode. Stops the modu specified by module standby function.		

R01AN0297EJ0100 Rev. 1.00







Figure 5 CPG Block Diagram

2.3 CPG Setting

The figure below shows the flow chart of setting CPG. Internal peripheral modules are in module standby mode after the reset is canceled. The sample program clears the module standby function for internal peripheral module after setting the Frequency control register (FRQCR), MTU clock frequency control register (MCLKCR), and AD clock frequency control register (ACLKCR). For details on these registers, refer to the Clock Pulse Generator (CPG) chapter in the SH7239 Group, SH7237 Group Hardware User's Manual.



Note: Make sure to set the FRQCR in the program located in the on-chip RAM. FRQCR can only be accessed in words. Read the FRQCR and verify if its value is the same as the set value, and then execute NOP instructions for 32 Pφ. This application reads the FRQCR immediately after setting the FRQCR, and executes NOP instructions for 32 Pφ (Refer to Figure 4 FRQCR flow chart).

Figure 6 Flow Chart of CPG Setting

2.4 Setting in the Sample Program

Table 2 lists the setting in the sample program. Table 3 and Table 4 list register settings for each module.

Table 2 Module Setting in the Sample Program

Module	Setting
Floating point status/control unit (FPU)	 Precision mode Executes floating-point instructions in single-precision Round mode Round to zero
Clock pulse generator (CPG)	 Clock frequency (input clock is 10 MHz) Internal clock: 160 MHz Bus clock: 40 MHz Peripheral clock: 40 MHz MTU clock: 80 MHz AD clock: 40 MHz Modules cleared the module standby function MTU2S, MTU2, ADC0, ADC1, ADC2, CMT, SCI0, SCI1, SCI2, SCIF3, RSPI, RCAN-ET

Table 3 CPG Register Settings (1/2)

Register Name	Address	Setting	Description
Frequency control register (FRQCR)	H'FFFE 0010	H'0303	 STC [2:0] = "B'011": Bus clock (Bφ) division ratio: 4 IFC [2:0] = "B'000": Internal clock (Iφ) division ratio = 1 PFC [2:0] = "B'011": Peripheral clock (Pφ) division ratio = 4
MTU clock frequency control register (MCLKCR)	H'FFFE 0410	H'41	 MSDIVS [1:0] = "B'01": MTU clock (Mφ) division ratio = 2
AD clock frequency control register (ACLKCR)	H'FFFE 0414	H'43	 ASDIVS [1:0] = "B'11": AD clock (Aφ) division ratio = 4

R01AN0297EJ0100 Rev. 1.00

Table 4 CPG Register Settings (2/2)

Register Name	Address	Setting	Description
Standby control register 3 (STBCR3)	H'FFFE 0408	H'1A	 HIZ = "0": The pin state is held in software standby mode MSTP36 = "0": MTU2S is operating MSTP35 = "0": MTU2 is operating MSTP32 = "0": ADC0 is operating MSTP30 = "0": Flash memory is operating
Standby control register 4 (STBCR4)	H'FFFE 040C	H'E3	 MSTP44 = "0": SCIF3 is operating MSTP42 = "0": CMT is operating
Standby control register 5 (STBCR5)	H'FFFE 0418	H'18	 MSTP57 = "0": SCI0 is operating MSTP56 = "0": SCI1 is operating MSTP55 = "0": SCI2 is operating MSTP52 = "0": ADC1 is operating MSTP51 = "0": ADC2 is operating MSTP50 = "0": RSPI is operating
Standby control register 6 (STBCR6)	H'FFFE 041C	H'CF	MSTP64 = "0": RCAN-ET is operating

Supplement: About the ROM support function

This application copies the program section to set the FRQCR (io_set_cpg_frqcr function) from the on-chip ROM to on-chip RAM. The ROM support function must be set by the C compiler optimizing linkage editor to add such copy processing.

On the [Build] menu of the High-performance Embedded Workshop, open the [SuperH RISC engine Standard Toolchain] dialog box, and select [Link/Library] tab. Select "Output" from the "Category" drop-down list, and specify the "Show entries for" as "ROM to RAM mapped sections". Click "Add", specify the source section as the ROM section, and the destination section as the RAM section. Before setting the ROM support function, set where to allocate sections both in the source and destination in the "Category" drop-down list on the [Link/Library] tab. This application sets "PURAM" as the program section to set the FRQCR, and "RPURAM" as the destination RAM section.

Figure 7 shows an example of setting the ROM support function. For more information, refer to the SuperH C/C++ Compiler Package V.9.04 User's Manual.




Figure 7 Example to Set the ROM Support Function

3. Sample Program Listing

3.1 Sample Program Listing "resetprg.c" (1/4)

```
1
         DISCLAIMER
3
4
          This software is supplied by Renesas Electronics Corporation and is only
5
          intended for use with Renesas products. No other uses are authorized.
6
7
          This software is owned by Renesas Electronics Corporation and is protected under
8
          all applicable laws, including copyright laws.
9
          THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
10
11
          REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12
           INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13
          PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14
          DISCLAIMED.
15
16
          TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
          ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
17
          FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
18
19
          FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
          AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
20
21
22
          Renesas reserves the right, without notice, to make changes to this
23
          software and to discontinue the availability of this software.
2.4
          By using this software, you agree to the additional terms and
25
           conditions found by accessing the following link:
26
          http://www.renesas.com/disclaimer
       *******************
27
          Copyright (C) 2010 Renesas Electronics Corporation. All rights reserved.
28
29
       ******************************
       /*""FILE COMMENT""******* Technical reference data ******************************
30
          System Name : SH7239 Sample Program
31
         File Name : resetprg.c
32
         Abstract
                     : SH7239 Initial Setting
33
34
          Version
                      : 1.01.00
35
                      : SH7239
          Device
36
          Tool-Chain : High-performance Embedded Workshop (Ver.4.07.00).
37
                      : C/C++ compiler package for the SuperH RISC engine family
38
                                                     (Ver.9.03 Release02).
         OS
39
                      : None
40
          H/W Platform: R0K572390 (CPU board)
41
          Description :
       ***********************************
42
43
                     : Aug.20,2010 Ver.1.00.00
44
                      : Oct.20,2010 Ver.1.01.00 Add the IO library initialization
       45
```

R01AN0297EJ0100 Rev. 1.00

3.2 Sample Program Listing "resetprg.c" (2/4)

```
46
     #include <machine.h>
    #include <_h_c_lib.h>
    #include "stacksct.h"
48
49
    #include "iodefine.h"
50
    /* ==== Macro definition ==== */
52
    #define FPSCR_Init 0x00040001
    #define SR_Init 0x000000f0
53
    #define INT_OFFSET 0x10
55
56
    /* ==== Prototype declaration ==== */
57
    void PowerON_Reset_PC(void);
58
    void Manual_Reset_PC(void);
59
    /* ==== External reference declaration ==== */
60
61
    /* ---- Function prototype ---- */
    extern void main(void);
63
    extern void HardwareSetup(void);
64
    /* ---- Global variable ---- */
    extern unsigned int INT_Vectors;
66
67
    /* ==== Section name changed to ResetPRG ==== */
68
    #pragma section ResetPRG
70
    /* ==== Entry function specified ==== */
71
    #pragma entry PowerON_Reset_PC
72
    73
     * ID
74
     * Outline
75
               : CPU initialization
     *-----
77
     * Include
               : <machine.h>, <_h_c_lib.h>, and "iodefine.h"
78
     *-----
79
     * Declaration : void PowerON_Reset_PC(void);
80
     * Description : Executes the CPU initialization processing to register
81
82
                  : the power-on reset vector to the exception vector table.
83
84
     * Argument
                : void
85
     *-----
86
     * Return Value : void
87
     * Note
                 : This function is executed first after power-on reset.
88
     89
```

3.3 Sample Program Listing "resetprg.c" (3/4)

```
void PowerON_Reset_PC(void)
90
91
92
     /* ==== Floating Point Status/Control Register setting ==== */
      set_fpscr(FPSCR_Init);
93
94
95
      /* ==== Hardware initialization ==== */
96
      HardwareSetup();
                               /* HardwareSetup function */
97
98
     /* ==== Sections initialization ==== */
       _INITSCT();
99
100
      /* ==== Vector Base Register setting ==== */
101
102
      set_vbr((void *)((char *)&INT_Vectors - INT_OFFSET));
103
104
       /* ==== IO library initialization ==== */
105
       _INIT_IOLIB();
106
107
      /* ==== Status Register setting ==== */
108
     set_cr(SR_Init);
109
     nop();
110
      /* ==== Bunk Number Register setting ==== */
111
112
      113
                                   /* interrupts except NMI and user break */
114
     /* ==== Interrupt mask bits clear ==== */
115
116
     set_imask(0);
117
      /* ==== Main function call ==== */
118
      main();
119
120
121
      /* ==== Sleep instruction execution ==== */
122
      sleep();
123
    }
124
```

3.4 Sample Program Listing "resetprg.c" (4/4)

```
125
127
    * Outline : Manual reset processing
    *-----
128
129
    * Include
130
131
    * Declaration : void Manual_Reset_PC(void);
132
133
    * Description : Registers the manual reset vector to the exception vector
134
             : table.
135
    *-----
136
    * Argument
137
138
    * Return Value : void
139
140
             : This sample does not describe the processing content at all.
141
              : Add the program in this function as needed.
    142
143
   void Manual_Reset_PC(void)
144
145
   /* NOP */
146
147
148
   /* END of File */
```

3.5 Sample Program Listing "hwsetup.c" (1/2)

```
1
        DISCLAIMER
3
       This software is supplied by Renesas Electronics Corporation and is only
4
5
       intended for use with Renesas products. No other uses are authorized.
7
       This software is owned by Renesas Electronics Corporation and is protected under
8
       all applicable laws, including copyright laws.
10
       THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11
       REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12
       INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13
       PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14
       DISCLAIMED.
15
16
       TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17
       ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
       FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
18
19
       FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
       AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
20
21
    \mbox{\scriptsize *} \mbox{\scriptsize Renesas} reserves the right, without notice, to make changes to this
22
23
       software and to discontinue the availability of this software.
       By using this software, you agree to the additional terms and
25
       conditions found by accessing the following link:
26
       http://www.renesas.com/disclaimer
27
    ************************
2.8
       Copyright (C) 2010 Renesas Electronics Corporation. All rights reserved.
    ******************************
29
    30
       System Name : SH7239 Sample Program
32
       File Name : hwsetup.c
33
       Abstract : Hardware Function Initial Setting
34
       Version
                  : 1.00.00
35
                  : SH7239
       Tool-Chain : High-performance Embedded Workshop (Ver.4.07.00).
36
                   : C/C++ compiler package for the SuperH RISC engine family
37
38
                                                 (Ver.9.03 Release02).
39
       OS
                   : None
       H/W Platform: ROK572390 (CPU board)
40
41
       Description :
    *************************
42
    * History
                  : Aug.20,2010 Ver.1.00.00
43
    44
45
    #include "iodefine.h"
46
47
    /* ==== Prototype declaration ==== */
48
    void HardwareSetup(void);
49
```

R01AN0297EJ0100 Rev. 1.00

3.6 Sample Program Listing "hwsetup.c" (2/2)

```
50
   /* ==== External reference ==== */
   /* ---- Function prototype ---- */
52
   extern void io_set_cpg(void);
53
  54
55
   * ID
   * Outline : Hardware initialization
56
   *-----
57
58
59
60
   * Declaration : void HardwareSetup(void);
61
   *-----
62
   * Description : Initializes the hardware function.
63
   *-----
   * Argument
           : void
64
   *-----
65
66
   * Return Value : void
67
   * Note
68
           : None
   69
70
   void HardwareSetup(void)
71
    /* ==== CPG setting ==== */
72
73
    io_set_cpg();
74
75
76
   /* End of File */
```

3.7 Sample Program Listing "cpg.c" (1/5)

```
/************************
1
        DISCLAIMER
3
       This software is supplied by Renesas Electronics Corporation and is only
4
5
        intended for use with Renesas products. No other uses are authorized.
7
       This software is owned by Renesas Electronics Corporation and is protected under
8
        all applicable laws, including copyright laws.
10
        THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11
        REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12
        INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13
       PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14
       DISCLAIMED.
15
16
       TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17
        ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
        FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
18
19
       FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
        AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
20
21
     \ensuremath{^{\star}} Renesas reserves the right, without notice, to make changes to this
22
23
        software and to discontinue the availability of this software.
        By using this software, you agree to the additional terms and
25
        conditions found by accessing the following link:
26
        http://www.renesas.com/disclaimer
27
     ************************
2.8
        Copyright (C) 2010 Renesas Electronics Corporation. All rights reserved.
     *************************
29
     30
        System Name : SH7239 Sample Program
        File Name : cpg.c
32
33
       Abstract : CPG Setting Processing
34
       Version
                  : 1.01.00
35
                  : SH7239
       Tool-Chain : High-performance Embedded Workshop (Ver.4.07.00).
36
37
                    : C/C++ compiler package for the SuperH RISC engine family
38
                                                   (Ver.9.03 Release02).
                    : None
39
        OS
        H/W Platform: ROK572390 (CPU board)
40
41
        Description :
     ********************
42
                   : Aug.20,2010 Ver.1.00.00
43
        History
                    : Oct.20,2010 Ver.1.01.00 - Divide the FRQCR setting into
44
45
                                                  subroutine "io_set_cpg_frqcr"
46
                                                  which is allocated to on-chip RAM
47
                                               - Add the processing of section copy
                    :
48
                                                  function "_seccpy"
49
                                               - Modify comment
     50
```

R01AN0297EJ0100 Rev. 1.00

3.8 Sample Program Listing "cpg.c" (2/5)

```
51
     #include <machine.h>
     #include "iodefine.h"
    #include "cpumodel.h"
53
54
55
    /* ==== Prototype declaration ==== */
56
    void io_set_cpg(void);
57
    void io_set_cpg_frqcr(void);
58
     static void _seccpy(unsigned long *src, unsigned long *dst, unsigned long *end);
59
     60
     * ID
61
62
     * Outline
                 : CPG setting
63
      * Include
                 : "iodefine.h"
64
      *_____
65
      * Declaration : void io_set_cpg(void);
      * Description : Initializes the clock pulse generator (CPG) as follows:
68
69
                   : SH7239A: I-clock = 160MHz, B-clock = 40MHz, P-clock = 40MHz,
70
                              M-clock = 80MHz, and A-clock = 40MHz.
71
                   : SH7239B: I-clock = 100MHz, B-clock = 50MHz, P-clock = 50MHz,
72
                               M-clock = 100MHz, and A-clock = 50MHz.
73
                   : And then supplies clock to all peripheral modules.
74
75
      * Argument
                  : void
76
      *-----
77
      * Return value : void
78
79
                   : This function is an example of CPG setting at the input clock
80
                    : of 10MHz/12.5MHz.
     82
     void io_set_cpg(void)
83
84
      /* ==== CPG setting ==== */
85
      /* ---- Program section initialization for FRQCR setting ---- */
      _seccpy((unsigned long *)__sectop("PURAM"), (unsigned long *)__sectop("RPURAM"),
86
              (unsigned long *)__secend("RPURAM"));
87
88
              /* Program section copying from "PURAM" to on-chip RAM */
89
      /* ---- FRQCR setting (Running on-chip RAM) ---- */
90
      io_set_cpg_frqcr();
                             /* Clock-in = 10MHz/ 12.5MHz: */
91
                                 /* I-clock = 160MHz/100MHz,
92
                                 /* B-clock = 40MHz/ 50MHz,
93
                                 /* P-clock = 40MHz/ 50MHz
      /* ---- MCLKCR setting ---- */
94
      CPG.MCLKCR.BYTE = 0x41;
95
                             /* M-clock = 80MHz/100MHz
      /* ---- ACLKCR setting ---- */
96
97
      CPG.ACLKCR.BYTE = 0x43; /* A-clock = 40MHz/ 50MHz
98
99
```

R01AN0297EJ0100 Rev. 1.00 Dec. 15, 2010

Page 20 of 27

3.9 Sample Program Listing "cpg.c" (3/5)

```
100
       /* ==== Module standby clear ==== */
       /* ---- STBCR3 setting ---- */
102
       STB.CR3.BYTE = 0xla; /* HIZ,MTU2S,MTU2,Reserve(1),
103
                            /* Reserve(1),ADCO,Reserve(1),FLASH
104
      /* ---- STBCR4 setting ---- */
105
      STB.CR4.BYTE = 0xe3; /* Reserve(1), Reserve(1), Reserve(1), SCIF3,
106
                            /* Reserve(0),CMT,Reserve(1),Reserve(1)
       /* ---- STBCR5 setting ---- */
107
       STB.CR5.BYTE = 0x18; /* SCI0,SCI1,SCI2,Reserve(1),
108
109
                            /* Reserve(1),ADC1,ADC2,RSPI
110
      /* ---- STBCR6 setting ---- */
111
      STB.CR6.BYTE = 0xcf; /* Reserve(1),Reserve(1),Reserve(0),RCAN-ET,
112
                            /* Reserve(1),Reserve(1),Reserve(1) */
113
     }
114
115
      /* ==== Section name changed to URAM ==== */
116
     #pragma section URAM
     117
      * ID
                   :
118
119
      * Outline
                 : FRQCR register setting
120
      * Include
                  : <machine.h> and "iodefine.h"
121
122
       *_____
123
       * Declaration : void io_set_cpg_frqcr(void);
124
       *_____
125
      \mbox{\scriptsize *} Description \mbox{\scriptsize :} Initializes the clock pulse generator (CPG) as follows:
126
                  : SH7239A: I-clock = 160MHz, B-clock = 40MHz, P-clock = 40MHz.
127
                    : SH7239B: I-clock = 100MHz, B-clock = 50MHz, P-clock = 50MHz.
128
129
       * Argument
                   : void
130
131
       * Return Value : void
132
133
                   : - This function needs to be run on internal RAM.
134
                     : - This function is also an example of CPG setting at the
                     : input clock of 10MHz/12.5MHz.
135
      136
137
      void io_set_cpg_frqcr(void)
138
                              /* When using SH7239A */
139
     #ifndef CPU_MODEL_SH7239B
140
      CPG.FRQCR.WORD = 0 \times 0303;
                             /* Clock-in = 10MHz: */
                                  /* I-clock = 160MHz, */
141
142
                                  /* B-clock = 40MHz, */
                                  /* P-clock = 40MHz */
143
144
       CPG.FRQCR.WORD;
                               /* FRQCR readout */
145
146
       /* ---- 256 NOPs for 32 x P-clock (I:P = 4:1) ---- */
147
       nop(); nop(); nop(); nop(); nop(); nop(); nop();
       nop(); nop(); nop(); nop(); nop(); nop(); nop();
149
       nop(); nop(); nop(); nop(); nop(); nop(); nop();
150
       nop(); nop(); nop(); nop(); nop(); nop(); nop();
```

3.10 Sample Program Listing "cpg.c" (4/5)

```
151
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
152
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
153
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
154
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
155
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
       nop(); nop(); nop(); nop(); nop(); nop(); nop();
157
       nop(); nop(); nop(); nop(); nop(); nop(); nop();
158
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
159
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
160
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
161
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
162
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
163
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
164
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
165
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
166
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
167
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
168
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
169
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
170
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
171
       nop(); nop(); nop(); nop(); nop(); nop(); nop();
172
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
173
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
174
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
175
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
176
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
177
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
178
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
179
180
      #else
                                     /* When using SH7239B
       CPG.FRQCR.WORD = 0 \times 0313;
181
                                 /* Clock-in = 12.5MHz: */
182
                                     /* I-clock = 100MHz,
183
                                     /* B-clock = 50MHz,
184
                                     /* P-clock = 50MHz
185
        CPG.FROCR.WORD;
                                  /* FRQCR readout */
186
187
        /* ---- 128 NOPs for 32 x P-clock (I:P = 2:1) ---- */
188
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
189
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
190
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
191
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
192
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
193
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
194
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
195
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
196
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
197
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
198
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
199
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
200
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
201
        nop(); nop(); nop(); nop(); nop(); nop(); nop();
```

3.11 Sample Program Listing "cpg.c" (5/5)

```
202
      nop(); nop(); nop(); nop(); nop(); nop(); nop();
203
      nop(); nop(); nop(); nop(); nop(); nop(); nop();
204
   #endif
205
206
    #pragma section /* End of "URAM" section */
207
    208
209
              : Section copy function
210
211
212
     * Include
213
     *-----
214
     * Declaration : static void _seccpy(unsigned long *src, unsigned long *dst,
215
                                  unsigned long *end);
     *-----
216
217
     * Description : Copies a source section to specified target.
218
219
     * Argument
               : unsigned long *src ; Initial address of source section
220
                 : unsigned long *dst ; Initial address of target section
221
                : unsigned long *end ; Final address of target section
222
    * Return Value : void
223
224
225
     226
227
    static void _seccpy(unsigned long *src, unsigned long *dst, unsigned long *end)
228
229
     while(dst < end){
      *dst++ = *src++;
230
231
232
233
234
   /* End of File */
```

3.12 Sample Program Listing "vecttbl.c" (1/2)

```
1
        DISCLAIMER
3
       This software is supplied by Renesas Electronics Corporation and is only
4
5
       intended for use with Renesas products. No other uses are authorized.
7
       This software is owned by Renesas Electronics Corporation and is protected under
8
       all applicable laws, including copyright laws.
10
       THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11
       REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12
       INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
       PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14
       DISCLAIMED.
15
16
       TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17
       ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
       FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
18
19
       FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
       AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
20
21
    \mbox{\scriptsize *} \mbox{\scriptsize Renesas} reserves the right, without notice, to make changes to this
22
23
       software and to discontinue the availability of this software.
       By using this software, you agree to the additional terms and
25
       conditions found by accessing the following link:
26
       http://www.renesas.com/disclaimer
27
    ************************
2.8
       Copyright (C) 2010 Renesas Electronics Corporation. All rights reserved.
    ******************************
29
    30
       System Name : SH7239 Sample Program
32
       File Name : vecttbl.c
33
       Abstract : Initialization for Vector Table
34
       Version
                  : 1.00.00
35
                  : SH7239
       Tool-Chain : High-performance Embedded Workshop (Ver.4.07.00).
36
                   : C/C++ compiler package for the SuperH RISC engine family
37
38
                                                  (Ver.9.03 Release02).
39
       OS
                    : None
       H/W Platform: ROK572390 (CPU board)
40
41
       Description :
    **************************
42
     * History
                  : Aug.20,2010 Ver.1.00.00
43
    44
45
    #include "vect.h"
46
47
    #pragma section VECTTBL
48
   void *RESET_Vectors[] = {
   // <<VECTOR DATA START (POWER ON RESET)>>
49
50
    // O Power On Reset PC
51
       (void *)PowerON_Reset_PC,
```

R01AN0297EJ0100 Rev. 1.00

3.13 Sample Program Listing "vecttbl.c" (2/2)

```
// <<VECTOR DATA END (POWER ON RESET)>>
52
      // 1 Power On Reset SP
54
         __secend("S"),
55
     // <<VECTOR DATA START (MANUAL RESET)>>
56
      // 2 Manual Reset PC
57
          (void *)Manual_Reset_PC,
      // <<VECTOR DATA END (MANUAL RESET)>>
58
      // 3 Manual Reset SP
59
          __secend("S")
60
61
     };
62
63
      #pragma section INTTBL
     void *INT_Vectors[] = {
64
65
     // 4 Illegal code
          (void *)INT_Illegal_code,
66
      // 255 SCIF SCIF3 TXI3
567
         (void *)INT_SCIF_SCIF3_TXI3,
569
      // xx Reserved
570
          (void *)Dummy
571
572
573
     /* End of File */
```

4. References

• Software Manual

SH-2A, SH2A-FPU Software Manual Rev. 3.00

The latest version of the software manual can be downloaded from the Renesas Electronics website.

• Hardware Manual

SH7239 Group, SH7237 Group Hardware User's Manual Rev. 1.00

The latest version of the hardware manual can be downloaded from the Renesas Electronics website.

• Development Tool Manual

SuperH C/C++ Compiler Package V.9.04 User's Manual Rev.1.00

The latest version can be downloaded from the Renesas Electronics website.

R01AN0297EJ0100 Rev. 1.00



Website and Support

Renesas Electronics Website http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry

All trademarks and registered trademarks are the property of their respective owners.

Dec. 15, 2010

R01AN0297EJ0100 Rev. 1.00



Revision Record

Description

Rev.	Date	Page	Summary
1.00	Dec.15.10	_	First edition issued

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

The reserved addresses are provided for the possible future expansion of functions. Do not access
these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life
- You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada 1 Nicholson Hoad, Newmarket, Ontario L3 +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-565-109, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
7F, No. 363 Fu Shing North Road Taipei, Taiwan, R.O.C.
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Ámcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2010 Renesas Electronics Corporation, All rights reserved