Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SH7145 Group

Entering and Exiting the Software Standby Mode

Introduction

Transitions are made to enter and exit software standby mode by using an NMI interrupt. The transition/return status is displayed on a 7-segment LED.

Target Device

SH7145F

Contents

1.	Specifications	. 2
2.	Description of Functions	. 4
3.	Description of Operation	. 9
4.	Description of Software	10
5.	Flowchart	14
6.	Program Listing	18



1. Specifications

Transitions are made to enter and exit software standby mode.

During normal program execution, the SH7145 generates an NMI interrupt on detection of a rising edge of the input from a switch that is connected to the NMI pin. After the NMI interrupt processing ends, the switch input detection edge is changed to the falling edge, and a SLEEP instruction is executed to enter software standby mode.

The 7-segment LED indicates "A" during normal program execution. The indication changes to "S" after software standby mode is entered.

In software standby mode, an NMI interrupt is generated on detection of a falling edge of the switch input signal on the NMI pin. This causes the watchdog timer (WDT) to start, and when the WDT overflows, a transition is made from software standby mode to the normal program execution state. After the NMI interrupt processing is complete, the detection edge for the switch input is changed to the rising edge. When a transition is made from software standby mode to normal program execution on the 7-segment LED changes from "S" to "A".

In this sample task a bus state controller (BSC) is used for 7-segment LED display. The BSC controls the display on the 7-segment LED, which is connected as an external memory. Figure 1 shows an example connection of a 7-segment LED as an external memory and an NMI switch. Figure 2 shows a 7-segment LED display circuit.




Figure 1 Configuration Diagram






Figure 2 Equivalent Circuit of 7-Segment LED



2. Description of Functions

In this sample task, transitions to and from the software standby mode are made. Figure 3 shows the mode transitions. The following is a description of the functions necessary for transitions to and from the software standby mode.

2.1 Power-Down State

In addition to the normal program execution state, the SH7145 may be in a power-down state, in which the CPU, oscillator, and other functions stop operation to reduce power consumption. The SH7145 can individually control the CPU and the internal peripheral functions to achieve low power consumption. The operating states of the SH7145 include three power-down states: sleep mode, software standby mode, and module standby mode, in addition to the normal operating mode.

A transition to the software standby mode is made when a SLEEP instruction is executed with the SSBY bit in the SBYCR register set to 1. In this mode, all functions are stopped, including the CPU, internal peripheral functions, and the oscillator. However, the contents of CPU registers are retained as long as a prescribed voltage is maintained. This mode, which stops the oscillator, can substantially reduce power consumption.

Operation recovers from software standby mode after the following sequence: when either a falling or rising edge of the NMI pin is detected, oscillation for the clock that is supplied to the watchdog timer (WDT) alone is started; after the WDT overflows, which indicates that the clock has become stable, clocks are supplied to the entire LSI. In this manner, the software standby mode is cancelled, and the SH7145 returns to the normal program execution state. The NMI exception processing then begins.

The standby control register (SBYCR), which is an 8-bit readable/writable register, controls the software standby mode.




Figure 3 Entering and Exiting Software Standby Mode



2.2 Watchdog Timer (WDT)

The watchdog timer (WDT) is an 8-bit timer; it is used when the software standby mode is cancelled using an NMI interrupt. Figure 4 shows a WDT block diagram.




Figure 4 WDT Block Diagram

Before entering software standby mode, clear the TME bit in the timer control/status register (TCSR) to 0 to stop the WDT. Software standby mode cannot be entered while the TME bit is set to 1. Also, set the CKS2 to CKS0 bits in the TCSR so that the overflow cycle of the timer counter (TCNT) is equal to or greater than the oscillator stabilization time. Table1 shows the oscillator stabilization time.

Table 1 Clock Timing

	Conditions: VCC = PLLVcc = $3.3 V \pm 0.3 V$, VSS = PLVSS = $0 V$, Ta = -20 to $+75^{\circ}C$ (standard)					
Item		Minimum Time	Unit			
Oscillato	r stabilization time necessary to return from the standby mode	10	ms			

The software standby mode is cancelled in the following sequence: when the NMI signal is input in software standby mode, the oscillator starts operation and the TCNT starts counting up using the clock that was selected by the CKS2 to CKS0 bits before the software standby mode was entered. When the TCNT overflows (H'FF \rightarrow H'00), it is recognized that the clock has stabilized for use, and clocks are then supplied to the entire LSI. This cancels the software standby mode.

The timer counter (TCNT) is a readable/writable 8-bit up counter. When the timer enable bit (TME) in the timer control/status register (TCSR) is set to 1, the TCNT starts counting up using the internal clock that was selected by the CKS2 to CKS0 bits in the TCSR. The initial value of the TCNT is H'00.

The timer control/status register (TCSR) is an 8-bit readable/writable register that selects the input clock for TCNT, timer mode, etc.

2.3 Interrupt Source

An NMI interrupt is a level-16 interrupt and can always be accepted. The input from the NMI pin is detected by edge, and the detection edge, rising or falling edge, can be selected by setting the NMI edge select bit (NMIE) in the interrupt control register 1 (ICR1) of the interrupt controller (INTC).

The interrupt control register 1 (ICR1), which is a 16-bit register, selects the detection edge for the NMI external interrupt input pin, and indicates the input level on the NMI pin.

Table 2 shows the interrupt operation in transitions to and from the software standby mode in this sample task.

State Transition	Interrupt Source	Interrupt Detection	Clock Supply State	Transition Condition
Transition to software standby mode	NMI interrupt	Falling edge of the NMI pin	After transition, the supply of clocks to the entire LSI is stopped.	The WDT must be stopped.
Transition to normal program execution state		Rising edge of the NMI pin	Clock is first supplied to the WDT only. After transition, clocks are supplied to the entire LSI.	TCNT of the WDT overflows.

Table 2 NMI Interrupt Operation

2.4 Bus State Controller (BSC)

The bus state controller (BSC) divedes up the address space and outputs control signals according to the memory type. The use of this controller enables the direct connection of SRAM and ROM to the LSI without requiring additional circuitry. Figure 5 shows a BSC block diagram. In this sample task, the BSC accesses the 7-segment LED as an external memory to control the display on the LED.




Figure 5 BSC Block diagram

RENESAS

SH7145 Group Entering and Exiting the Software Standby Mode

Bus cycles for external space access are performed in two states. Figure 6 shows the basic timing for external space access. For reading, all bits equal to the data bus width of the space (address) to be accessed are latched into the LSI with the timing of the RD signal, irrespective of the size of the operand, and required bytes are internally selected and used. For writing, the byte position at which data is actually written to is specified by the following signals: WRHH (bits 31 to 34), WRHL (bits 23 to 16), WRH (bits 15 to 08), and WRL (bits 7 to 0).




Figure 6 Basic Timing for External Space Access

Table 3 shows memory allocation for the 7-segment LED.

Table 3Memory Allocation

Area	Address of Allocation	Device Type	Bus Size	Access Wait
CS3	From H'00C00000	7-segment LED	8 bits	None

Figure 7 identifies each segment of the 7-segment LED display. Table 4 is a segment correspondence table. Each segment is lit by negative logic.




Figure 7 Correspondence of 7-Segment LED Display



D7	D6	D5	D4	D3	D2	D1	D0
dp	g	f	е	d	С	b	а
1	0	0	0	1	0	0	0
1	0	0	1	0	0	1	0
0	1	1	1	1	1	1	1
	D7 dp 1 1 0	D7 D6 dp g 1 0 1 0 0 1	D7 D6 D5 dp g f 1 0 0 1 0 0 0 1 1				

Table 4 Segment Correspondence

Note: Negative logic lighting (0 = on, 1 = off)

The bus control register 1 (BCR1), which is a 16-bit readable/writable register, is used to enable writing to the MTU control register and to specify a bus size for each CS space. Bits 7 to 0 of the BCR1 should be written to during initialization after a power-on reset, and must not be modified after that. In on-chip ROM enabled mode, the CS spaces should not be accessed until the initialization of the register is complete. In on-chip ROM disabled mode, CS spaces other than space CS0 should not be accessed until the initialization of the register is complete.

Note: In this sample task, the system operates in on-chip ROM enabled mode.

The wait control register 1 (WCR1), which is a 16-bit readable/writable register, specifies the number of wait cycles (0 to15) for each CS space.

2.5 Pin Function Controller (PFC)

The pin function controller (PFC) is comprised of registers for selecting functions of multiplexed pins and their I/O directions.

The port D control registers L1 and L2 (PDCRL1and PDCRL2), which are 16-bit readable/writable registers, select the functions of multiplexed pins of Port D. This sample task selects data bus functions (D0 to D7) to control display on the 7-segment LED.

2.6 Function Assignment

Table 5 shows the assignment of functions in this sample task.

Table 5Assignment of Functions

Register	Description
SBYCR	Used to make a transition to software standby mode after execution of a SLEEP instruction.
TCSR	Controls the timer counter of the WDT.
ICR1	Sets the input signal detection mode for the external interrupt input pin (NMI).
BCR1	Specifies the bus size for the CS space.
WCR1	Specifies the number of wait cycles for the CS space.
PDCRL1	Selects the functions of port D's multiplexed pins (port D or data bus).



3. Description of Operation

Figure 8 shows the operation. The LSI enters and exits software standby mode through the hardware and software processing as illustrated in the figure.




Figure 8 Entering and Exiting Software Standby Mode



4. Description of Software

4.1 Modules

Table 6 describes the modules used in this sample task.

Table 6Description of Modules

Module Name	Label Name	Functions
Main routine	main	Calls initialization routine, displays the transition state on the 7-segment LED, stops the WDT counter, sets the standby control register for entering software standby mode, sets an NMI interrupt detection edge, makes a transition to software standby mode by SLEEP instruction, and performs initialization after the transition to the normal program execution state.
7-segment LED display processing	led7	Displays on the 7-segment LED.
7-segment LED display data table setting	tblset	Sets the 7-segment LED display data table during initialization.
Initialization	inisub	Sets the access width and wait cycles for the BSC, specifies data bus pin functions by the PFC, initializes the NMI interrupt detection flag and the NMI interrupt counter, selects the NMI interrupt detection edge, and calls the routine for initialization of the 7-segment LED display.
Write processing	wrl	Writes long-type data to a given address.
Wait processing	wait	Performs wait operation
NMI interrupt processing	nmisub	Sets the NMI interrupt detection flag and increments the NMI interrupt counter.

4.2 Arguments

Table 7 shows the arguments used in this sample task.

Table 7Description of Arguments

Argument Name	Function	Used in	Size	Input/ Output
data	Specifies 7-segment LED display data	7-segment LED display routine	1 byte	Input
dot	Specifies whether to display a dot on the 7-segment LED.	7-segment LED display routine	1 byte	Input



4.3 Internal Registers

Table 8 describes the internal registers used in this sample task.

Table 8	Description of Internal Registers
---------	-----------------------------------

TCSR WT/IT Timer control/status register H'FFFF8610 0 (Timer mode select) Bit 6 When WT/IT "o", selects interval timer mode. TME Timer control/status register H'FFFF8610 0 (Timer enable) Bit 5 0 When TME = "0", the timer is disabled. CKS2 to Timer control/status register H'FFFF8610 CKS2 = 1 CKS0 (Clock select 2 to 0) Bit 2 CKS1 = 1 When CKS2 = "1", CKS1 = "1", and CKS0 = "0", selects Bit 0 CKS0 = 0 ADCR_0 TRGE A/D control register_0 H'FFFF8488 0 (Trigge renable) Bit 7 VMen TRGE = "0", initiation by trigger is disabled. SBYCR SSBY Standby control register H'FFFF8614 1 SBYCR SSBY Standby control register H'FFFF8614 0 Bit 7 When SSBY = "1", software standby mode is entered after execution of a SLEEP instruction. Bit 6 When RQET = "1", software standby mode cancellation by It QT to IRQ4 enable) Bit 1 When IRQEL = *1'', software standby mode cancellation by IRQ7 to IRQ4 enable) Bit 1 1 Bit 1 IRQEL Standby control register 1	Registe	r Name	Function	Address	Setting
When WT/IT = "0", selects interval timer mode. TME Timer control/status register H'FFFF8610 0 (Timer enable) Bit 5 Bit 5 When TME = "0", the timer is disabled. CKS2 to Timer control/status register H'FFFF8610 CKS2 = 1 CKS2 to (Clock select 2 to 0) When CKS2 = "1", CKS1 = "1", and CKS0 = "0", selects Bit 1 CKS0 = 0 ADCR_0 TRGE A/D control register_0 H'FFFF8614 1 Mine TRGE Tingger enable) Bit 7 When TRGE = "0", initiation by trigger is disabled. SBYCR SSBY Standby control register H'FFFF8614 1 SBYCR SSBY Standby control register H'FFFF8614 1 Koftware standby) Bit 7 Bit 6 Bit 7 When SBSP = "1", software standby mode is entered after execution of a SLEEP instruction. Bit 6 Bit 6 IRQEH Standby control register H'FFFF8614 0 Bit 6 When IRQEL = "0", pin states are retained during software standby mode. Bit 1 URQT to IRQ4 is disabled. IRQEH Standby control register H'FFFF8614 <td>TCSR</td> <td>WT/IT</td> <td>Timer control/status register</td> <td>H'FFFF8610</td> <td>0</td>	TCSR	WT/IT	Timer control/status register	H'FFFF8610	0
TME Timer control/status register H'FFF8610 0 (Timer enable) Bit 5 When TME = "0", the timer is disabled. CKS2 to Timer control/status register H'FFFF8610 CKS2 = 1 CKS0 (Clock select 2 to 0) Bit 2 CKS1 = 1 When CKS2 = "1", CKS1 = "1", and CKS0 = "0", selects Bit 1, CKS0 = 0 ADCR_0 TRGE A/D control register_0 Bit 7 (Trigger enable) Bit 7 Bit 7 When TRGE = "0", initiation by trigger is disabled. SBYCR SSBY Standby control register _0 SBYCR SSBY Standby control register H'FFFF8614 1 (Software standby) Bit 7 When SSBY = "1", software standby mode is entered after execution of a SLEEP instruction. H'FFFF8614 0 HIZ Standby control register H'FFFF8614 0 Bit 6 (RQH Standby control register H'FFFF8614 1 1 (IRQ2 to IRQ4 enable) Bit 1 UNHen IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. 1 IRQEL Standby control register 1 H'FFF8614 1 1 (IRQ2 to IRQ0 is disabled. Bit 0 1			(Timer mode select)	Bit 6	
Image: Standby control register H'FFFF8610 CKS2 to CKS2 to Timer control/status register CKS0 Clock select 2 to 0) Bit 2 CKS1 = 1 When CKS2 = "1", CKS1 = "1", and CKS0 = "0", selects Bit 1, CKS0 = 0 ADCR_0 TRGE A/D control register_0 H'FFFF8488 0 (Trigger enable) Bit 7 When TRGE = "0", initiation by trigger is disabled. Bit 7 SBYCR SSBY Standby control register H'FFFF8614 1 (Software standby) Withen SSBY = "1", software standby mode is entered after execution of a SLEEP instruction. Bit 7 HIZ Standby control register H'FFFF8614 0 (Port high-impedance) Bit 6 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 enable) Bit 1 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 enable) Bit 1 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 0 When IRQEL = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 1 IRQEL Standby control register H'FFF8814 1 (IRC3 to IRQ0 enable) Bit 0 Bit 0 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 15 IRQEL NMIL Interrupt contr			When WT/\overline{IT} = "0", selects interval timer mode.		
When TME = "0", the timer is disabled. CKS2 to Timer control/status register H'FFFF8610 CKS2 = 1 CKS2 to Timer control/status register Bit 2 CKS1 = 1 When CKS2 = "1", CKS1 = "1", and CKS0 = "0", selects the clock 1/4096 (period: 26.2 ms). Bit 0 ADCR_0 TRGE AD control register_0 (Trigger enable) H'FFF8614 1 SBYCR SSBY Standby control register H'FFF8614 1 SBYCR SSBY Standby control register H'FFF8614 1 When TRGE = "0", initiation by trigger is disabled. SBYCR SSBY Standby control register H'FFF8614 1 When TRGE = "0", init states are retained during software standby mode cancellation by IRQ7 to IRQ4 enable) Bit 1 When TRGE = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. IRQEH Standby control register H'FFFF8614 1 <t< td=""><td></td><td>TME</td><td>Timer control/status register</td><td>H'FFFF8610</td><td>0</td></t<>		TME	Timer control/status register	H'FFFF8610	0
CKS2 to Timer control/status register H'FFFF8610 CKS2 = 1 CKS0 (Clock select 2 to 0) Bit 2 CKS1 = 1 When CKS2 = "1", CKS1 = "1", and CKS0 = "0", selects Bit 0 CKS0 = 0 ADCR_0 TRGE A/D control register_0 H'FFFF8488 0 (Trigger enable) Bit 7 Bit 7 When TRGE = "0", initiation by trigger is disabled. Bit 7 SBYCR SSBY Standby control register H'FFFF8614 1 (Software standby) Bit 7 Bit 7 Bit 7 When SBY = "1", software standby mode is entered after execution of a SLEEP instruction. Bit 6 1 HIZ Standby control register H'FFFF8614 0 (Port high-impedance) Bit 6 Bit 1 1 When HZ = "0", pin states are retained during software standby mode. IRQEH Standby control register H'FFFF8614 1 (RQ2H is disabled. IRQ2L is atnaby control register H'FFFF8614 1 1 (RQ2 to IRQ0 enable) Bit 0 Bit 0 1 1 When IRGEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. 1 1 <			(Timer enable)	Bit 5	
CKS0 (Clock select 2 to 0) Bit 2 CKS1 = 1 When CKS2 = "1", CKS1 = "1", and CKS0 = "0", selects Bit 1, CKS0 = 0 ADCR_0 TRGE AD control register_0 HTFFFF8488 0 (Trigger enable) Bit 7 When TRGE = "0", initiation by trigger is disabled. 8 SBYCR SSBY Standby control register HTFFFF8614 1 (Software standby) Bit 7 Bit 7 When SSBY = "1", software standby mode is entered after execution of a SLEEP instruction. HTZ Standby control register H"FFFF8614 0 HIZ Standby control register H"FFFF8614 0 Bit 6 0 When NEQE = "0", pin states are retained during software standby mode. Bit 1 0 Bit 1 0 IRQEH Standby control register H"FFFF8614 1 1 Bit 1 0 Bit 1 0 D When RQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 enable) Bit 1 1 D D D D D D D D D D D D D D D D D D			When TME = "0", the timer is disabled.		
When CKS2 = "1", CKS1 = "1", and CKS0 = "0", selects Bit 1, CKS0 = 0 ADCR_0 TRGE AD control register_0 (Trigger enable) H*FFF8488 0 Bit 7 When TRGE = "0", initiation by trigger is disabled. Bit 7 1 SBYCR SSBY Standby control register (Software standby) Bit 7 1 When SSBY = "1", software standby mode is entered after execution of a SLEEP instruction. HIZ Standby control register H*FFF8614 0 HIZ Standby control register H*FFF8614 0 0 0 (Port high-impedance) Bit 6 0 0 0 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 enable) Bit 1 1 0 When IRQEL = "1", software standby mode cancellation by IRQ7 to IRQ4 enable) Bit 0 1 1 IRQEL Standby control register H*FFF8614 1 1 (IRQ1 to IRQ4 enable) Bit 1 1 1 1 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 enable) Bit 0 1 1 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. 1 1 1 <td< td=""><td></td><td>CKS2 to</td><td>Timer control/status register</td><td>H'FFFF8610</td><td>CKS2 = 1</td></td<>		CKS2 to	Timer control/status register	H'FFFF8610	CKS2 = 1
the clock 1/4096 (period: 26.2 ms). Bit 0 ADCR_0 TRGE A/D control register_0 (Trigger enable) HTFFFF8488 0 SBYCR SSBY Standby control register (Software standby) Bit 7 1 SBYCR SSBY Standby control register (Software standby) HTFFF8614 1 HIZ Standby control register (Software standby) HTFFFF8614 0 HIZ Standby control register (Port high-impedance) HTFFFF8614 0 When HIZ = "0", pin states are retained during software standby mode. HTFFFF8614 1 IRQEH Standby control register (IRQ7 to IRQ4 enable) Ht Ht When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Ht Ht IRQEL Standby control register (IRQ3 to IRQ0 enable) Bit 0 Ht When NRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 15		CKS0	(Clock select 2 to 0)	Bit 2	CKS1 = 1
the clock 1/4096 (period: 26.2 ms). Bit 0 ADCR_0 TRGE A/D control register_0 (Trigger enable) HTFFFF8488 0 SBYCR SSBY Standby control register (Software standby) Bit 7 1 SBYCR SSBY Standby control register (Software standby) HTFFF8614 1 HIZ Standby control register (Software standby) HTFFFF8614 0 HIZ Standby control register (Port high-impedance) HTFFFF8614 0 When HIZ = "0", pin states are retained during software standby mode. HTFFFF8614 1 IRQEH Standby control register (IRQ7 to IRQ4 enable) Ht Ht When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Ht Ht IRQEL Standby control register (IRQ3 to IRQ0 enable) Bit 0 Ht When NRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 15			When CKS2 = "1", CKS1 = "1", and CKS0 = "0", selects	Bit 1,	CKS0 = 0
(Trigger enable) Bit 7 When TRGE = "0", initiation by trigger is disabled. SBYCR SSBY Standby control register H'FFFF8614 (Software standby) Bit 7 When SSBY = "1", software standby mode is entered after execution of a SLEEP instruction. Bit 7 HIZ Standby control register (Port high-impedance) Bit 6 When HIZ = "0", pin states are retained during software standby mode. Bit 1 IRQEH Standby control register (IRQ7 to IRQ4 enable) Bit 1 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 1 IRQEL Standby control register (IRQ3 to IRQ0 enable) H'FFFF8614 1 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 0				Bit 0	
(Trigger enable) Bit 7 When TRGE = "0", initiation by trigger is disabled. SBYCR SSBY Standby control register H'FFFF8614 (Software standby) Bit 7 When SSBY = "1", software standby mode is entered after execution of a SLEEP instruction. Bit 7 HIZ Standby control register (Port high-impedance) Bit 6 When HIZ = "0", pin states are retained during software standby mode. Bit 1 IRQEH Standby control register (IRQ7 to IRQ4 enable) Bit 1 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 1 IRQEL Standby control register (IRQ3 to IRQ0 enable) H'FFFF8614 1 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 1 1 ICR1 NMIL Interrupt control register 1 H'FFF8358 — (NMI input level) Bit 15 When NMIL = "0", a low level is input to the NMI pin. Mite 14 NMIE Interrupt control register 1 H'FFF8358 Falling edge: 0 (NMI edge select) Bit 8 Rising edge: 1 When NMIL = "0", interrupt requests are detected on the falling edge of the NMI input. Bit 8 Rising edge:	ADCR 0	TRGE	A/D control register 0	H'FFFF8488	0
When TRGE = "0", initiation by trigger is disabled. SBYCR SSBY Standby control register (Software standby) Bit 7 When SSBY = "1", software standby mode is entered after execution of a SLEEP instruction. Bit 7 HIZ Standby control register (Port high-impedance) H'FFFF8614 0 When HIZ = "0", pin states are retained during software standby mode. H'FFFF8614 1 IRQEH Standby control register (IRQ7 to IRQ4 enable) H'FFFF8614 1 When IRQEL = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 1 H'FFFF8614 1 IRQEL Standby control register (IRQ3 to IRQ0 enable) Bit 0 Bit 0 H'FFFF8614 1 IRQEL Standby control register 1 H'FFFF8614 1 1 Exercise 2 ICR1 NMIL Interrupt control register 1 H'FFF8358 Exercise 2 ICR1 NMIL Interrupt control register 1 H'FFF8358 Falling edge: 0 When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. Bit 8 Rising edge: 1 When NMIL = "0", interrupt requests are dete	-			Bit 7	
SBYCR SSBY Standby control register H'FFFF8614 1 (Software standby) Bit 7 When SSBY = "1", software standby mode is entered after execution of a SLEEP instruction. Bit 7 HIZ Standby control register H'FFFF8614 0 When HIZ = "0", pin states are retained during software standby mode. Bit 6 0 IRQEH Standby control register H'FFFF8614 1 (IRQ7 to IRQ4 enable) Bit 1 0 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 0 0 IRQEL Standby control register H'FFFF8614 1 (IRQ3 to IRQ0 enable) Bit 0 0 0 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. 0 0 ICR1 NMIL Interrupt control register 1 H'FFF8358 — (NMI input level) Bit 15 When NMIL = "0", a low level is input to the NMI pin. 0 When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. Rising edge: 0 (NMIE Interrupt control register 1 H'FFF8358 Falling edge: 0 (N					
Image: standby standby image: standby mode is entered after execution of a SLEEP instruction. Bit 7 HIZ Standby control register (Port high-impedance) (Port high-impedance) (Port high-impedance) (Port high-impedance) (Port high-impedance) (RQEH Standby control register (IRQ7 to IRQ4 enable) (IRQ7 to IRQ4 enable) (IRQ7 to IRQ4 enable) (IRQ7 to IRQ4 is disabled. 0 IRQEL Standby control register (IRQ2 to IRQ4 enable) (IRQ3 to IRQ0 enable) (IRQ3 to IRQ0 enable) (IRQ3 to IRQ0 is disabled. 0 ICR1 NMIL Interrupt control register 1 (NMI input level) (NMI input level) (NMI input level) (NMI edge select)	SBYCR	SSBY		H'FFFF8614	1
When SSBY = "1", software standby mode is entered after execution of a SLEEP instruction. HIZ Standby control register (Port high-impedance) Bit 6 When HIZ = "0", pin states are retained during software standby mode. Bit 6 IRQEH Standby control register (IRQ7 to IRQ4 enable) Bit 1 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 0 IRQEL Standby control register (IRQ3 to IRQ0 enable) Bit 0 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 0 ICR1 NMIL Interrupt control register 1 (IRQ3 to IRQ0 is disabled. H'FFF8358 ICR1 NMIL Interrupt control register 1 (NMI input level) H'FFF8358 — Minut Interrupt control register 1 (NMI input level) H'FFF8358 — Minut Interrupt control register 1 (NMI edge select) H'FFF8358 Falling edge: 0 Minut Interrupt control register 1 H'FFF8358 Falling edge: 0 MMIE Interrupt requests are detected on the falling edge of the NMI input. Bit 8 Rising edge: 1 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the falling edge of the NMI input. </td <td></td> <td></td> <td>, ,</td> <td>Bit 7</td> <td></td>			, ,	Bit 7	
after execution of a SLEEP instruction. HIZ Standby control register H'FFFF8614 0 (Port high-impedance) Bit 6 0 When HIZ = "0", pin states are retained during software standby mode. Bit 6 0 IRQEH Standby control register H'FFFF8614 1 (IRQ7 to IRQ4 enable) Bit 1 0 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 0 0 IRQEL Standby control register H'FFFF8614 1 (IRQ3 to IRQ0 enable) Bit 0 0 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 0 0 ICR1 NMIL Interrupt control register 1 H'FFF8358 — (NMI input level) Bit 15 When NMIL = "0", a low level is input to the NMI pin. 0 When NMIL = "1", a high level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. Rising edge: 0 NMIE Interrupt control register 1 H'FFF8358 Falling edge: 0 (NMI edge select) Bit 8 Rising edge: 1 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input.					
(Port high-impedance) Bit 6 When HIZ = "0", pin states are retained during software standby mode. IRQEH IRQEH Standby control register H'FFFF8614 1 (IRQ7 to IRQ4 enable) Bit 1 Bit 1 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 0 H'FFFF8614 1 IRQEL Standby control register H'FFFF8614 1 1 (IRQ3 to IRQ0 enable) Bit 0 Bit 0 H'FFF8858 - Vhen IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. H'FFF8358 - - ICR1 NMIL Interrupt control register 1 H'FFF8358 - - (NMI input level) Bit 15 When NMIL = "0", a low level is input to the NMI pin. - - NMIE Interrupt control register 1 H'FFF8358 Falling edge: 0 Rising edge: 1 NMIE Interrupt control register 1 Bit 8 Rising edge: 1 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the falling edge of the NMI input.			•		
When HIZ = "0", pin states are retained during software standby mode. IRQEH Standby control register (IRQ7 to IRQ4 enable) H'FFFF8614 1 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 1		HIZ	Standby control register	H'FFFF8614	0
standby mode. IRQEH Standby control register H'FFFF8614 1 (IRQ7 to IRQ4 enable) Bit 1 1 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 1 1 IRQEL Standby control register H'FFFF8614 1 (IRQ3 to IRQ0 enable) Bit 0 1 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 0 ICR1 NMIL Interrupt control register 1 H'FFF8358 — (NMI input level) Bit 15 When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. NMIE Interrupt control register 1 H'FFF8358 Falling edge: 0 (NMI edge select) Bit 8 Rising edge: 1 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			(Port high-impedance)	Bit 6	
standby mode. IRQEH Standby control register H'FFFF8614 1 (IRQ7 to IRQ4 enable) Bit 1 1 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 1 1 IRQEL Standby control register H'FFFF8614 1 (IRQ3 to IRQ0 enable) Bit 0 1 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 0 ICR1 NMIL Interrupt control register 1 H'FFF8358 — (NMI input level) Bit 15 When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. NMIE Interrupt control register 1 H'FFF8358 Falling edge: 0 (NMI edge select) Bit 8 Rising edge: 1 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			When HIZ = "0", pin states are retained during software		
(IRQ7 to IRQ4 enable) Bit 1 When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. Bit 1 IRQEL Standby control register (IRQ3 to IRQ0 enable) H'FFF8614 1 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 0 H'FFF8358 ICR1 NMIL Interrupt control register 1 (NMI input level) H'FFF8358 When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. H'FFF8358 Falling edge: 0 NMIE Interrupt control register 1 (NMI edge select) H'FFF8358 Falling edge: 0 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the Rising edge: 1					
When IRQEH = "1", software standby mode cancellation by IRQ7 to IRQ4 is disabled. IRQEL Standby control register (IRQ3 to IRQ0 enable) When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 0 ICR1 NMIL Interrupt control register 1 (NMI input level) When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. H'FFF8358 When NMIL = "1", a high level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. NMIE Interrupt control register 1 (NMI edge select) When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the Bit 8		IRQEH	Standby control register	H'FFFF8614	1
by IRQ7 to IRQ4 is disabled. IRQEL Standby control register (IRQ3 to IRQ0 enable) H'FFF8614 1 When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. Bit 0			(IRQ7 to IRQ4 enable)	Bit 1	
IRQEL Standby control register H'FFFF8614 1 (IRQ3 to IRQ0 enable) Bit 0 When IRQEL = "1", software standby mode cancellation bit 0 Vhen IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. ICR1 NMIL Interrupt control register 1 H'FFF8358 (NMI input level) Bit 15 When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. NMIE Interrupt control register 1 H'FFF8358 (NMI edge select) Bit 8 Falling edge: 0 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			When IRQEH = "1", software standby mode cancellation		
(IRQ3 to IRQ0 enable) Bit 0 When IRQEL = "1", software standby mode cancellation Bit 0 by IRQ3 to IRQ0 is disabled. H'FFF8358 ICR1 NMIL Interrupt control register 1 (NMI input level) Bit 15 When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. NMIE Interrupt control register 1 (NMI edge select) Bit 8 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			by IRQ7 to IRQ4 is disabled.		
When IRQEL = "1", software standby mode cancellation by IRQ3 to IRQ0 is disabled. ICR1 NMIL Interrupt control register 1 (NMI input level) H'FFF8358 Bit 15 When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. H'FFF8358 NMIE NMIE Interrupt control register 1 (NMI edge select) H'FFF8358 Bit 8 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the		IRQEL	Standby control register	H'FFFF8614	1
by IRQ3 to IRQ0 is disabled. ICR1 Interrupt control register 1 (NMI input level) H'FFF8358 Bit 15 When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. NMIE Interrupt control register 1 (NMI edge select) H'FFF8358 Bit 8 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			(IRQ3 to IRQ0 enable)	Bit 0	
ICR1 NMIL Interrupt control register 1 (NMI input level) H'FFF8358 — When NMIL = "0", a low level is input to the NMI pin. Bit 15 — When NMIL = "1", a high level is input to the NMI pin. — — NMIE Interrupt control register 1 (NMI edge select) H'FFF8358 Falling edge: 0 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. Bit 8 Rising edge: 1 When NMIE = "1", interrupt requests are detected on the Falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			When IRQEL = "1", software standby mode cancellation		
(NMI input level) Bit 15 When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. NMIE Interrupt control register 1 (NMI edge select) Bit 8 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			by IRQ3 to IRQ0 is disabled.		
When NMIL = "0", a low level is input to the NMI pin. When NMIL = "1", a high level is input to the NMI pin. NMIE Interrupt control register 1 H'FFF8358 Falling edge: 0 (NMI edge select) Bit 8 Rising edge: 1 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the	ICR1	NMIL	Interrupt control register 1	H'FFF8358	
When NMIL = "1", a high level is input to the NMI pin. NMIE Interrupt control register 1 H'FFF8358 Falling edge: 0 (NMI edge select) Bit 8 Rising edge: 1 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			(NMI input level)	Bit 15	
NMIE Interrupt control register 1 H'FFF8358 Falling edge: 0 (NMI edge select) Bit 8 Rising edge: 1 When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			When NMIL = "0", a low level is input to the NMI pin.		
(NMI edge select)Bit 8Rising edge: 1When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input.Bit 8Rising edge: 1When NMIE = "1", interrupt requests are detected on the			When NMIL = "1", a high level is input to the NMI pin.		
When NMIE = "0", interrupt requests are detected on the falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the		NMIE	Interrupt control register 1	H'FFF8358	Falling edge: 0
falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			(NMI edge select)	Bit 8	Rising edge: 1
falling edge of the NMI input. When NMIE = "1", interrupt requests are detected on the			When NMIE = "0", interrupt requests are detected on the		
rising edge of the NMI input					
			rising edge of the NMI input.		



SH7145 Group Entering and Exiting the Software Standby Mode

Register Name		Function	Address	Setting
BCR1	A3LG	Bus control register 1	H'FFF8620	0
		(CS3 space long size specification)	Bit 7	
		When $A3LG = "0"$, the bus size is according to the value		
		of the A3SZ bit of this register.		
	A3SZ	Bus control register 1	H'FFF8620	0
		(CS3 space size specification)	Bit 3	
	14/00	When A3SZ = "0", byte size (8 bits) is selected.		14/00 0
WCR1	W33	Wait control register 1	H'FFF8624	W33 = 0
	W32	(CS3 and CS7 space wait specification)	Bit 15	W32 = 0
	W31	When $W33 = "0"$, $W32 = "0"$, $W31 = "0"$, and $W30 = "0"$,	Bit 14	W31 = 0
	W30	no wait cycle is inserted (external wait input disabled).	Bit 13	W30 = 0
	DDZMD	Deat December 14	Bit 12	
PDCRL1	PD/MD	Port D control register L1	H'FFFF83AD	PD7MD = 1
		(PD7 mode bit)	Bit 7	
		When PD7MD = "1", D7 I/O pin function (BSC) is selected.		
PDCRL1	PD6MD	Port D control register L1	H'FFFF83AD	PD6MD = 1
		(PD6 mode bit)	Bit 6	
		When PD6MD = "1", D6 I/O pin function (BSC) is		
		selected.		
PDCRL1	PD5MD	Port D control register L1	H'FFFF83AD	PD5MD = 1
		(PD5 mode bit)	Bit 5	
		When PD5MD = "1", D5 I/O pin function (BSC) is		
		selected.		
PDCRL1	PD4MD	Port D control register L1	H'FFFF83AD	PD4MD = 1
		(PD4 mode bit)	Bit 4	
		When PD4MD = "1", D4 I/O pin function (BSC) is		
		selected.		
PDCRL1	PD3MD	Port D control register L1	H'FFFF83AD	PD3MD = 1
		(PD3 mode bit)	Bit 3	
		When PD3MD = "1", D3 I/O pin function (BSC) is		
		selected.	H'FFFF83AD	PD2MD = 1
PDCRL1	PDZIVID	Port D control register L1		PD2MD = 1
		(PD2 mode bit)	Bit 2	
		When PD2MD = "1", D2 I/O pin function (BSC) is selected.		
PDCRL1	PD1MD	Port D control register L1	H'FFFF83AD	PD1MD = 1
DONLI		(PD1 mode bit)	Bit 1	
		When PD1MD = "1", D1 I/O pin function (BSC) is		
		selected.		
PDCRL1	PD0MD	Port D control register L1	H'FFFF83AD	PD0MD = 1
		(PD0 mode bit)	Bit 0	
		When PD0MD = "1", D0 I/O pin function (BSC) is		
		selected.		



4.4 RAM Usage

Table 9 describes the RAM usage in this sample task.


Table 9Description of RAM

Label Name	Description	Address	Used in
table[0]	Stores the data for displaying "A".	H'00407005	7-segment LED display routine,
			7-segment LED display data table
			setting routine
table[1]	Stores the data for displaying "S".	H'00407006	7-segment LED display routine,
			7-segment LED display data table
			setting routine
table[2]	Stores the data for displaying ". ".	H'00407007	7-segment LED display routine,
			7-segment LED display data table
			setting routine
nmicount	Stores the NMI interrupt count data.	H'00407000	Main routine, initialization routine
nmi_sw_down	Stores the NMI interrupt detection	H'00407004	Main routine, initialization routine
	flag data.		




5. Flowchart

5.1 Main Routine






5.2 7-Segment LED Display Processing




5.3 7-Segment LED Display Data Table Setting Processing






5.4 Initialization Processing




5.5 Write Processing






5.6 Wait Processing



5.7 NMI Interrupt Processing





INIT.C (program listing)

6. Program Listing

```
extern INITSCT(void) ;
extern void main(void) ;
void INIT()
{
  _INITSCT();
  main() ;
  for(;;) ;
}
VEC TBL.SRC (program listing)
.SECTION VECT, DATA, LOCATE=H'0000
.IMPORT __INIT
      __STACK
.IMPORT
.IMPORT
      nmisub
      н'0000000
.ORG
.DATA.L __INIT
.DATA.L __STACK
.DATA.L __INIT
      STACK
.DATA.L
.ORG
      H'0000002c
.DATA.L _nmisub
.END
Standby.c (program listing)
/* SH7145 Series -SH7145- Application note
                                                            */
/*
                                                            */
/* Application Note
                                                            */
/* Transition To Software Standby Mode And Return From Software
                                                            */
/* Standby Mode By NMI Interrupt
                                                            */
/*
                                                            */
/* Function : Transition To Software Standby Mode
                                                            */
/* And Return From Software Standby Mode By
                                                            */
/*
                                                            */
       NMI Interrupt
/*
                                                            */
                                                            * /
/* Peripheral Clock : 25MHz
/* Internal Clock
              : 50MHz
                                                            */
/* Include File
                                                            */
#include <machine.h>
#include "IODEFINE.H"
```



```
* /
/* Function Prototype
void inisub(void);
                                /* Initialize configuration
                                                            */
void wrl(unsigned long addr, unsigned long data); /* Write Function (Long)
                                                            */
void led7(unsigned char data,unsigned char dot); /* 7 Segment LED Display Function
                                                           * /
                               /* Set 7 Segment LED Display Table Function */
void tblset(void);
                               /* Wait Function
void wait(void);
                                                           */
void main(void);
                               /* Control Software Standby Mode Function */
                                /* NMI Interrupt Handler Function
#pragma interrupt(nmisub)
                                                            */
/* RAM Allocation
                                                            * /
/* NMI Interrupt Counter
                                                            */
unsigned long nmicount;
                               /* NMI Switch
unsigned char nmi sw down;
                                                            */
unsigned char table[4];
                                /* 7 Segment LED Display Data Table
                                                            */
/* I/O Definition
                                                            */
#define LED 0x00C00000
                                /* LED Port
                                                            */
*/
/* Function Definition (Main Program)
void main (void)
  inisub();
                                /* Initialize Configuration
                                                            */
  led7(0,0);
                                /* Output "A" on 7 Segment LED Display
                                                            */
                               /* Check Software Standby Mode Status
                                                            */
  while(1){
    if(nmi sw down == 1){
                               /* NMI Switch is Down?
                                                            */
      nmi_sw_down = 0;
                               /* Clear NMI Switch Down Flag
                                                            */
      if(nmicount == 1){
                                /* NMI Interrupt Counter is 1?
                                                            */
          /*****
          /* Set WDT Overflow Cycles by TCSR Register
                                                            */
          /* Cycles = (CPU Clock/4096) * 256(TCNT Clock) = 21[ms]
                                                            * /
          WDT.WRITE.TCSR = 0x1e;
                                /* WDT Timer Counter is Stopped,
                                                           */
                                /* Set WDT Overflow Cycles */
          if(WDT.READ.TCSR.BIT.TME == 0) { /* WDT Timer Counter is Stopped?
                                                            */
            INTC.ICR1.BIT.NMIE = 0x0; /* NMI Falling Edge Interrupt
                                                            */
            SBYCR.BYTE = 0x9f;
                               /* Set SSBY Bit
                                                            */
            led7(1,0);
                               /* Output "S" on 7 Segment LED Display
                                                            */
                               /* Transition To Software Standby Mode
                                                            */
            sleep();
          }else {
                               /* WDT Timer Counter is Working
                                                            * /
                               /* Output "." on 7 Segment LED Display
            led7(2,1);
                                                            */
          }
     }else if(nmicount == 2) {
                                /* NMI Interrupt Counter is 2?
                                                            */
```



SH7145 Group Entering and Exiting the Software Standby Mode

```
/* Clear NMI Interrupt Counter
           nmicount = 0;
                                                                    */
           led7(0,0);
                                    /* Output "A" on 7 Segment LED Display
                                                                    */
           while( INTC.ICR1.BIT.NMIL == 0x0); /* Check NMI Switch Release
                                                                    */
           INTC.ICR1.BIT.NMIE = 0x1;
                                    /* NMI Rising Edge Interrupt,
                                                                    */
                                    /* Return From Software Standby Mode */
        }
     }
  }
}
/* Initial Configuration
                                                                    */
void inisub(void)
{
  BSC.BCR1.BIT.A3LG = 0 \times 0;
                                    /* Clear A3LG Bit for A3SZ Bit
                                                                    */
                                                                    */
  BSC.BCR1.BIT.A3SZ = 0x0;
                                    /* Byte Size CS3 Memory Area
  BSC.WCR1.BIT.W3 = 0x0;
                                    /* No Wait CS3 Memory Area
                                                                    */
  PFC.PDCRL1.BYTE.L = 0xff;
                                   /* Use From D0-7 Input And Output(BSC) Port */
  PFC.PDCRL2.BYTE.L = 0 \times 0;
                                    /* Use From D0-7 Input And Output(BSC) Port */
  nmicount = 0;
                                   /* Initialize NMI Interrupt Counter
                                                                   */
                                    /* Initialize NMI Switch
                                                                    */
  nmi_sw_down = 0;
  INTC.ICR1.BIT.NMIE = 0x1;
                                    /* Set NMI Rising Edge Interrupt
                                                                    */
                                    /* Set 7 Segment LED Display Table
  tblset();
                                                                    */
}
/* Write Function
                                                                    */
/* Write Function (Long) */
void wrl(unsigned long addr, unsigned long data)
{
  unsigned long *paddr = ((unsigned long *) addr);
                                    /* Set paddr as LED Port
                                                                    */
  *paddr = data;
                                    /* Save data
                                                                    */
}
```



```
*/
/* 7 Segment LED Display
void led7(unsigned char data, unsigned char dot)
{
  unsigned char leddata;
  unsigned long wleddata;
 if(dot!=0){
                         /* Output "." on 7 Segment LED Display?
                                                */
                         /* Output "."
                                                */
   leddata=(table[data]|0x80);
  } else {
   leddata=(table[data]&0x7f);
                         /* 7 Segment LED Display Output Value
                                                */
  }
                         /* Wait
                                                * /
 wait();
  wleddata = leddata;
                         /* Save 7 Segment LED Display Output Value */
                         /* Output 7 Seg LED Display
  wrl(LED,~wleddata);
                                                * /
}
/* Set 7 Segment LED Display Table
                                                */
void tblset(void)
{
 table[0]=0x77;
                         /* 7 Segment LED Display Data 'A'
                                                */
 table[1]=0x6d;
                         /* 7 Segment LED Display Data 'S'
                                                */
 table[2]=0x00;
                         /* 7 Segment LED Display Data ' '
                                                * /
}
*/
/* NMI Interrupt Function
void nmisub(void)
{
                         /* Increment NMI Interrupt Counter
                                                */
 nmicount++;
 nmi sw down = 1;
                         /* Set NMI Switch Down
                                                */
}
/* Wait Function
                                                */
void wait(void)
{
 unsigned long loop1;
 */
  }
}
```



Revision Record

Rev.	Date	Description		
		Page	Summary	
1.00	Sep.16.04		First edition issued	



Keep safety first in your circuit designs!

(ENESAS

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.