

RZ/A2M Group

Example of Booting from Serial Flash Memory

Introduction

This application note describes an example of booting from the serial flash memory via the SPI multi-I/O bus controller (hereinafter called "SPIBSC") of RZ/A2M by using the boot mode 3 (serial flash boot 3.3V) function.

Target Device

RZ/A2M

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.



Contents

| 1. | Specifications | 4 |
|-------|--|----|
| 1.1 | Booting from Serial Flash Memory | 4 |
| 1.2 | Peripheral Functions Used | 6 |
| 2 | Operation Confirmation Conditions | 7 |
| ۷. | | |
| 3. | Reference Application Notes | 8 |
| 4. | Hardware | 9 |
| 4.1 | Hardware Configuration | 9 |
| 4.2 | Pins Used | |
| 5. | Software | 11 |
| 5.1 | Operation Overview | |
| 5.1.1 | Terms Related to Serial Flash Boot | 11 |
| 5.1.2 | 2 Operation Overview of Sample Code Overall | |
| 5.1.3 | 3 Operation Overview of Loader Program | |
| 5.1.4 | 4 Application Program | 17 |
| 5.2 | Peripheral Functions and Memory Allocation in Sample Code | |
| 5.2.1 | 1 Setting for Peripheral Functions | |
| 5.2.2 | 2 Memory Mapping | |
| 5.2.3 | 3 Section Assignment in Sample Code | 21 |
| 5.3 | Interrupt Used | |
| 5.4 | Data Types | |
| 5.5 | Constants Used by the Loader Program | |
| 5.6 | List of Structures/Unions Used by the Loader Program | |
| 5.7 | List of Variables for Loader Program | |
| 5.8 | List of Functions Used in the Loader Program | |
| 5.9 | Function Specification | |
| 5.10 | Loader Program Flowcharts | |
| 5.10 | .1 Loader program (overall) | |
| 5.10 | .2 Memory Clock Setting Processing | |
| 5.10 | .3 Initial setting of hardware used for booting | |
| 5.10 | .4 SPIBSC and Serial Flash Memory Initial Setting | 51 |
| 5.10 | .5 SPIBSC Initial Setting | |
| 5.10 | .6 SPIBSC Operating Mode Setting | |
| 5.10 | .7 Issuance of SPI Command to Serial Flash Memory | |
| 5.10 | .8 SPIBSC Read Timing Calibration for DDR Transfer | |
| 6. | Application Example | 66 |
| 6.1 | Operation of the Sample Code Used in its Initial State | |
| 6.2 | Changing the Sample Code When Not Changing the Serial Flash Memory | 70 |



RZ/A2M Group

| 6.2.1 | Changing to SDR Transfer Read Command | |
|-------|--|----|
| 6.3 | Changing the Sample Code When Changing the Serial Flash Memory | 72 |
| 6.3.1 | Signal Output when a Read Command is Issued | 74 |
| 6.3.2 | 2 Setting up the Serial Flash Memory Registers | |
| 6.3.3 | Serial Flash Memory Write Completion Wait | 79 |
| 6.3.4 | Serial Flash Memory Status Register Read | |
| 6.3.5 | Serial Flash Memory Configuration Register Read | |
| 6.3.6 | Serial Flash Memory Write Enable | |
| 6.3.7 | Serial Flash Memory Status/Configuration Register Write | |
| 7. | Sample Code Precautions | 88 |
| 7.1 | Accessible area in external address space read mode | |
| 8. | Sample Code | 89 |
| 9. | Reference Documents | 89 |
| Revi | ision History | 90 |



1. Specifications

1.1 Booting from Serial Flash Memory

In boot mode 3, the RZ/A2M boots from the serial flash memory allocated to the SPI multi-I/O bus space (hereinafter called "serial flash boot"). Figure 1.1 shows the Conceptual diagram of serial flash boot operation.



Figure 1.1 Conceptual diagram of serial flash boot operation

The conceptual diagram of serial flash boot operation is described below.

- 1 When the RZ/A2M starts up by serial flash boot, the boot startup on-chip ROM program runs after poweron reset is canceled.
- 2 The boot startup on-chip ROM program sets the SPIBSC to external address space read mode to enable to directly run programs allocated to the SPI multi-I/O bus space.
- 3 Execute directly the loader program stored in the serial flash memory.
- 4 The loader program is transferred from the serial flash memory to the large-capacity on-chip RAM by section initialization of the loader program.
- 5 Branch to the SPIBSC and the serial flash memory initial setting transferred to the large-capacity on-chip RAM.
- 6 The loader program changes the SPIBSC settings.
- 7 The loader program changes the serial flash memory settings.
- 8 Execution branches to the start address of the application program.



The boot startup on-chip ROM program makes settings to allow common access to typical serial flash memory devices, so it is necessary to provide the optimal settings to the serial flash memory used by the customer. This application note describes how to allocate the loader program to the start address (H'2000_0000) of the SPI multi-I/O bus space branched by the boot startup on-chip ROM program, and then branch to the customer-created application program (user program) after the loader program are provided optimal settings to the serial flash memory used by the customer



1.2 Peripheral Functions Used

This sample code not only configures the SPIBSC but also initializes the clock pulse oscillator, interrupt controller, general-purpose input/output ports, memory management unit, primary cache (L1 cache), and secondary cache (L2 cache).

In this application note, the SPI multi-I/O bus controller is referred to as the SPIBSC, the Clock pulse generator as the CPG, the Interrupt controller as the INTC, the OS timer as the OSTM, the Serial communication interface with FIFO as the SCIFA, the General I/O ports as the GPIO, the Power-down modes as the STB, and the Memory management unit as the MMU.

Table 1.1 summarizes Peripheral functions and their applications, and Figure 1.2 shows Operating environment for the sample code.

| Peripheral Function | Application |
|---|--|
| SPI multi-I/O bus controller (SPIBSC) | When set to external address space read mode, it generates signals that enable the CPU to directly read from serial flash memory connected to the SPI multi-I/O bus space. |
| Clock pulse generator (CPG) | Generate the operating frequency of the RZ/A2M. |
| Interrupt controller (INTC) | Control OSTM channel 0, OSTM channel 2 and SCIFA channel 4 interrupts. |
| OS timer (OSTM) | Use OSTM channel 0 and channel 2 |
| | Channel 0 Control the cycle for blinking LED |
| | Channel 2 Use for time management by OS Abstraction Layer |
| Serial communication interface with FIFO (SCIFA) | Communicate between SCIFA channel 4 and the host PC. |
| General I/O ports (GPIO) | Switch multiplexed pin functions for SCIFA channel 4. Control pin for LED on/off. |
| Power-down modes (STB) | Cancel the module standby state of the RZ/A2M's peripheral I/O. Enable writing to the on-chip data retention RAM. |
| Memory management unit (MMU), L1 cache, and L2 cache | Generate conversion tables such as specifying valid area of L1 cache or specifying memory type in the RZ/A2M external address area. Enable the L1 and L2 caches. |

| Table 1.1 | Peripheral functions and their applic | ations |
|-----------|---------------------------------------|--------|
| | | |



Figure 1.2 Operating environment



2. Operation Confirmation Conditions

The sample code accompanying this application note has been run and confirmed under the conditions below.

| Table 2.1 | Operation | confirmation | conditions | (1/2) |
|-----------|-----------|--------------|------------|-------|
|-----------|-----------|--------------|------------|-------|

| Item | Contents |
|----------------------------|---|
| MCU used | RZ/A2M |
| Operating frequency (Note) | CPU clock (lø): 528MHz |
| | Image processing clock (Gø): 264MHz |
| | Internal bus clock (Bø): 132MHz |
| | Peripheral clock 1 (P1ø): 66MHz |
| | Peripheral clock 0 (P0ø): 33MHz |
| | QSPI0_SPCLK: 66MHz |
| | CKIO: 132MHz |
| Operating voltage | Power supply voltage (I/O): 3.3V |
| | Power supply voltage (1.8/3.3V switch I/O (PVcc_SPI)): 3.3V |
| | Power supply voltage (internal): 1.2V |
| Integrated development | e2 studio Version 2020-07 |
| environment | |
| C compiler | GNU Arm Embedded Toolchain 6-2017-q2-update |
| | Compiler option (addition of directory path excluded) |
| | Release configuration: |
| | -mcpu=cortex-a9 -march=armv7-a -marm |
| | -mlittle-endian -mfloat-abi=hard -mfpu=neon -mno-unaligned-access |
| | -Os -ffunction-sections -fdata-sections -Wunused -Wuninitialized |
| | -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith |
| | -Wpadded -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal |
| | -Wnull-dereference -Wmaybe-uninitialized -Wstack-usage=100 |
| | -fabi-version=0 |
| | Hardware Debug configuration: |
| | -mcpu=cortex-a9 -march=armv7-a -marm |
| | -mlittle-endian -mfloat-abi=hard -mfpu=neon -mno-unaligned-access |
| | -Og -ffunction-sections -fdata-sections -Wunused -Wuninitialized |
| | -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith |
| | -Wpadded -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal |
| | -Wnull-dereference -Wmaybe-uninitialized -g3 -Wstack-usage=100 |
| | -fabi-version=0 |

Note: The operating frequency used in clock mode 1 (Clock input of 24MHz from EXTAL pin)



| Item | Contents | | |
|--------------------------------|--|--|--|
| Operating mode | Boot mode 3 (Serial flash boot 3.3V) | | |
| Communications settings of the | Baud rate: 115200bps | | |
| terminal software | Data length: 8 bits | | |
| | Parity: None | | |
| | Stop bits: 1 bit | | |
| | Flow control: None | | |
| Boards used | RZ/A2M CPU board RTK7921053C00000BE | | |
| | RZ/A2M SUB board RTK79210XXB00000BE | | |
| Devices used | Serial flash memory allocated to SPI multi-I/O bus space | | |
| (functions used on the board) | Manufacturer: Macronix, Product No.: MX25L51245GXD | | |
| | RL78/G1C (Convert between USB communication and serial communication to communicate with the host PC.) | | |
| | • LED1 | | |

Table 2.2 Operation confirmation conditions (2/2)

3. Reference Application Notes

For additional information associated with this document, refer to the following application notes.

• RZ/A2M Group: Example of Initialization (R01AN4321EJ)



4. Hardware

4.1 Hardware Configuration

In the serial flash boot example introduced in this application note, processing is performed by the programs stored in the serial flash memory connected to the SPI multi-I/O bus space using boot mode 3. Figure 4.1 shows the Connection example for booting from serial flash memory in boot mode 3.



Figure 4.1 Connection example for booting from serial flash memory in boot mode 3



4.2 Pins Used

Table 4.1 lists the Pins used and their functions.

| Table 4.1 | Pins use | d and their | functions |
|-----------|----------|-------------|-----------|
|-----------|----------|-------------|-----------|

| Pin name | I/O | Function |
|-------------|--------|---|
| MD_BOOT2 | Input | Select boot mode (set to boot mode 3) |
| MD_BOOT1 | Input | MD_BOOT2: "L", MD_BOOT1: "H", MD_BOOT0: "H" |
| MD_BOOT0 | Input | |
| QSPI0_SPCLK | Output | Serial flash memory clock |
| QSPI0_SSL | Output | Serial flash memory slave select |
| QSPI0_IO0 | I/O | Serial flash memory data 0 |
| QSPI0_IO1 | I/O | Serial flash memory data 1 |
| QSPI0_IO2 | I/O | Serial flash memory data 2 |
| QSPI0_IO3 | I/O | Serial flash memory data 3 |
| RPC_RESET# | Output | Serial flash memory reset |
| P6_0 | Output | Turns on and off LED |
| RxD4(P9_1) | Input | Serial receive data signal |
| TxD4(P9_0) | Output | Serial transmit data signal |

Note: # is a symbol that indicates negative logic (or active low).



5. Software

5.1 Operation Overview

This section provides an overview of the sample code operation presented in this application note.

5.1.1 Terms Related to Serial Flash Boot

Table 5.1 lists the Terms related to serial flash boot operation described in this application note.

| Table 5.1 | Terms related | to serial flas | h boot operation |
|-----------|----------------------|----------------|------------------|
| | | | • |

| Term | Description |
|---------------------------------------|--|
| Boot startup on-chip ROM program | This program provides settings to directly execute the programs stored in the serial flash memory connected to the SPI multi-I/O bus space when started up in boot mode 3 (serial flash boot 3.3V). The RZ/A2M branches to the address of H'2000_0000 which is the start address of the SPI multi-I/O bus space after the boot startup on-chip ROM program has been executed. Note that the boot startup on-chip ROM program makes settings to enable common access to typical serial flash memory devices. Since this program is stored in the on-chip ROM of the RZ/A2M, it does not need to be created by the customer. |
| Loader program | This program is executed after the boot startup on-chip ROM program process has completed. The loader program makes settings to the SPIBSC and to the registers in the serial flash memory corresponding to the serial flash memory used by the customer, and then branches to the start address of the application program. The loader program should be created by the customer according to the specifications of the serial flash memory to be used while referring to this application note. In the sample code, the initial settings are optimized for use with the Macronix serial flash memory (product No.: MX25L51245GXD). |
| Application program (User program) | This program should be created by customers depending on their system to be used. |



5.1.2 Operation Overview of Sample Code Overall

The sample code comprises the loader program executed after boot startup on-chip ROM program process completion and the application program.

1 Loader program (Project name: rza2m_sflash_boot_loader_gcc)

The loader program provides optimal settings to the serial flash memory used (Macronix serial flash memory (product No.: MX25L51245GXD)). The loader program is located at the start address (H'2000_0000) of the SPI multi-I/O bus space, which is branched from the boot startup on-chip ROM program. After the loader program runs, it branches to the start address of the application program. The start address of the application program is specified by the linker_script.ld symbol definition "__application_base_address".

2 Application program (Project name: rza2m_sflash_boot_sample_osless_gcc) This is an application program to be executed after optimal settings for the serial flash memory are provided in the loader program. Change the location address so the "VECTOR_TABLE" section in the application program is consistent with the address specified by "__application_base_address". In the sample code, the application program is located at address H'2001_0000.



Figure 5.1 shows the Operation overview of sample code presented in this application note.

Figure 5.1 Operation overview of sample code



5.1.3 Operation Overview of Loader Program

The loader program is executed after the boot startup on-chip ROM program process has completed. The loader program should be located at the start address (H'2000_0000) of the SPI multi-I/O bus space branched from the boot startup on-chip ROM program.

The boot startup on-chip ROM program makes settings to enable the SPIBSC to operate in external address space read mode. These settings cause the RZ/A2M to convert read operations targeting the SPI multi-I/O bus space to SPI communication so that the direct read operations are enabled to the connected serial flash memory. This makes it possible for the RZ/A2M to directly run programs allocated to the SPI multi-I/O bus space. The settings for commands targeting the serial flash memory used in SPI communication conversion allow common access to typical serial flash memory devices, so it is necessary to provide the optimal settings to the serial flash memory used by the customer.

The optimal settings for the serial flash memory are provided in two places: the registers in the SPIBSC module (hereinafter called "SPIBSC settings") and the registers in the serial flash memory (hereinafter called "serial flash memory settings").

In the loader program of the sample code, the data bus width is set to 4 bits, the transfer bit rate is optimized to the used read command, and the SPIBSC register is set to output a 4-byte address. Also, a Macronix serial flash memory (product No.: MX25L51245GXD) register is set to establish the number of serial flash memory dummy cycles, enable quad operations, and change to 4-byte addressing, and optimal settings are established to access MX25L51245GXD.

The process that establishes the loader program's SPIBSC settings and serial flash memory settings cannot be set by the program allocated to the SPI multi-I/O bus space, so these should be executed from the large-capacity on-chip RAM. In the sample code, the SPIBSC driver process and serial flash memory control process are transferred to the large-capacity on-chip RAM to be executed.

Refer to Table 5.2 to Table 5.4 for the settings after execution of the boot startup on-chip ROM program and loader program.



Table 5.2 to Table 5.4 list the settings made by the boot startup on-chip ROM program and the loader program.

After the settings listed in Table 5.2 to Table 5.4 are made, the loader program branches to the start address of the application program. In the sample code, the application program is allocated to the area starting at H'2001_0000, which is to be the branch target.

| | | After execution of boot startup on- | |
|----------|---------------------------------|--|---|
| | Item | chip ROM program | After execution of loader program |
| SPIBSC | Delay settings | | |
| settings | Next access delay setting: | | |
| | SSLDR.SPNDL[2:0] | B'000 (1 QSPIn_SPCLK) | B'000 (1 QSPIn_SPCLK) |
| | QSPIn_SSL negate delay setting: | | |
| | SSLDR.SLNDL[2:0] | B'000 (1 QSPIn_SPCLK) | B'000 (1 QSPIn_SPCLK) |
| | Clock delay setting: | | |
| | SSLDR.SCKDL[2:0] | B'000 (1.5 QSPIn_SPCLK) | B'000 (1.5 QSPIn_SPCLK) |
| | Serial clock (QSPI0_SPCLK): | P0φ / 2=16.5 [MHz] (Note 1) | Bø / 2=66 [MHz] (Note 1) |
| | QSPIn_SSL output idle value | Sets output values in QSPIn_SSL | Sets output values in QSPIn_SSL |
| | fix: | negation period to the last bit value of the | negation period to Hi-Z |
| | | | |
| | QSPIn_IO3 setting | | |
| | QSPIn_IO2 setting | CMNCR.MOIIO2[1:0]=B'10 | CMNCR.MOIIO2[1:0]=B'11 |
| | QSPIn_IO1 setting | CMNCR.MOIIO1[1:0]=B'10 | CMNCR.MOIIO1[1:0]=B'11 |
| | QSPIn_IO0 setting | CMNCR.MOIIO0[1:0]=B'10 | CMNCR.MOIIO0[1:0]=B'11 |
| | Fixes the output value of the | Sets the pin output value for 1-bit size to | Sets the pin output value for 1-bit size to |
| | pin for 1-bit size: | the last bit value of the previous transfer | Hi-Z |
| | QSPIn_IO3 setting | CMNCR.IO3FV[1:0]=B'10 | CMNCR.IO3FV[1:0]=B'11 |
| | QSPIn_IO2 setting | CMNCR.IO2FV[1:0]=B'10 | CMNCR.IO2FV[1:0]=B'11 |
| | QSPIn_IO0 setting | CMNCR.IO0FV[1:0]=B'10 | CMNCR.IO0FV[1:0]=B'11 (Note 2) |
| | Data bus size: | One serial flash memory connected | One serial flash memory connected |
| | CMNCR.BSZ[1:0] | B'00 | B'00 |
| | Read cache: DRCR.RBE | 1 (Enabled) | 1 (Enabled) |
| | QSPIn_SSL Negation: | QSPIn_SSL negate every transfer end | Address holds assertion of QSPIn_SSL |
| | | | as continuously as possible. If |
| | | | discontinuous from previous transfer |
| | | 0 | address, QSPIn_SSL is negated. |
| | Bood data burat langth: | 4 data units (32 bytes) | 1 A data units (32 bytes) |
| | | B'00011 | B'00011 |
| | Data read bit size: | 1 [bit] | 4 [bits] |
| | DRENR.DRDB[1:0] | B'00 | B'10 |
| | Read command: | Read | Quad I/O DT Read (4B address) |
| | DRCMR.CMD[7:0] | H'03 | H'EE |
| | Command enable: | Output enabled | Output enabled |
| | DRENR.CDE | 1 | 1 |
| | Command bit size: | 1 [bit] | 1 [bit] |
| | DRENR.CDB[1:0] | B'00 | B'00 |
| | Optional command enable: | Output disabled | Output disabled |
| | DRENR.OCDE | 0 | 0 |

| | O the set of the Dest | | |
|------------|-------------------------|-----------------------|---------------------------------|
| 1 able 5.2 | Settings for the Boot s | Startup On-Chip ROM P | rogram and Loader Program (1/3) |

Note: 1 Refer to "Operating clock settings" and "SPIBSC clock selection" in Table 5.4.

2 IO0FV bit for CMNCR register must be set to B'11 (QSPIn_IO0 pin is placed in the Hi-Z) when data read transfer size is not 1-bit.



| | | After execution of boot startup on- | |
|----------|---|---|---|
| | Item | chip ROM program | After execution of loader program |
| SPIBSC | Address enable: | Output address [23:0] | Output address [31:0] |
| settings | DRENR.ADE[3:0] | B'0111 | B'1111 |
| | Address bit size: | 1 [bit] | 4 [bits] |
| | DRENR.ADB[1:0] | B'00 | B'10 |
| | Option data enable: | Output disabled | Output OPD3 (Note) |
| | DRENR.OPDE[3:0] | B'0000 | B'1000 |
| | Option data bit size: | — | 4 [bits] |
| | DRENR.OPDB[1:0] | | B'10 |
| | Option data: | | |
| | DROPR.OPD3[7:0] | _ | H'00 |
| | DROPR.OPD2[7:0] | | _ |
| | DROPR.OPD1[7:0] | — | — |
| | DROPR.OPD0[7:0] | — | — |
| | Dummy cycle enable: | Insertion disabled | Insertion enabled |
| | DRENR.DME | 0 | 1 |
| | Number of dummy cycles: | — | 7 cycles |
| | DRDMCR.DMCYC[4:0] | | B'00110 |
| | Extended upper address: | External address bits [24:0] enabled | External address bits [27:0] enabled |
| | | Directly accessible 32MB spaces | Directly accessible 256MB spaces |
| | DREAR.EAC[2:0] | B'000 | B'011 |
| | DREAR.EAV[7:0] | H'00 | H'00 |
| | Transfer format: | Address, option data, and data are | Address, option data, and data are |
| | | transferred in SDR mode, SPI flash mode | transferred in DDR mode, SPI flash mode |
| | DRDRENR.HYPE[2:0] | B'000 | B'000 |
| | DRDRENR.ADDRE | 0 | 1 |
| | DRDRENR.OPDRE | 0 | 1 |
| | DRDRENR.DRDRE | 0 | |
| | PHYOFFSET1.DDRTMG[1:0] | B'11 (SDR) | B'10 (DDR) |
| | PHYOFFSET2.OCTTMG[2:0] | B'100 (Serial flash) | B'100 (Serial flash) |
| | Octal-SPI flash memory | Alternative alignment during Octal-SPI | Alternative alignment during Octal-SPI |
| | alternative alignment: | flash memory connection is not | flash memory connection is not |
| | | | supported. |
| | | 0 Bioo | U B'00 |
| | | | |
| | Octal-SPI flash memory | pet used | Octal-SPI hash memory protocol mode |
| | | not used | |
| | External data straba: | External data strobe signal not used | External data strobe signal not used |
| | | | |
| | Price selection: | SDR mode serial flash | DDR mode serial flash |
| | | B'00 | |
| | | High Spood response made not used | High Spood response made not used |
| | חוטוי-Speea response mode: סטעראד שפ | | |

Table 5.3 Settings for the boot startup on-chip ROM program and loader program (2/3)

Note: The MX25L51245GXD transits to the Performance Enhance Mode when data (e.g., H'A5, H'5A, H'F0, H'0F, etc.) that toggles between bits 7-4 and bits 3-0 is input during the performance enhance indicator cycle that follows the address cycle. Since the RZ/A2M's external address space read mode does not support the data transfer in Performance Enhance Mode, the sample code makes configuration so that the MX25L51245GXD will not switch into the Performance Enhance Mode by making configuration so that H'00 is output from the OPD3 when a QuadIO DT Read command is issued.



| | | After execution of boot startup on- | |
|----------|---------------------------|--|--|
| | Item | chip ROM program | After execution of loader program |
| Pin | Pin voltage | Setting in which SPIBSC pin operates at | Setting in which SPIBSC pin operates at |
| settings | | 3.3V | 3.3V |
| | PPOC.POCSEL0 | 1 | 1 |
| | PPOC.POC0 | 1 | 1 |
| | Drive strength | | |
| | PSPIBSC[31:0] | H'0555_5555 | H'0555_5555 |
| | | (Drive strength of SPIBSC-related pin is | (Drive strength of SPIBSC-related pin is |
| | | 8mA) | 8mA) |
| Serial | Status Register | No change (Note 1) | Quad operation enabled |
| flash | | | QE=1 |
| memory | Configuration Register | No change (Note 1) | DC[1:0] = B'10 |
| settings | | | ODS[2:0] = B'110 |
| Other | Operating clock settings | Ιφ =132[MHz] | Ιφ =528[MHz] |
| | Clock input of 24MHz from | Gφ =264[MHz] | Gφ =264[MHz] |
| | EXTAL pin in clock mode 1 | Βφ =132[MHz] | Βφ =132[MHz] |
| | | Ρ1φ =66[MHz] | Ρ1φ =66[MHz] |
| | | Ρ0φ =33[MHz] | Ρ0φ =33[MHz] |
| | SPIBSC clock selection | Select P0ø | Select Bø |
| | SCLKSEL.SPICR[1:0] | B'00 | B'10 |
| | CPU exception vector | High vector | Low vector |
| | position | (from H'FFFF_0000) | (from H'0000_0000) |
| | CP15 vector-based | | H'2000_0000 |
| | address register (VBAR) | | |

Table 5.4 Settings for the boot startup on-chip ROM program and loader program (3/3)

Note: 1. In boot mode 3 (serial flash booting 3.3V) of RZ/A2M, the boot program sets the SPIBSC register to issue a read command (opcode: H'03, address: 24 bits, dummy cycle: none) as the command to the serial flash memory. Therefore, if the serial flash memory cannot receive the above read command by the register value in serial flash booting, normal booting may not be possible.

2. If serial flash memory is connected for data transfer, the timing must be adjusted so the input data is loaded. This is done with the loader program. Set the PHYCNT, PHYADJ1, and PHYADJ2 registers for timing adjustment. These registers will change after execution of the boot startup on-chip ROM program and loader program. For details on timing adjustment, refer to "5.10.8 SPIBSC Read Timing Calibration ".



5.1.4 Application Program

(1) Operation of the application program

After a reset is cancelled, the boot startup on-chip ROM program and loader program are executed in that order. Then the execution transfers to the application program that is allocated to address H'2001_0000.

In the startup process, the settings for the stack pointer, MMU, and FPU are executed. The section initialization is performed, and it branches to the resetprg function.

In the resetprg function, after RTC and USB unused channel initialization processing is executed, L1 cache and L2 cache are enabled and INTC initialization is performed. The large-capacity on-chip RAM address is set in VBAR to enable high-speed interrupt processing, IRQ interrupt and FIQ interrupt are enabled, and the main function is called.

In the main function, CPG, OSTM channel 0, SCIFA channel 4, and GPIO initial setting processing is performed. As a result of this initialization processing, the main function outputs the character strings (startup message) to the terminal on the host PC connected with the serial interface and sets the OSTM channel 0 timer to interval timer mode to activate the timer. It generates the OSTM channel 0 interrupt with a cycle of 500ms and repeats turning on/off the LED on the CPU board every 500ms using such interrupt.

For details on the initialization executed by the application program, refer to the application note "RZ/A2M Group Example of Initialization".



(2) Notes to be observed when creating an application program

The application program should be allocated to the address branched from the loader program. Note that the application program should be allocated to the different sector in the serial flash memory from the one in the loader program.

The sector size of the Macronix serial flash memory (MX25L51245GXD) mounted on the RZ/A2M CPU board is 4KB. In the sample code, the application program is allocated to the address of H'2001_0000 (Sector no. 16).

Figure 5.2 shows the Sample code program allocation.



Figure 5.2 Sample code program allocation

The start address of the application program can be changed by making the following changes:

• Project for the loader program

The branch to the starting address of the application program is executed by the loader program (reset_handler.asm). Specify the destination of branch with the linker script symbol definition "__application_base_address" in linker_script.ld.

 Project for the application program Change the allocation address so that the VECTOR_TABLE section of the application program matches the address that is specified in "__application_base_address."



5.2 Peripheral Functions and Memory Allocation in Sample Code

5.2.1 Setting for Peripheral Functions

 Table 5.5 lists the
 Setting for Peripheral Functions during execution of the sample code.

| Table 5.5 | Setting for | Peripheral | Functions |
|-----------|-------------|------------|------------------|
| | | | |

| Module | Settings |
|--------|---|
| CPG | CPU clock: Set to 1/2 the PLL circuit frequency |
| | Internal bus clock: Set to 1/8 the PLL circuit frequency |
| | Peripheral clock 1 (P1): Set to 1/16 the PLL circuit frequency |
| | |
| | If the input clock is 24MHz in clock mode 1 (divider 1: \times 1/2, PLL circuit: \times 88), set to the |
| | following frequencies |
| | CPU clock (Ιφ): 528MHz |
| | Image processing clock (Gφ): 264MHz |
| | Internal bus clock (Βφ): 132MHz |
| | Peripheral clock 1 (P1φ): 66MHz |
| | Peripheral clock 0 (P0φ): 33MHz |
| | QSPI0_SPCLK: 66MHz (when B is selected) |
| | CKIO clock: 132MHz (when B is selected) |
| SPIBSC | When set to the external address space read mode, it generates the signals which |
| | enable the CPU to read directly from the serial flash memory connected to the SPI multi- |
| | I/O bus space. |
| STB | Write permission to on-chip data retention RAM and provision of clock to peripheral |
| | functions |
| | Clock is supplied to OSTM0, OSTM2, SCIFA4, and SPIBSC with STBCR3, STBCR4, and |
| | STBCR8. |
| GPIO | PORT6 and PORT9 shared pin functions are set. |
| | P6_0: Turns on and off LED |
| | • P9_1: RxD4, P9_0: TxD4 |
| OSTM | Sets the channel 0 and the channel 2 in interval timer mode. |
| | Channel 0 |
| | Sets the timer counter to have interrupt request generated every 500ms when |
| | $P1\phi=66MHZ$. Generate the intervals at which the LEDs are turned on and off. |
| | Channel 2 |
| | Sets the timer counter to have interrupt request generated every 1ms when P14=66MHz, Used for time management via OS Abstraction Laver |
| | Initialized INTC, and registere and executed OSTM shapped 0 interrupt (interrupt ID is 99) |
| INTC | handler, OSTM channel 2 interrupt (interrupt ID is 90) handler and SCIEA channel 4 |
| | interrunt (interrunt ID is 322, 323) handler |
| SCIFA | Sets the channel 4 in asynchronous communication mode |
| | Data length: 8 hits |
| | Stop hits: 1 hit |
| | Parity: None |
| | Data transfer direction: LSB first transfer |
| | Sets the clock source without frequency dividing, the baud rate generator to double |
| | speed mode, and the basic clock at 8 times the bit rate when P1¢ is 66MHz. Sets the bit |
| | rate to 71 so that the bit rate is 115200bps |
| | (The bit rate error is -0.53%) |



5.2.2 Memory Mapping

Figure 5.3 shows the RZ/A2M Group Address Space and RZ/A2M CPU board memory map.

In the sample code, the code and data that use the ROM area are assigned to the serial flash memory connected to the SPI multi-I/O bus, and the code and data that use the RAM area are assigned to the large-capacity on-chip RAM.

| | RZ/A2M group address space | RZ/A2M CPU board Memory map |
|----------------------------|--|---|
| H'FFFF FFFF | On-chip IO area and Reserved area (2044MB) | On-chip IO area and Reserved area (2044MB) |
| H'8000 0000 | Large-capacity on-chip RAM (4MB) | Large-capacity on-chip RAM (4MB) |
| H'7000 0000 | Reserved area (256MB) | Reserved area (256MB) |
| H'6100 0000 | OctaRAM™ space (256MB) | - |
| H'6000 0000 H'5400 0000 | OctaFlash™ space (256MB) | - |
| H'5000 0000 | 00 HyperRAM™ space (256MB) 00 HyperFlash™ space (256MB) 00 HyperFlash™ space (256MB) | |
| H'4080 0000 | | - HyperRAM™ (8MB) |
| H'4000 0000 H'3400 0000 | | - HyperFlash™ (64MP) |
| H'3000 0000 | SPI multi-I/O bus space (256MB) | - Serial flash |
| H'2000 0000 | On-chip IO area and Reserved area (128MB) | memory (64MB) On-chip IO area and Reserved area (128MB) |
| H'1400 0000 | CS5 space (64MB) | - |
| H'1000 0000 | CS4 space (64MB) | - |
| H'0C00 0000 | CS3 space (64MB) | - |
| H'0800 0000 | CS2 space (64MB) | - |
| H'0400 0000 | CS1 space (64MB) | - |
| H'0000 0000 | CS0 space (64MB) | - |

| Figure 5. | 3 Memory | mapping |
|-----------|----------|---------|
|-----------|----------|---------|



5.2.3 Section Assignment in Sample Code

Table 5.6 shows the Sections and Objects to Be Used in the Loader Program.

For section assignments used in the application program, refer to the application note "RZ/A2M Group Example of Initialization".

| | Input section name | | Loading | Execution |
|---------------------|--------------------------------|---------------------------------------|---------|-----------|
| Output section name | Input object name | Description | area | area |
| LOAD_MODULE1 | VECTOR_TABLE | Exception processing vector table | FLASH | FLASH |
| LOAD_MODULE2 | */r_cpg/*.o (.text .rodata) | CPG settings processing | FLASH | LRAM |
| | */rza_io_regrw.o | I/O register access processing | | |
| | (.text .rodata) | | | |
| | */r_spibsc/*.o (.text .rodata) | SPIBSC settings processing | | |
| | | (Except constants for calibrating) | - | |
| | */hwsetup.o (.text .rodata) | Hardware Setup settings processing | | |
| | * (.data .data.*) | Data area with default initial values | | |
| LOAD_MODULE3 | RESET_HANDLER | Reset processing | FLASH | FLASH |
| | INIT_SECTION | Section initialization processing | | |
| | */sections.o | | | |
| | * (.text .text.*) | Code area for defaults | | |
| | * (.rodata .rodata.*) | Constant data area for defaults | | |
| .data.memclk_setup | */r_memclk_setup.o | Memory clock setting processing | FLASH | LRAM |
| | (.text .rodata .data) | | | |
| | */r_spibsc_setup.o | Memory clock setting processing for | | |
| | (.text .rodata .data) | SPIBSC | | |
| | */r_*_memclk_setup.o | Memory clock setting processing for | | |
| | (.text .rodata .data) | each driver | | |
| .bss.memclk_setup | */r_memclk_setup.o | Data area without default initial | — | LRAM |
| | (.bss COMMON) | values for memory clock settings | | |
| | | processing | - | |
| | */r_spibsc_setup.o | Data area without default initial | | |
| | (.bss COMMON) | values for memory clock settings | | |
| | ±/ ± 11 / | processing for SPIBSC | - | |
| | */r_*_memclk_setup.o | Data area without default initial | | |
| | (.bss COMMON) | processing for each driver | | |
| stack | None | Stack area for SVC mode | | |
| bee | * (bec bec *) | Data area without default initial | | |
| .000 | (.033.) * (COMMON) | values | | |
| haan | None | Hean area | | |

| Table 5.6 | Sections and Ob | jects to Be Used | in the Loader Program |
|-----------|-----------------|------------------|-----------------------|
| | | | In the Loader Frogram |

Note: "FLASH" and "LRAM" shown in Loading Area and Execution Area indicate the serial flash memory area and the large-capacity on-chip RAM area respectively.



5.3 Interrupt Used

Interrupt is not used in the loader program.

For interrupt used in the application program, refer to the application note "RZ/A2M Group Example of Initialization".

5.4 Data Types

Table 5.7 shows the Data Types Used in the Sample Code.

| Symbol | Description |
|------------|---|
| char_t | 8-bit character |
| bool_t | Boolean type. Value is true (1) or false (0). |
| int_t | Fast integer, signed, 32-bit integer in this sample code |
| int8_t | 8-bit integer, signed (defined in standard library stdint.h) |
| int16_t | 16-bit integer, signed (defined in standard library stdint.h) |
| int32_t | 32-bit integer, signed (defined in standard library stdint.h) |
| int64_t | 64-bit integer, signed (defined in standard library stdint.h) |
| uint8_t | 8-bit integer, unsigned (defined in standard library stdint.h) |
| uint16_t | 16-bit integer, unsigned (defined in standard library stdint.h) |
| uint32_t | 32-bit integer, unsigned (defined in standard library stdint.h) |
| uint64_t | 64-bit integer, unsigned (defined in standard library stdint.h) |
| float32_t | 32-bit float |
| float64_t | 64-bit float |
| float128_t | 128-bit float |

Table 5.7 Data Types Used in the Sample Code



5.5 Constants Used by the Loader Program

Table 5.8 and Table 5.9 list the constants used by the loader program.

For the constants used in the application program, refer to the application note "RZ/A2M Group Example of Initialization".

| Table 5.8 | Constants | Used in | n the | Loader | Program | (1/2) |
|-----------|-----------|---------|-------|--------|---------|-------|
|-----------|-----------|---------|-------|--------|---------|-------|

| | Setting | |
|--------------------------|---------|---|
| Constant | value | Description |
| SPIBSC_SUCCESS | (0) | Normal end |
| SPIBSC_ERR_INVALID | (-1) | Error end |
| SPIBSC_PORT_VOLTAGE_3_3V | (0) | Sets the operating voltage of the dedicated pin used by the SPIBSC to 3.3V |
| SPIBSC_PORT_VOLTAGE_1_8V | (1) | Sets the operating voltage of the dedicated pin used by the SPIBSC to 1.8V |
| SPIBSC_FLASH_SPI | (0) | Sets the flash memory type to serial flash memory |
| SPIBSC_MODE_MANUAL | (0) | Sets the SPIBSC operating mode to manual mode |
| SPIBSC_MODE_XIP | (1) | Sets the SPIBSC operating mode to external address space read mode |
| SPIBSC_CMNCR_BSZ_SINGLE | (0) | Sets the number of connected serial flash memories to 1 |
| SPIBSC_CMNCR_BSZ_DUAL | (1) | Sets the number of connected serial flash memories to 2 (Unsupported) |
| SPIBSC_QE_DISABLE | (0) | Sets the serial flash memory (MX25L51245GXD) Status Register QE bit to 0. |
| SPIBSC_QE_ENABLE | (1) | Sets the serial flash memory (MX25L51245GXD) |
| | | Status Register QE bit to 1. |
| SPIBSC_1BIT_WIDTH | (0) | Sets the command, optional command, address, option data, and transfer data bit width to 1 bit |
| SPIBSC_4BIT_WIDTH | (2) | Sets the command, optional command, address, option data, and transfer data bit width to 4 bits |
| SPIBSC_OUTPUT_DISABLE | (0) | Disables the output of command, optional command, address, option data, and dummy cycle |
| SPIBSC_OUTPUT_ENABLE | (1) | Enables the output of command, optional command, and dummy cycle |
| SPIBSC_OUTPUT_ADDR_24 | (0x07) | Outputs a 24-bit address |
| SPIBSC_OUTPUT_ADDR_32 | (0x0f) | Outputs a 32-bit address |
| SPIBSC_OUTPUT_OPD_3 | (0x08) | Outputs option data OPD3 |
| SPIBSC_OUTPUT_OPD_32 | (0x0c) | Outputs option data OPD3 and OPD2 |
| SPIBSC_OUTPUT_OPD_321 | (0x0e) | Outputs option data OPD3, OPD2, and OPD1 |
| SPIBSC_OUTPUT_OPD_3210 | (0x0f) | Outputs option data OPD3, OPD2, OPD1, and OPD0 |



Table 5.9 Constants Used in the Loader Program (2/2)

| Constant | Setting value | Description |
|---------------------------------|-----------------|--|
| SPIBSC_DUMMY_02CYC | (1) | Sets the number of dummy cycles to 2 |
| SPIBSC_DUMMY_03CYC | (2) | Sets the number of dummy cycles to 3 |
| SPIBSC_DUMMY_04CYC | (3) | Sets the number of dummy cycles to 4 |
| SPIBSC_DUMMY_05CYC | (4) | Sets the number of dummy cycles to 5 |
| SPIBSC_DUMMY_06CYC | (5) | Sets the number of dummy cycles to 6 |
| SPIBSC_DUMMY_07CYC | (6) | Sets the number of dummy cycles to 7 |
| SPIBSC_DUMMY_08CYC | (7) | Sets the number of dummy cycles to 8 |
| SPIBSC_DUMMY_09CYC | (8) | Sets the number of dummy cycles to 9 |
| SPIBSC_DUMMY_10CYC | (9) | Sets the number of dummy cycles to 10 |
| SPIBSC_DUMMY_11CYC | (10) | Sets the number of dummy cycles to 11 |
| SPIBSC_DUMMY_12CYC | (11) | Sets the number of dummy cycles to 12 |
| SPIBSC_DUMMY_13CYC | (12) | Sets the number of dummy cycles to 13 |
| SPIBSC_DUMMY_14CYC | (13) | Sets the number of dummy cycles to 14 |
| SPIBSC_DUMMY_15CYC | (14) | Sets the number of dummy cycles to 15 |
| SPIBSC_DUMMY_16CYC | (15) | Sets the number of dummy cycles to 16 |
| SPIBSC_DUMMY_17CYC | (16) | Sets the number of dummy cycles to 17 |
| SPIBSC_DUMMY_18CYC | (17) | Sets the number of dummy cycles to 18 |
| SPIBSC_DUMMY_19CYC | (18) | Sets the number of dummy cycles to 19 |
| SPIBSC_DUMMY_20CYC | (19) | Sets the number of dummy cycles to 20 |
| SPIBSC_DDR_TRANSFER | (1) | Sets the address, option data, and data |
| | | transfer to DDR transfer |
| SIPBSC_SDR_TRANSFER | (0) | Sets the address, option data, and data |
| | (000) | transfer to SDR transfer |
| SPIBSC_NO_DATA | (0x00) | Specifies that data is not read/written in |
| | (0x01) | manual mode |
| SPIBSC_READ_DATA | (UXUT) | Specifies that data is read in manual mode |
| SPIBSC_WRITE_DATA | (UXUZ) | Specifies that data is written in manual |
| SDIBSC TEST DATTERN EXPECTED VA | | The expected value to be used when |
| | (0,7,7,0011,33) | determining that timing adjustment is OK |
| SPIBSC OSPLIO OUTPUT 0 | (0x00) | Sets the QSPIn_IO output value to 0 |
| SPIBSC QSPI IO OUTPUT 1 | (0x01) | Sets the QSPIn_IO output value to 1 |
| SPIBSC QSPI IO OUTPUT PREVIOUS | (0x02) | Sets the QSPIn_IO output value to |
| | (3) | previous state |
| SPIBSC_QSPI_IO_OUTPUT_HI_Z | (0x03) | Sets the QSPIn_IO output value to HI-Z |



5.6 List of Structures/Unions Used by the Loader Program

Table 5.10 to Table 5.21 list the structures used by the loader program.

| Table 5.10 Structure for Configuring the SPIBSC Register (st_spibsc_config_) | Table 5.10 | Structure for | Configuring the | SPIBSC Register | (st_spibsc_ | config_t) |
|--|------------|---------------|-----------------|-----------------|-------------|-----------|
|--|------------|---------------|-----------------|-----------------|-------------|-----------|

| Member | Description |
|----------------------------|--|
| uint8_t flash_type | Specifies the type of connected flash memory. |
| | SPIBSC_FLASH_SPI: SPI FLASH |
| uint8_t flash_num | Specifies the number of serial flash connections. |
| | SPIBSC_CMNCR_BSZ_SINGLE: 1 connection |
| | SPIBSC_CMNCR_BSZ_DUAL: 2 connections (unsupported) |
| uint8_t flash_port_voltage | Specifies the voltage setting of the SPIBSC's dedicated pin. |
| | SPIBSC_PORT_VOLTAGE_3_3V: 3.3V |
| | SPIBSC_PORT_VOLTAGE_1_8V: 1.8V |



Table 5.11 Structure for Configuring the SPIBSC External Address Space Read Mode (st_spibsc_xip_config_t) (1/5)

| Member | Description | | | | |
|----------------------------|--|--|--|--|--|
| uint8_t command_name[20] | Character string that identifies the read command | | | | |
| | This member does not affect the register settings. | | | | |
| uint8_t cmd | Read command | | | | |
| | Specifies the read command output to the serial flash memory when converting read operations targeting the SPI multi-I/O bus space to SPI communication. The setting value of this member is set in the CMDI7:01 bit field in the | | | | |
| | data read command setting register (DRCMR). | | | | |
| uint8_t cmd_width | Read command bit width | | | | |
| | Specifies the bit width used when issuing read commands. | | | | |
| | Settable values: SPIBSC_1BIT_WIDTH: 1-bit width SPIBSC_4BIT_WIDTH: 4-bit width | | | | |
| | • The setting value of this member is set in the CDB[1:0] bit field in the data read enable setting register (DRENR). | | | | |
| uint8_t cmd_output_enable | Read command enable | | | | |
| | Selects whether or not a read command is issued. | | | | |
| | Settable values: | | | | |
| | SPIBSC_OUTPUT_DISABLE: Not issued | | | | |
| | SPIBSC_OUTPUT_ENABLE: Issued | | | | |
| | The setting value of this member is set in the CDE bit field in the data read enable setting register (DRENR). | | | | |
| uint8_t ocmd | Optional command | | | | |
| | Specifies the optional command output to the serial flash memory when converting read operations targeting the SPI multi-I/O bus space to SPI communication. | | | | |
| | • The setting value of this member is set in the OCMD[7:0] bit field in the data read command setting register (DRCMR). | | | | |
| uint8_t ocmd_width | Optional command bit width | | | | |
| | Specifies the bit width used when issuing optional commands. | | | | |
| | Settable values: | | | | |
| | SPIBSC_1BIT_WIDTH: 1-bit width | | | | |
| | SPIBSC_4BIT_WIDTH: 4-bit width | | | | |
| | The setting value of this member is set in the OCDB[1:0] bit field in the data read enable setting register (DRENR). | | | | |
| uint8_t ocmd_output_enable | Optional command enable | | | | |
| | Selects whether or not an optional command is issued. | | | | |
| | Settable values: SPIBSC_OUTPUT_DISABLE: Not issued SPIBSC_OUTPUT_ENABLE: Issued | | | | |
| | The setting value of this member is set in the OCDE hit field in the | | | | |
| | data read enable setting register (DRENR). | | | | |



Table 5.12 Structure for Configuring the SPIBSC External Address Space Read Mode (st_spibsc_xip_config_t) (2/5)

| Member | Description |
|------------------------------|---|
| uint8_t addr_width | Address bit width |
| | Specifies the address bit width output to the serial flash memory when converting read operations targeting the SPI multi-I/O bus space to SPI communication. Settable values: |
| | SPIBSC_1BIT_WIDTH: 1-bit width SPIBSC_4BIT_WIDTH: 4-bit width |
| | • The setting value of this member is set in the ADB[1:0] bit field in the data read enable setting register (DRENR). |
| uint8_t addr_output_enable | Address enable |
| | Specifies the address output to the serial flash memory when converting read operations targeting the SPI multi-I/O bus space to SPI communication. |
| | Settable values: SPIBSC_OUTPUT_DISABLE: Not output |
| | SPIBSC_OUTPUT_ADDR_24: 24-bit address output |
| | SPIBSC_OUTPUT_ADDR_32: 32-bit address output |
| | data read enable setting register (DRENR). |
| uint8_t addr_ddr_enable | Address DDR enable |
| | Selects SDR/DDR transfer for the address output in external address space read mode |
| | Settable values: |
| | SPIBSC_SDR_TRANSFER: SDR transfer SPIBSC_DDR_TRANSFER: DDR transfer |
| | • The setting value of this member is set in the ADDRE bit field in the data read DDR enable register (DRDRENR). |
| uint8_t reserve1 | Reserve data |
| | This member is not referenced in the sample code. |
| uint8_t reserve2 | Reserve data |
| uint8 tondata width | This member is not referenced in the sample code. Option data bit width |
| | Specifies the bit width used when issuing option data. |
| | Settable values: |
| | SPIBSC_1BIT_WIDTH: 1-bit width |
| | SPIBSC_4BIT_WIDTH: 4-bit width |
| | • The setting value of this member is set in the OPDB[1:0] bit field in the data read enable setting register (DRENR). |
| uint8_t opdata_output_enable | Option data enable |
| | Selects whether or not the option data is issued. |
| | Seliable values: SPIBSC_OUTPUT_DISABLE: Not output |
| | SPIBSC_OUTPUT_OPD_3: OPD3 output |
| | SPIBSC_OUTPUT_OPD_32: OPD3, OPD2 output |
| | SPIBSC_OUTPUT_OPD_321: OPD3, OPD2, OPD1 output |
| | SPIBSC_OUTPUT_OPD_3210: OPD3, OPD2, OPD1, OPD0 output |
| | • The setting value of this member is set in the OPDE[3:0] bit field in the data read enable setting register (DRENR). |

Table 5.13 Structure for Configuring the SPIBSC External Address Space Read Mode (st_spibsc_xip_config_t) (3/5)

| Member | Description |
|----------------------------|--|
| uint8_t opdata_ddr_enable | Option data DDR enable |
| | Selects SDR/DDR transfer for the option data output in external |
| | address space read mode. |
| | Settable values: |
| | |
| | |
| | The setting value of this member is set in the OPDRE bit field in the data read DDR enable register (DRDRENR). |
| uint8_t opd3 | Option data |
| uint8_t opd2 | • Specifies the option data output to the serial flash memory when |
| uint8_t opd1 | converting read operations targeting the SPI multi-I/O bus space to |
| uint8_t opd0 | SPI communication. |
| | The setting value of this member is set in the OPD3[7:0], OPD2[7:0], OPD1[7:0], and OPD0[7:0] bit fields in the data read option setting register (DROPR). |
| uint8_t reserve3 | Reserve data |
| | This member is not referenced in the sample code. |
| uint8_t dummy_cycle_enable | Dummy cycle enable |
| | Selects whether or not dummy cycles are inserted. |
| | Settable values: SDIPCC_OUTDUT_DISABLE: Net inserted |
| | SPIBSC_OUTPUT_DISABLE: Not inserted |
| | SFIDSC_OUTFUT_ENABLE. Inserted |
| | The setting value of this member is set in the Divie bit field in the data read enable setting register (DRENR) |
| uint8 t dummy cycle count | Number of dummy cycles |
| | Sets the number of inserted dummy cycles |
| | Settable values: |
| | SPIBSC_DUMMY_02CYC to SPIBSC_DUMMY_20CYC |
| | • The setting value of this member is set in the DMCYC[4:0] bit field in |
| | the data read dummy cycle setting register (DRDMCR). |
| uint8_t data_width | Data read bit width |
| | • Specifies the data read bit width of the serial flash memory when |
| | converting read operations targeting the SPI multi-I/O bus space to |
| | SPI communication. |
| | SPIBSC 1BIT WIDTH 1-bit width |
| | SPIBSC 4BIT WIDTH: 4-bit width |
| | • The setting value of this member is set in the DRDB[1:0] bit field in |
| | the data read enable setting register (DRENR). |
| uint8_t data_ddr_enable | Transfer data DDR enable |
| | Selects SDR/DDR transfer for the data transferred in external |
| | auuress space read mode. |
| | SPIRSC SDR TRANSFER SDR transfer |
| | SPIBSC DDR TRANSFER: DDR transfer |
| | The setting value of this member is set in the DRDRE hit field in the |
| | data read DDR enable register (DRDRENR). |



Table 5.14 Structure for Configuring the SPIBSC External Address Space Read Mode (st_spibsc_xip_config_t) (4/5)

| Member | Description | | | | |
|----------------------|---|--|--|--|--|
| uint8_t cmncr_moiio3 | Level for QSPIn_IO3 while SSL negated. | | | | |
| | Specify the level after finished the data transfer. | | | | |
| | Settable values: | | | | |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. | | | | |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. | | | | |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the provious transfer (the pin is placed in the Hi Z | | | | |
| | state if that was the case in the previous transfer). | | | | |
| | SPIBSC QSPI IO OUTPUT HI Z: The pin is placed in the Hi-Z | | | | |
| | state. | | | | |
| | • The setting value of this member is set in the MOIIO3[1:0] bit field in | | | | |
| | the Common Control Register (CMNCR). | | | | |
| uint8_t cmncr_moiio2 | Level for QSPIn_IO2 while SSL negated. | | | | |
| | Specify the level after finished the data transfer. | | | | |
| | Settable values: | | | | |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. | | | | |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. | | | | |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi Z | | | | |
| | state if that was the case in the previous transfer). | | | | |
| | SPIBSC QSPI IO OUTPUT HI Z: The pin is placed in the Hi-Z | | | | |
| | state. | | | | |
| | • The setting value of this member is set in the MOIIO2[1:0] bit field in | | | | |
| | the Common Control Register (CMNCR). | | | | |
| uint8_t cmncr_moiio1 | Level for QSPIn_IO1 while SSL negated. | | | | |
| | Specify the level after finished the data transfer. | | | | |
| | Settable values: SDIPCC OCDUITEDUT On The autout value is 0 | | | | |
| | SPIBSC_QSPI_IO_OUTPUT_0. The output value is 0. | | | | |
| | SPIBSC_QSFI_IO_OUTPUT_1. The output value is 1. | | | | |
| | of the last bit in the previous transfer (the pin is placed in the Hi-Z | | | | |
| | state if that was the case in the previous transfer). | | | | |
| | SPIBSC_QSPI_IO_OUTPUT_HI_Z: The pin is placed in the Hi-Z | | | | |
| | state. | | | | |
| | • The setting value of this member is set in the MOIIO1[1:0] bit field in | | | | |
| uinte tompor moiio0 | the Common Control Register (CMINCR). | | | | |
| | Level for QSPIII_IOU while SSL negated. | | | | |
| | Specify the level alter missied the data transler. Settable values: | | | | |
| | SPIBSC QSPI IO OUTPUT 0: The output value is 0. | | | | |
| | SPIBSC QSPI_IO_OUTPUT_1: The output value is 1. | | | | |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that | | | | |
| | of the last bit in the previous transfer (the pin is placed in the Hi-Z | | | | |
| | state if that was the case in the previous transfer). | | | | |
| | state. | | | | |
| | • The setting value of this member is set in the MOIIO0I1:01 bit field in | | | | |
| | the Common Control Register (CMNCR). | | | | |



Table 5.15 Structure for Configuring the SPIBSC External Address Space Read Mode (st_spibsc_xip_config_t) (5/5)

| Member | Description |
|------------------------------------|--|
| uint8_t cmncr_io3fv | Level for QSPIn_IO3 while 1-bit width transfer. |
| | Specify the level while the data transfer is by 1-bit width. |
| | Settable values: |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi-Z state if that was the case in the previous transfer). |
| | SPIBSC_QSPI_IO_OUTPUT_HI_Z: The pin is placed in the Hi-Z state. |
| | • The setting value of this member is set in the IO3FV[1:0] bit field in the Common Control Register (CMNCR). |
| uint8_t cmncr_io2fv | Level for QSPIn_IO2 while 1-bit width transfer. |
| | Specify the level while the data transfer is by 1-bit width. |
| | Settable values: |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi-Z state if that was the case in the previous transfer). |
| | SPIBSC_QSPI_IO_OUTPUT_HI_Z: The pin is placed in the Hi-Z state. |
| | The setting value of this member is set in the IO2FV[1:0] bit field in the Common Control Register (CMNCR). |
| uint8_t cmncr_io0fv | Level for QSPIn_IO0 while 1-bit width read transfer. |
| | Specify the level while the data read transfer is by 1-bit width. |
| | Settable values: |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi-Z state if that was the case in the previous transfer). |
| | SPIBSC_QSPI_IO_OUTPUT_HI_Z: The pin is placed in the Hi-Z state. |
| | • The setting value of this member is set in the IO0FV[1:0] bit field in the Common Control Register (CMNCR). |
| Note: cmncr io0fv must be set "SPI | BSC OSPLIO OUTPUT HI 7" when data read transfer size is not 1 |

Note: cmncr_io0fv must be set "SPIBSC_QSPI_IO_OUTPUT_HI_Z" when data read transfer size is not 1bit (data_width is not set "SPIBSC_1BIT_WIDTH").



Table 5.16 SPIBSC Manual Mode Settings Structure (st_spibsc_manual_mode_command_config_t) (1/6)

| Member | Description | | | | |
|---------------------------|---|--|--|--|--|
| uint8_t command_name[20] | Character string that identifies the SPI command | | | | |
| | This member does not affect the register settings. | | | | |
| uint8_t cmd | Command | | | | |
| | Specifies the command output in manual mode. | | | | |
| | • The setting value of this member is set in the CMD[7:0] bit field in the | | | | |
| | manual mode command setting register (SMCMR). | | | | |
| uint8_t cmd_width | Command bit width | | | | |
| | Specifies the bit width used when issuing commands. | | | | |
| | Settable values: | | | | |
| | SPIBSC_1BIT_WIDTH: 1-bit width | | | | |
| | SPIBSC_4BIT_WIDTH: 4-bit width | | | | |
| | • The setting value of this member is set in the CDB[1:0] bit field in the manual mode enable setting register (SMENR). | | | | |
| uint8_t cmd_output_enable | Command enable | | | | |
| | Selects whether or not a command is issued. | | | | |
| | Settable values: | | | | |
| | SPIBSC_OUTPUT_DISABLE: Not issued | | | | |
| | SPIBSC_OUTPUT_ENABLE: Issued | | | | |
| | • The setting value of this member is set in the CDE bit field in the | | | | |
| | manual mode enable setting register (SMENR). | | | | |
| uint8_t ocmd | Optional command | | | | |
| | Specifies the optional command output in manual mode. | | | | |
| | • The setting value of this member is set in the OCMD[7:0] bit field in | | | | |
| | the manual mode command setting register (SMCMR). | | | | |
| uint8_t ocmd_width | Optional command bit width | | | | |
| | Specifies the optional command bit width in manual mode. | | | | |
| | Settable values: | | | | |
| | SPIBSC_1BIT_WIDTH: 1-bit width | | | | |
| | SPIBSC_4BI1_WIDTH: 4-bit width | | | | |
| | • The setting value of this member is set in the OCDB[1:0] bit field in | | | | |
| | the manual mode enable setting register (SMENR). | | | | |
| uint8_t ocmd_enable | | | | | |
| | Specifies whether or not the optional command is output in manual mode. | | | | |
| | Settable values: | | | | |
| | SPIBSC_OUTPUT_DISABLE: Not output | | | | |
| | SPIBSC_OUTPUT_ENABLE: Output | | | | |
| | • The setting value of this member is set in the OCDE bit field in the manual mode enable setting register (SMENR). | | | | |



Table 5.17 SPIBSC Manual Mode Settings Structure (st_spibsc_manual_mode_command_config_t) (2/6)

| Member | Description | | | | |
|------------------------------|--|--|--|--|--|
| uint8_t addr_width | Address bit width | | | | |
| | Specifies the address bit width in manual mode. | | | | |
| | Settable values: | | | | |
| | SPIBSC_1BIT_WIDTH: 1-bit width | | | | |
| | SPIBSC_4BIT_WIDTH: 4-bit width | | | | |
| | The setting value of this member is set in the ADB[1:0] bit field in the manual mode enable setting register (SMENR). | | | | |
| uint8_t addr_output_enable | Address enable | | | | |
| | Specifies whether or not the address is output in manual mode. | | | | |
| | Settable values: | | | | |
| | SPIBSC_OUTPUT_DISABLE: Not output | | | | |
| | SPIBSC_OUTPUT_ADDR_24: ADR[23:0] output | | | | |
| | SPIBSC_OUTPUT_ADDR_32: ADR[31:0] output | | | | |
| | • The setting value of this member is set in the ADE[3:0] bit field in the | | | | |
| | manual mode enable setting register (SMENR). | | | | |
| uint8_t addr_sdr_ddr | Address DDR enable | | | | |
| | Selects SDR/DDR transfer for the address output in manual mode. | | | | |
| | Settable values: | | | | |
| | SPIBSC_SDR_TRANSFER: SDR transfer | | | | |
| | SPIBSC_DDR_TRANSFER: DDR transfer | | | | |
| | The setting value of this member is set in the ADDRE bit field in the | | | | |
| | manual mode DDR enable register (SMDRENR). | | | | |
| uint8_t opdata_width | Option data bit width | | | | |
| | • Specifies the option data bit width in manual mode. | | | | |
| | Settable values: Oppool 4pt - Mupture 4 hit with | | | | |
| | | | | | |
| | | | | | |
| | The setting value of this member is set in the OPDB[1:0] bit field in the manual mode enable setting register (SMENR). | | | | |
| uint8_t opdata_output_enable | Option data enable | | | | |
| | Specifies whether or not the option data is output in manual mode. | | | | |
| | Settable values: | | | | |
| | SPIBSC_OUTPUT_DISABLE : Not output | | | | |
| | SPIBSC_OUTPUT_OPD_3 : OPD3 output | | | | |
| | SPIBSC_OUTPUT_OPD_32 : OPD3, OPD2 output | | | | |
| | SPIBSC_OUTPUT_OPD_321 : OPD3, OPD2, OPD1 output | | | | |
| | SPIBSC_OUTPUT_OPD_3210: OPD3, OPD2, OPD1, OPD0 output | | | | |
| | The setting value of this member is set in the OPDE[3:0] bit field in the manual mode enable setting register (SMENR). | | | | |



Table 5.18 SPIBSC Manual Mode Settings Structure (st_spibsc_manual_mode_command_config_t) (3/6)

| Member | Description |
|-------------------------------|---|
| uint8_t opdata_ddr_enable | Option data DDR enable |
| | Selects SDR/DDR transfer for the option data output in manual |
| | mode. |
| | Settable values: ODD TRANSFER: ODD transfer |
| | |
| | SPIDSC_DDR_IRANSFER. DDR traisier |
| | The setting value of this member is set in the OPDRE bit field in the manual mode DDR enable register (SMDRENR). |
| uint8_t opd3 | Option data |
| uint8_t opd2 | Specifies the option data output in manual mode. |
| uint8_t opd1 | • The setting value of this member is set in the OPD3[7:0], OPD2[7:0], |
| | setting register (SMOPR). |
| uint8_t reserve3 | Reserve data |
| | This member is not referenced in the sample code. |
| uint8_t | Dummy cycle enable |
| dummy_cycle_output_enable | Specifies whether or not dummy cycles are inserted in manual mode. |
| | Settable values: |
| | SPIBSC_OUTPUT_DISABLE: Not inserted |
| | SPIBSC_OUTPUT_ENABLE: Inserted |
| | • The setting value of this member is set in the DME bit field in the manual mode enable setting register (SMENR). |
| uint8_t dummy_cycle_count | Number of dummy cycles |
| | Sets the number of inserted dummy cycles. |
| | Settable values: |
| | SPIBSC_DUMMY_02CYC to SPIBSC_DUMMY_20CYC |
| | The setting value of this member is set in the DMCYC[4:0] bit field in the manual mode dummy cycle setting register (SMDMCR). |
| uint8_t transfer_data_width | Transfer data bit width |
| | Specifies the transfer data bit width in manual mode. |
| | Settable values: |
| | SPIBSC_1BIT_WIDTH: 1-bit width |
| | SPIBSC_4BIT_WIDTH: 4-bit width |
| | • The setting value of this member is set in the SPIDB[1:0] bit field in |
| wint0 threadfan data ada data | the manual mode enable setting register (SMENR). |
| | Colorte SDD/DDD transfer for the data transferred in manual mode |
| | Settable values: |
| | SPIBSC SDR TRANSFER' SDR transfer |
| | SPIBSC DDR TRANSFER: DDR transfer |
| | The setting value of this member is set in the SPIDRE hit field in the |
| | manual mode DDR enable register (SMDRENR). |



| Table 5.19 | SPIBSC Manu | al Mode Se | ettings Str | ructure (st_ | _spibsc_ | _manual_ | _mode_ | _command_ | _config_t) |
|------------|-------------|------------|-------------|--------------|----------|----------|--------|-----------|------------|
| (4/ | /6) | | | | | | | | |

| Member | Description |
|----------------------|---|
| uint8_t reserve1 | Reserve data |
| | This member is not referenced in the sample code. |
| uint8_t reserve2 | Reserve data |
| | This member is not referenced in the sample code. |
| uint8_t cmncr_moiio3 | Level for QSPIn_IO3 while SSL negated. |
| | Specify the level after finished the data transfer. |
| | Settable values: |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi-Z state if that was the case in the previous transfer). |
| | SPIBSC_QSPI_IO_OUTPUT_HI_Z: The pin is placed in the Hi-Z state. |
| | • The setting value of this member is set in the MOIIO3[1:0] bit field in the Common Control Register (CMNCR). |
| uint8_t cmncr_moiio2 | Level for QSPIn_IO2 while SSL negated. |
| | Specify the level after finished the data transfer. |
| | Settable values: |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi-Z state if that was the case in the previous transfer). |
| | SPIBSC_QSPI_IO_OUTPUT_HI_Z: The pin is placed in the Hi-Z state. |
| | • The setting value of this member is set in the MOIIO2[1:0] bit field in the Common Control Register (CMNCR). |
| uint8_t cmncr_moiio1 | Level for QSPIn_IO1 while SSL negated. |
| | Specify the level after finished the data transfer. |
| | Settable values: |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi-Z state if that was the case in the previous transfer). |
| | SPIBSC_QSPI_IO_OUTPUT_HI_Z: The pin is placed in the Hi-Z state. |
| | • The setting value of this member is set in the MOIIO1[1:0] bit field in the Common Control Register (CMNCR). |



| Member | Description |
|----------------------|---|
| uint8_t cmncr_moiio0 | Level for QSPIn_IO0 while SSL negated. |
| | Specify the level after finished the data transfer. |
| | Settable values: |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi-Z state if that was the case in the previous transfer). |
| | Hi-Z state. |
| | • The setting value of this member is set in the MOIIO0[1:0] bit field in the Common Control Register (CMNCR). |
| uint8_t cmncr_io3fv | Level for QSPIn_IO3 while 1-bit width transfer. |
| | • Specify the level while the data transfer is by 1-bit width. |
| | Settable values: |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi-Z state if that was the case in the previous transfer). SPIBSC_QSPI_IO_OUTPUT_HI_Z: The pin is placed in the Hi-Z state. |
| | • The setting value of this member is set in the IO3FV[1:0] bit field in the Common Control Register (CMNCR). |
| uint8_t cmncr_io2fv | Level for QSPIn_IO2 while 1-bit width transfer. |
| | Specify the level while the data transfer is by 1-bit width. Settable values: SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi-Z state if that was the case in the previous transfer). SPIBSC_QSPI_IO_OUTPUT_HI_Z: The pin is placed in the Hi-Z state. The setting value of this member is set in the IO2EV[1:0] bit |
| | field in the Common Control Register (CMNCR). |

Table 5.20 SPIBSC Manual Mode Settings Structure (st_spibsc_manual_mode_command_config_t) (5/6)



Table 5.21 SPIBSC Manual Mode Settings Structure (st_spibsc_manual_mode_command_config_t) (6/6)

| Member | Description |
|--|---|
| uint8_t cmncr_io0fv | Level for QSPIn_IO0 while 1-bit width read transfer. |
| | Specify the level while the data read transfer is by 1-bit width. |
| | Settable values (Note): |
| | SPIBSC_QSPI_IO_OUTPUT_0: The output value is 0. |
| | SPIBSC_QSPI_IO_OUTPUT_1: The output value is 1. |
| | SPIBSC_QSPI_IO_OUTPUT_PREVIOUS: The output value is that of the last bit in the previous transfer (the pin is placed in the Hi-Z state if that was the case in the previous transfer). |
| | SPIBSC_QSPI_IO_OUTPUT_HI_Z: The pin is placed in the Hi-Z state. |
| | • The setting value of this member is set in the IO0FV[1:0] bit field in the Common Control Register (CMNCR). |
| Note: cmncr io0fv must be set "SPIRSC 09 | SPLIC OUTPUT HI 7" when data read transfer size is not 1 |

Note: cmncr_io0fv must be set "SPIBSC_QSPI_IO_OUTPUT_HI_Z" when data read transfer size is not 1bit (data_width is not set "SPIBSC_1BIT_WIDTH").


5.7 List of Variables for Loader Program

Table 5.22 lists the Variables Used in the Loader Program.

| Table 5.22 | Variables | Used in | the | Loader | Program |
|------------|-----------|---------|-----|--------|---------|
| | | | | | |

| Variable name | Description | Comments |
|--|--|---------------------|
| st_spibsc_xip_config_t | For external address space read mode | Refer to Table 6.8 |
| gs_read_table[0] | Settings table data for DDR read command | |
| st_spibsc_xip_config_t | For external address space read mode | Refer to Table 6.9 |
| gs_read_table[1] | Settings table data for SDR read command | |
| st_spibsc_manual_mode_command_config_t | For manual mode | Refer to Table 6.10 |
| gs_command_table[0] | Settings table data for READ STATUS command | |
| st_spibsc_manual_mode_command_config_t | For manual mode | Refer to Table 6.11 |
| gs_command_table[1] | Settings table data for READ CONFIGURATION | |
| | command | |
| st_spibsc_manual_mode_command_config_t | For manual mode | Refer to Table 6.12 |
| gs_command_table[2] | Settings table data for WRITE ENABLE command | |
| st_spibsc_manual_mode_command_config_t | For manual mode | Refer to Table 6.13 |
| gs_command_table[3] | Settings table data for WRITE STATUS command | |



5.8 List of Functions Used in the Loader Program

The sample code comprises interface functions (API functions) for using peripheral functions, user-defined functions (functions called by API functions) which must be prepared by the user for the purpose of the target system, and sample functions which are necessary for the sample code to operate.

For the sample code of the loader program, Table 5.23 lists the Sample Functions, Table 5.24 lists the API Functions, and Table 5.25 lists the User-Defined Functions.

Table 5.23 Sample Functions

| Function | Description |
|--------------------|---|
| reset_handler | Reset handler processing (assembler function) |
| INITSCT | Program section initialization (assembler function) |
| R_SC_HardwareSetup | Initial setting of hardware used for booting |
| r_memclk_setup | Memory clock setting processing |

Table 5.24 API Functions

| Function | Description |
|-------------------------|--|
| R_SPIBSC_Setup | SPIBSC and serial flash memory initial setting |
| R_SPIBSC_Init | SPIBSC initial setting |
| R_SPIBSC_ChangeMode | SPIBSC operating mode setting |
| R_SPIBSC_SPICMDIssue | Issuance of SPI command to serial flash memory (manual mode) |
| R_SPIBSC_XipStopAccess | Stop access to serial flash memory |
| R_SPIBSC_FlushReadCache | Clear SPIBSC read cache |
| R_SPIBSC_AdjustPhy | SPIBSC data input timing calibration for DDR transfer |
| R_CPG_InitialiseHwlf | CPG initialization processing |



Table 5.25 User-Defined Functions

| Function | Description |
|-----------------------------------|--|
| Userdef_SPIBSC_SFLASH_SetMode | Serial flash memory register setting |
| Userdef_SPIBSC_SFLASH_ReadStatus | Serial flash memory status register read |
| Userdef_SPIBSC_SFLASH_ReadConfig | Serial flash memory configuration register read |
| Userdef_SPIBSC_SFLASH_WriteStatus | Serial flash memory status register and configuration register write |
| Userdef_SPIBSC_SFLASH_WriteEnable | Serial flash memory write enable |
| Userdef_SPIBSC_SFLASH_WaitReady | Serial flash memory write completion wait |
| Userdef_PreHardwareSetup | Necessary hardware initialization processing before the SPIBSC |
| | initialization process |
| Userdef_PostHardwareSetup | Necessary hardware initialization processing after the SPIBSC |
| | initialization process |



5.9 Function Specification

Specifications of the functions of the sample code loader program are listed below.

| reset_handler | | |
|---------------|--|---|
| Outline | Reset handler proces | sing |
| Declaration | reset_handler | |
| Description | The entry function of | the loader program. |
| Arguments | None | |
| Return Value | None | |
| | | |
| INITSCT | | |
| Outline | Program section initia | lization |
| Declaration | void INITSCT(void) | |
| Description | The data with initial va code and constant da the ROM area, and th | alues which must be transferred to the RAM area (including ta that must be executed in the RAM area) is transferred from ie initialization of the RAM area data with no initial values. |
| Arguments | p_dtbl | : Pointer to the area where the section information for data with initial values is stored |
| | p_btbl | : Pointer to the area where the section information for data with no initial values is stored |
| Return Value | None | |
| | | |

| R_SC_HardwareSetup | |
|--------------------|---|
| Outline | Initial setting of hardware used for booting |
| Declaration | void R_SC_HardwareSetup(void) |
| Description | Makes the optimal settings for the used serial flash memory, sets the SPIBSC to external address space read mode, and accesses the serial flash memory. In the sample code, set the serial flash memory (MX25L51245GXD) registers and initialize SPIBSC registers according to the specifications of MX25L51245GXD by calling the R_SPIBSC_Setup function. |
| Arguments | None |
| Return Value | None |
| Precautions | This function cannot be assigned to execute from the serial flash memory. |
| | This function must be assigned to an area other than the serial flash memory. |



| r_memclk_setup | |
|----------------|---|
| Outline | Memory clock setting processing |
| Declaration | void r_memclk_setup (void) |
| Description | Before the R_SC_HardwareSetup function is executed, the memory clock setting is performed. |
| | In the sample code, the timing adjustment processing in SDR mode is performed before accessing the serial flash memory by SDR transfer, and then in order to accelerate the process to transfer the R_SC_HardwareSetup function to the large-capacity on-chip RAM, SPICLK is switched to P1¢. |
| Argument | None |
| Return Value | None |
| Precautions | This function cannot be assigned to execute from the serial flash memory. This function must be assigned to an area other than the serial flash memory. |

| R_SPIBSC_Setup | | | |
|----------------|---|--|--|
| Outline | SPIBSC and serial flash memory initial setting | | |
| Declaration | void R_SPIBSC_Setup (void) | | |
| Description | Makes the optimal settings for the used serial flash memory, sets the SPIBSC to external address space read mode, and accesses the serial flash memory. The following settings are made in the sample code. | | |
| | Change to read command: H'03→H'EE | | |
| | Serial flash memory register setting Status register: QE bit set to 1 | | |
| | Configuration register: DC[1:0] and ODS[2:0] bit settings | | |
| | (The DC[1:0] bit setting differs depending on the read command. Refer to "Table 6.5 List of numbers of dummy cycles necessary for the operating frequency of the MX25L51245GXD".) | | |
| | Change to QSPIn_SPCLK operating frequency: P1¢/2→B¢/2 | | |
| | Execute timing adjustment processing for DDR mode by calling the R_SPIBSC_AdjustPhy function, when accessing by DDR transfer | | |
| Argument | ddrsdr : Specifying transfer mode SDR or DDR | | |
| | HWSETUP_SPIBSC_USE_DDR : DDR mode | | |
| | HWSETUP_SPIBSC_USE_SDR : SDR mode | | |
| Return Value | None | | |
| Precautions | This function cannot be assigned to execute from the serial flash memory. | | |
| | This function must be assigned to an area other than the serial flash memory. | | |



| R_SPIBSC_Init | | | |
|---------------|---|--|--|
| Outline | SPIBSC initial setting | | |
| Declaration | e_spibsc_err_t R_SPIBSC_Init(const spibsc_config_t *p_spibsc_config_tbl) | | |
| Description | The SPIBSC-related register initial setting is made by the argument | | |
| | spibsc_config_tbl. When this function has ended, external address space read mode | | |
| | settings are made. | | |
| | Drive strength setting of SPIBSC-related pin | | |
| | SPIBSC module standby cancellation | | |
| | SPIBSC clock setting | | |
| | SPIBSC-related register setting | | |
| Arguments | const spibsc_config_t :Pointer to SPIBSC initial setting table | | |
| | *p_spibsc_config_tbl | | |
| Return Value | SPIBSC_SUCCESS : Normal end | | |
| Precautions | This function cannot be assigned to execute from the serial flash memory. | | |
| | This function must be assigned to an area other than the serial flash memory. | | |

| R_SPIBSC_ChangeMode | | | | |
|---------------------|--|--|--|--|
| Outline | SPIBSC operating mode setting | | | |
| Declaration | void R_SPIBSC_ChangeMode(uint8_t mode, uint8_t sdr_ddr, uint8_t table_no) | | | |
| Description | The operating mode specified by the argument mode allows access to the serial flash memory in the transfer format specified by the arguments sdr_ddr and table_no. | | | |
| Arguments | uint8_t mode | : Operating mode | | |
| | | SPIBSC_MODE_MANUAL : Manual mode | | |
| | | SPIBSC_MODE_XIP : External address space read mode | | |
| | uint8_t sdr_ddr | : Transfer format | | |
| | | SPIBSC_DDR_TRANSFER : DDR transfer | | |
| | | SPIBSC_SDR_TRANSFER : SDR transfer | | |
| | uint8_t table_no | : External address space read mode command setting table number | | |
| | | 0: Command setting table 0 is selected (DDR read command) | | |
| | | 1: Command setting table 1 is selected (SDR read command) | | |
| Return Value | None | | | |
| Precautions | This function cannot be | assigned to execute from the serial flash memory. | | |
| | This function must be a | ssigned to an area other than the serial flash memory. | | |



| R_SPIBSC_SPICMD | Issue | | |
|-----------------|--|--|--|
| Outline | Issuance of SPI command to serial flash memory (for manual mode) | | |
| Declaration | spibsc_err_t R_SPIBSC_SPICMDIssue(uint8_t table_no, uint32_t addr, | | |
| | uint8_t *write_buff, uint32_t write_size, uint8_t *read_buff, uint32_t read_size) | | |
| Description | Uses the configuration table for issuing SPI commands specified by the argument | | |
| | table_no to issue SPI commands. | | |
| | According to the contents of table_no, when a write command is issued, the data | | |
| | stored in the argument *write_buff is written, at the number of bytes specified by the | | |
| | argument write_size from the address specified by the argument addr. When a read | | |
| | command is issued, the data is read at the humber of bytes specified by the | | |
| | the area specified by the argument *read buff. | | |
| Arguments | uint8 t table no | | |
| g | used | | |
| | uint32_t addr : Address | | |
| | uint8_t * write_buff : Write buffer pointer | | |
| | uint32_t write_size : Number of bytes to write | | |
| | uint8_t * read_buff : Read buffer pointer | | |
| | uint32_t read_size : Number of bytes to read | | |
| Return Value | SPIBSC_SUCCESS : Normal end | | |
| Precautions | This function cannot be assigned to execute from the serial flash memory. | | |
| | This function must be assigned to an area other than the serial flash memory. | | |

| | Access | | |
|--------------|--|--|--|
| Outline | Stop access to serial flash memory | | |
| Declaration | void R_SPIBSC_XipStopAccess(void) | | |
| Description | Negates QSPIn_SSL with external address space read mode and stops access to the serial flash memory. | | |
| | This function waits for the QSPIn_SSL negation to complete before returning to caller process. | | |
| | When SPIBSC-related register settings are being made, this function is called so that the serial flash memory is not accessed. | | |
| Arguments | None | | |
| Return Value | None | | |
| Precautions | This function cannot be assigned to execute from the serial flash memory. This function must be assigned to an area other than the serial flash memory. | | |

| R_SPIBSC_FlushReadCache | | |
|-------------------------|--|--|
| Outline | Clear SPIBSC read cache | |
| Declaration | void R_SPIBSC_FlushReadCache(void) | |
| Description | Clears the SPIBSC read cache. | |
| Arguments | None | |
| Return Value | None | |
| Precautions | This function cannot be assigned to execute from the serial flash memory. This function must be assigned to an area other than the serial flash memory. | |



| R SPIRSC AdjustPhy | | | |
|----------------------|--|--|--|
| | CDIPCC data input timing calibration for DDD transfer | | |
| Outline | SPIBSC data input timing calibration for DDR transfer | | |
| Declaration | e_spibsc_err_t R_SPIBSC_AdjustPhy(void) | | |
| Description | Calibrates the data input timing from the serial flash memory. | | |
| | Adjusts the input data input timing so that 4-byte data stored in the flash memory can be correctly read. 4-byte data is stored in the address defined by the g_spibsc_test_pattern symbol. Call this function before accessing to the serial flash memory by DDR transfer. | | |
| Arguments | None | | |
| Return Value | SPIBSC_SUCCESS · Normal end | | |
| | SPIBSC ERR INVALID : Abnormal end | | |
| Precautions | Do not call this function if any devices other than the serial flash memory are connected to the SPIBSC. | | |
| | The g_spibsc_test_pattern constant data area used in this function must be assigned to the serial flash memory. | | |
| | This function cannot be assigned to execute from the serial flash memory. This function must be assigned to an area other than the serial flash memory. | | |
| | Use this function when set to manual mode. | | |
| | | | |
| | | | |
| R_CPG_InitialiseHwlf | | | |
| Outline | CPC initialization processing | | |
| Declaration | int_t R_CPG_InitialiseHwIf(void) | | |
| Description | Uses the r_cpg_drv_sc_cfg.h CPG configuration data to make CPG register | | |
| | (FRQCR, CKIOSEL, SCLKSEL) settings. | | |
| | In this sample code, CPG settings are made so that the operating frequency in | | |
| | "Operating clock settings" and "SPIBSC clock selection" in "Table 5.4 Settings for the | | |
| | boot startup on-chip ROM program and loader program (3/3)" is used. | | |
| Arguments | None None | | |
| Return Value | DRV_SUCCESS : Normal end | | |
| | DRV_ERROR : r_cpg_drv_sc_cfg.h CPG configuration data is wrong | | |

Precautions This function must be assigned to the large-capacity on-chip RAM.



| Userdef_SPIBSC_SFLASH_SetMode | | | |
|-------------------------------|--|--|--|
| Outline | Serial flash memory register setting | | |
| Declaration | void Userdef_SPIBSC_SFLASH_SetMode(uint8_t mode, uint8_t sdr_ddr) | | |
| Description | Implement a processing that sets to the serial flash memory registers so that access is possible in the transfer format specified by the argument sdr_ddr via access at the bit width specified by the argument mode, according to the specifications of the serial flash memory to be used. | | |
| | via DDR transfer at 4-bit width. | | |
| Arguments | uint8_t mode | : Operating mode SPIBSC_QE_DISABLE: Single mode (bit width: 1 bit) SPIBSC_QE_ENABLE: Quad mode (bit width: 4 bits) | |
| | uint8_t sdr_ddr | : Transfer format SPIBSC_DDR_TRANSFER : DDR transfer SPIBSC_SDR_TRANSFER : SDR transfer | |
| Return Value Precautions | None This function cannot b This function must be | e assigned to execute from the serial flash memory. assigned to an area other than the serial flash memory. | |

| Userdef_SPIBSC_SFLASH_ReadStatus | | | |
|----------------------------------|---|--|--|
| Outline | Serial flash memory status register read | | |
| Declaration | void Userdef_SPIBSC_SFLASH_ReadStatus(uint8_t *p_status) | | |
| Description | Implement a processing to read the serial flash memory status register and to store the data read with the argument *p_status, according to the specifications of the serial flash memory to be used. | | |
| | performed. | | |
| Arguments | uint8_t *p_status : The value read from the status register | | |
| Return Value | None | | |
| Precautions | This function cannot be assigned to execute from the serial flash memory. This function must be assigned to an area other than the serial flash memory. | | |

| Userdef_SPIBSC_SFLASH_ReadConfig | | | |
|--|--|--|--|
| Outline | Serial flash memory configuration register read | | |
| Declaration | void Userdef_SPIBSC_SFLASH_ReadConfig(uint8_t *p_config) | | |
| Description | Implement a processing to read the serial flash memory configuration register and to store the data read with the argument *p_config, according to the specifications of the serial flash memory to be used. In the sample code, a processing to read the configuration register of | | |
| Arguments Return Value Precautions | uint8_t *p_config : The value read from the configuration register None This function cannot be assigned to execute from the serial flash memory. This function must be assigned to an area other than the serial flash memory. | | |



| Userdef_SPIBSC_SFLASH_WriteStatus | | | |
|-----------------------------------|--|--|--|
| Outline | Serial flash memory status register and configuration register write | | |
| Declaration | void Userdef_SPIBSC_SFLASH_WriteStatus(uint8_t *p_status, uint8_t *p_config) | | |
| Description | Implement a processing that sets the values specified by the arguments *p_status and *p_config to the serial flash memory status register and configuration register respectively, according to the specifications of the serial flash memory to be used. In the sample code, a processing to read the status register and configuration register of MX25L51245GXD is performed. | | |
| Arguments | uint8_t *p_status : Setting in status register uint8_t *p_config : Setting in config register | | |
| Return Value | None | | |
| Precautions | This function cannot be assigned to execute from the serial flash memory. This function must be assigned to an area other than the serial flash memory. | | |

| Userdef_SPIBSC_SFLASH_WriteEnable | | |
|-----------------------------------|--|--|
| Outline | Serial flash memory write enable | |
| Declaration | void Userdef_SPIBSC_SFLASH_WriteEnable(void) | |
| Description | Implement the processing that enables the serial flash memory registers for writes, according to the specifications of the serial flash memory to be used. In the sample code, processing to issue "Write Enable Register (WREN)" commands to MX25L51245GXD is performed. | |
| Arguments | None | |
| Return Value | None | |
| Precautions | This function cannot be assigned to execute from the serial flash memory. This function must be assigned to an area other than the serial flash memory. | |

| Userdef_SPIBSC_SFLASH_WaitReady | | | |
|---------------------------------|--|--|--|
| Outline | Serial flash memory write completion wait | | |
| Declaration | void Userdef_SPIBSC_SFLASH_WaitReady(void) | | |
| Description | Implement the processing that waits for the write to the serial flash memory to be completed, according to the specifications of the serial flash memory to be used. In the sample code, processing to issue "Read Status Register (RDSR)" commands to MX25L51245GXD and to wait for the write to be completed is performed by referencing the status register contents. | | |
| Arguments | None | | |
| Return Value | None | | |
| Precautions | This function cannot be assigned to execute from the serial flash memory. | | |
| | This function must be assigned to an area other than the serial flash memory. | | |



| Userdef_PreHardwareSetup | | |
|--------------------------|---|--|
| Outline | Necessary hardware initialization processing before the SPIBSC initialization process | |
| Declaration | void Userdef_PreHardwareSetup (void) | |
| Description | This is the user definable function to describe the hardware initialization process which is required to be executed before the SPIBSC initialization. Nothing is performed in the sample code. | |
| Argument | None | |
| Return Value | None | |
| Precautions | If this function contains processes that cannot be executed from the serial flash memory, this function must be assigned to an area other than the serial flash memory. | |

| Userdef_PostHardwareSetup | | |
|---------------------------|---|--|
| Outline | Necessary hardware initialization processing after the SPIBSC initialization process | |
| Declaration | void Userdef_PostHardwareSetup (void) | |
| Description | This is the user definable function to describe the hardware initialization process which is required to be executed after the SPIBSC initialization. It is called at the end of the R_SC_HardwareSetup function. | |
| | In the loader program, Make the following clock settings, on the assumption that 24[MHz] is input from EXTAL by calling R_CPG_InitialiseHwIf function. | |
| | Iφ = 528[MHz], Gφ = 264[MHz], Bφ = 132[MHz], P1φ = 66[MHz], P0φ = 33[MHz], QSPI0_SPCLK = 66[MHz] | |
| Argument | None | |
| Return Value | None | |
| Precautions | If this function contains processes that cannot be executed from the serial flash memory, this function must be assigned to an area other than the serial flash memory. | |



5.10 Loader Program Flowcharts

5.10.1 Loader program (overall)

Figure 5.4 shows the Flowchart of loader program (overall).



Figure 5.4 Flowchart of loader program (overall)

5.10.2 Memory Clock Setting Processing

In order to accelerate the section initialization for the hardware setting process which includes SPIBSC initial setting and serial flash memory register setting, the setting of clock supplied to the serial flash memory (QSPIn_SPCLK) is performed.

Because a program allocated to the SPI multi-I/O bus space cannot execute the memory clock setting process, the program is loaded into the large-capacity on-chip RAM and executed from there.

Figure 5.5 shows the Memory clock setting process flowchart.

| r_memclk_setup | | |
|---|--|---|
| | | |
| SPIBSC clock setting process r_spibsc_memclk_setup() | In order to accelerate the section in SPIBSC driver clock setting process in SDR mode and the QSPIn_SPC | nitialization for the hardware setting process, call the ss function, and perform SPIBSC timing adjustment CLK clock setting. |
| | SCLKSEL register SPICR[1:0] bit ← B'00 | : Any \rightarrow P0 ϕ /2 (When 24[MHz] is input from EXTAL, Change QSPIn_SPCLK to 16.5[MHz]) |
| | Make the following settings so the PHYADJ2 register ← H'A539 000 PHYADJ1 register ← H'8000 000 | timing coordination register can be accessed. 00 00 |
| | Before the start of access to the se and register setting values must be out. PHYADJ2 register ← H'0000 808 PHYADJ1 register ← H'8000 002 PHYADJ1 register ← H'8000 002 | erial flash memory, the following setting procedure e observed, and the register setting process carried 80 22 80 24 |
| | PHYCNT register CKSEL[1:0] bit ← B'11 PHYADJ2 register ← H'0000 000 PHYADJ1 register ← H'8000 000 | 00 32 |
| | SCLKSEL register SPICR[1:0] bit ← B'01 | : P0 $\phi/2 \rightarrow$ P1 $\phi/2$ (When 24[MHz] is input from EXTAL, Change QSPIn_SPCLK from 16.5[MHz] to 33[MHz]) |
| return | | |

Figure 5.5 Memory clock setting process flowchart



5.10.3 Initial setting of hardware used for booting

This function performs the hardware initial setting. In order to enable high-speed access to the serial flash memory in the loader program, the R_SPIBSC_Setup function is called, and the SPIBSC and serial flash memory settings are performed.

Because a program allocated to the SPI multi-I/O bus space cannot execute the setting process of SPIBSC registers and serial flash memory registers, the program is loaded into the large-capacity on-chip RAM and executed from there.

Figure 5.6 shows the Flowchart of Initial setting any hardware.



Figure 5.6 Flowchart of Initial setting any hardware



5.10.4 SPIBSC and Serial Flash Memory Initial Setting

The loader program sets up the serial flash memory registers (QE bit of the status register, and DC[1:0] bits, PBE bit, and ODS[2:0] bits of the configuration register) and changes the bus bit width from 1 bit to 4 bits so that the serial flash memory can be accessed at a higher speed. After setting up the serial flash memory registers, the program sets the type of read command to be issued to the serial flash memory when using the SPIBSC in external address space read mode to "Quad I/O DT Read (4B address)" (H'EE) and changes the QSPIn_SPCLK clock frequency to $B\phi/2$.

Since the loader program modifies the SPIBSC registers during its processing, it cannot run in the SPI multi-I/O bus space. Accordingly, it is transferred in large-capacity on-chip RAM for execution.

Figure 5.7 shows the flowchart of the loader program, and Figure 5.8 to Figure 5.20 show the flowcharts of the used functions.





Figure 5.7 Flowchart of SPIBSC and serial flash memory initial setting



5.10.5 SPIBSC Initial Setting

Figure 5.8 and Figure 5.9 show the flowchart of the SPIBSC initial setting.



Figure 5.8 Flowchart of SPIBSC initial setting (1/2)



RZ/A2M Group



Figure 5.9 Flowchart of SPIBSC initial setting (2/2)



5.10.6 SPIBSC Operating Mode Setting

Figure 5.10 to Figure 5.12 show the SPIBSC operating mode setting.



Figure 5.10 Flowchart of SPIBSC operating mode setting (1/3)



RZ/A2M Group

| Manual mode External address space read mo | de | |
|---|--|--|
| (A) (B) | | |
| | | |
| External address space read mode command setting | DRCMR register CMD[7:0] bits ← p_xip_cmd_tbl->cmd | : Command code setting |
| | DRENR register CDB[1:0] bits ← p_xip_cmd_tbl->cmd_width CDE bit ← p_xip_cmd_tbl->cmd_output_enable | : Command bit width setting : Command output enable/disable setting |
| External address space read mode optional command setting | DRCMR register OCMD[7:0] bits \leftarrow p_xip_cmd_tbl->ocmd | : Optional command code setting |
| | DRENR register OCDB[1:0] bits ← p_xip_cmd_tbl->ocmd_width OCDE bit ← p_xip_cmd_tbl->ocmd_output_enable | : Optional command bit width setting : Optional command output enable/disable setting |
| External address space read mode | DRENR register | |
| address setting | $\begin{array}{l} \text{ADB[1:0] bits} \leftarrow p_xip_cmd_tbl->addr_width\\ \text{ADE[3:0] bits} \leftarrow p_xip_cmd_tbl->addr_output_enable\\ \hline \end{array}$ | : Address bit width setting : Address output method setting |
| | ADDRE bit ← p_xip_cmd_tbl->addr_ddr_enable | : Address transfer format setting |
| External address space read mode option data setting | DROPR register OPD3[7:0] bits ← p_xip_cmd_tbl->opd3 OPD2[7:0] bits ← p_xip_cmd_tbl->opd2 | : Option data 3 setting : Option data 2 setting |
| | $\begin{array}{l} OPD1[7:0] bits \leftarrow p_xip_cmd_tbl->opd1 \\ OPD0[7:0] bits \leftarrow p_xip_cmd_tbl->opd0 \\ \end{array}$ | : Option data 1 setting : Option data 0 setting |
| | OPDB[1:0] bits ← p_xip_cmd_tbl->opdata_width OPDE[3:0] bits ← p_xip_cmd_tbl->opdata_output_enable DRDRENR register | : Option data bit width setting : Option data output method setting |
| | $OPDRE \ bit \gets p_xip_cmd_tbl-opdata_ddr_enable$ | : Option data transfer format setting |
| External address space read mode dummy cycle setting | DRDMCR register DMCYC[4:0] bits ← p_xip_cmd_tbl->dummy_cycle_count DRENR register | : Number of dummy cycles setting |
| | DME bit ~ p_xip_cmd_tbl->dummy_cycle_enable | : Dummy cycle insertion enable/disable setting |
| External address space read mode | DRENR register | |
| transfer data setting | $DRDB[1:0]$ bits $\leftarrow p_xip_cmd_tbl->data_width DRDRENR register$ | : Data read bit width setting |
| | DRDRE bit ← p_xip_cmd_tbl->data_ddr_enable | : Data read transfer format setting |
| C | | D |

Figure 5.11 Flowchart of SPIBSC operating mode setting (2/3)





Figure 5.12 Flowchart of SPIBSC operating mode setting (3/3)



5.10.7 Issuance of SPI Command to Serial Flash Memory

Figure 5.13 to Figure 5.16 show the Flowchart for the issuance of an SPI command to serial flash memory. Use this function in manual mode.



Figure 5.13 Flowchart of issuance of SPI command to serial flash memory (1/4)





Figure 5.14 Flowchart of issuance of SPI command to serial flash memory (2/4)



RZ/A2M Group

Example of Booting from Serial Flash Memory



Figure 5.15 Flowchart of issuance of SPI command to serial flash memory (3/4)





Figure 5.16 Flowchart of issuance of SPI command to serial flash memory (4/4)



5.10.8 SPIBSC Read Timing Calibration for DDR Transfer

When SPIBSC communicates with serial flash memory by DDR transfer, it must need to calibrate data capture delay for valid reading.

Figure 5.17 shows the Allocation of test pattern for calibrate processing. The test pattern is stored in serial flash memory and using for its calibrating operation.

In calibration routine, reads the test pattern by per capture delay that increase gradually, and choose median delay that can read valid pattern. The SPIBSC registers PHYADJ1, PHYADJ2, and PHYCNT.CKSEL are used for applying capture delay.



Figure 5.17 Allocation of test pattern for calibrate processing



Figure 5.18 to Figure 5.20 shows Flowchart of Timing Calibration for DDR Transfer. This function must use when the SPIBSC configures as manual transfer mode.



Figure 5.18 Flowchart of Timing Calibration for DDR Transfer (1/3)



RZ/A2M Group



Figure 5.19 Flowchart of Timing Calibration for DDR Transfer (2/3)



RZ/A2M Group



Figure 5.20 Flowchart of timing adjustment when connected to serial flash memory (3/3)



6. Application Example

6.1 Operation of the Sample Code Used in its Initial State

The sample code in its initial state accesses the Macronix serial flash memory (product No.: MX25L51245GXD) according to the settings that are summarized in Table 6.1.

| Table 6.1 | Sample | Code Access | Settings |
|-----------|--------|-------------|----------|
|-----------|--------|-------------|----------|

| Item | Setting |
|---------------------|---|
| Serial flash memory | Macronix serial flash memory |
| | Model name: MX25L51245GXD |
| | Read command used: H'EE (4DTRD4B) |
| | 4-bit bus, DDR transfer |
| | Number of dummy cycles required: 8 (When running at a maximum operating frequency of 66MHz) |
| SPIBSC | Number of serial flash memory devices to be connected: 1 |
| | Data bus width: 4 bits |
| | Number of address bytes: 4 bytes |
| | (Number of bytes to be issued when specifying an address) |
| | Transfer format in read mode: DDR transfer |

Figure 6.1 shows the Read operation in DDR transfer mode (initial state of the sample code). Table 6.2 shows the Register settings for sample .

In the command cycle, the MX25L51245GXD samples the input data at the rising edge of the clock in SDR transfer mode. The SPIBSC begins data output with respect to the falling edge of the clock and continues data output processing at the rising edge. The MX25L51245GXD samples the MSB of the output data from the SPIBSC at the rising edge of the first QSPIn_SPCLK.

The address cycle and data cycle perform DDR transfer. In the address cycle, the SPIBSC starts address output at the rising edge of the clock after the command cycle has finished, and after that outputs at both the rising and falling edges of the clock. The MX25L51245GXD starts sampling the input of the address cycle at the rising edge, and after that samples at both edges.

The MX25L51245GXD also begins data output at the falling edge of the last clock of the dummy cycle, and after that outputs data at both the rising and falling edges of the clock. The SPIBSC samples the input data at the rising edge of the first clock of the data cycle, and after that samples the input data at both edges.





Figure 6.1 Read operation in DDR transfer mode (initial state of the sample code)

In the sample code, the settings shown in Table 6.2 are made in the SPIBSC and serial flash memory registers in the initial state, and DDR transfer read operations are performed.

| Setting | Setting value for sample code |
|-------------------------|--|
| Read command setting | DRCMR.CMD[7:0] = 0xEE |
| | DRENR.CDB[1:0] = SPIBSC_1BIT_WIDTH |
| | DRENR.CDE = SPIBSC_OUTPUT_ENABLE |
| Address setting | DRENR.ADB[1:0] = SPIBSC_4BIT_WIDTH |
| | DRENR.ADE[3:0] = SPIBSC_OUTPUT_ADDR_32 |
| | DRDRENR.ADDRE = SPIBSC_DDR_TRANSFER |
| Option data setting | DRENR.OPDB[1:0] = SPIBSC_4BIT_WIDTH |
| | DRENR.OPDE[3:0] = SPIBSC_OUTPUT_OPD_3 |
| | DRDRENR.OPDRE = SPIBSC_DDR_TRANSFER |
| | DROPR.OPD3[7:0] = 0x00 |
| Dummy cycle setting | DRENR.DME = SPIBSC_OUTPUT_ENABLE |
| | DRDMCR.DMCYC[4:0] = SPIBSC_DUMMY_07CYC |
| Transfer data setting | DRENR.DRDB[1:0] = SPIBSC_4BIT_WIDTH |
| | DRDRENR.DRDRE = SPIBSC_DDR_TRANSFER |
| Status register setting | QE bit = 1 |
| Configuration | DC[1:0] bits = b'10 (8 cycles) |
| register setting | PBE bit = 0 (Disabled) |
| | ODS[2:0] bits = b'110 |

| Table 6.2 | Register | settings | for | sample | code |
|-----------|----------|----------|-----|--------|------|
| | | | | | |



The sample code calls the user-defined function Userdef_SPIBSC_SFLASH_SetMode to set up the serial flash memory registers within the R_SC_HardwareSetup function which is executed during initialization, after switching to manual mode with the R_SPIBSC_ChangeMode function. The

Userdef_SPIBSC_SFLASH_SetMode function configures the status register and configuration register of the serial flash memory according to the specifications for the read command to be used.

Table 6.3 shows MX25L51245GXD status register and Table 6.4 shows MX25L51245GXD configuration register. The Userdef_SPIBSC_SFLASH_SetMode function is used to set the bites denoted by """ in the tables and other bits are left to hold their initial value.

| Bit | | Attribute | |
|----------|-----------------|-----------|------------------------------------|
| position | Bit name | (Note) | Description |
| 7 | SRWD | NV | Status register write protect |
| | | | 1 = Status register write disabled |
| | | | 0 = Status register write enabled |
| 6 | QE | NV | Quad enable |
| | | | 1 = Quad enable |
| | | | 0 = Not Quad enable |
| 5,4,3,2 | BP3,BP2,BP1,BP0 | NV | Level of protected block |
| 1 | WEL | V | Write enable latch |
| | | | 1 = Write enable |
| | | | 0 = Not write enable |
| 0 | WIP | V | Write in progress bit |
| | | | 1 = Write operation |
| | | | 0 = Not in write operation |

Table 6.3 MX25L51245GXD status register

Note: "NV" in the attribute column denotes "Non-volatile bit" and "V" denotes "Volatile bit."

| Bit position | Bit name | Attribute (Note 1) | Description |
|-----------------|---------------------|-----------------------|--|
| 7,6 | DC1, DC0 | V | Dummy cycle 1, Dummy cycle 0 DC[1:0] = B'10 (Note 2) |
| 5 | 4BYTE | V | 0 = 3-byte address mode 1 = 4-byte address mode |
| 4 | PBE | V | Preamble bit enable 0 = Disable 1 = Enable |
| 3 | ТВ | OTP | Top/bottom selected 0 = Top area protect 1 = Bottom area protect |
| 2,1,0 | ODS2, ODS1, ODS0 | V | Output driver strength (ODS2 = 1, ODS1 = 1, ODS0 = 0) (Note 3) |

Table 6.4 MX25L51245GXD configuration register

Note: 1. "NV" in the attribute column denotes "Non-volatile bit" and "OTP" denotes "One-time programmable bit".

2. As seen from Table 6.5, the number of dummy cycles differs depending on the read command to be used. The sample code uses H'EE as the read command and therefore loads DC[1:0] bits with a value of B'10 so that an optimum dummy cycle count can be obtained.

3. The sample code uses the settings ODS2 = 1, ODS1 = 1, and ODS0 = 0 to obtain optimum AC timing characteristics about the data hold time (tCHDX) and data output delay time (tCLQV) of the MX25L51245GXD when connected to the RZ/A2M. (This setting is possible when the load capacity of the device to be connected to the MX25L51245GXD is 15pF or less and 3.0 to 3.6V is applied to the power source (VCC) of the MX25L51245GXD.)



Table 6.5 shows a List of numbers of dummy cycles necessary for the operating frequency of the MX25L51245GXD. The number of necessary dummy cycles differ depending on the read command and operating frequency to be used. Since the sample code uses the H'EE command as the read command and sets QSPIn_SPCLK to 66MHz, its optimum setting is DC[1:0] = B'10 which yields a dummy cycle count of 8 cycles.

When changing the read command to be used, set the number of dummy cycles according to the new read command and the frequency of QSPIn_SPCLK.

| Table | 6.5 | List | of | numbers | of | dummy | cycles | necessary | for | the | operating | frequency | of | the |
|-------|-----|-------|----|---------|----|-------|--------|-----------|-----|-----|-----------|-----------|----|-----|
| | MX | 25L51 | 24 | 5GXD | | | | | | | | | | |

| | Configuration register DC[1:0] bits | | | | |
|--------------------|-------------------------------------|----------|----------|-----------|--|
| Read command | B'00 | B'01 | B'10 | B'11 | |
| FAST READ (H'0B) | 8 cycles | 6 cycles | 8 cycles | 10 cycles | |
| FAST READ4B (H'0C) | /133MHz | /133MHz | /133MHz | /66MHz | |
| FASTDTRD (H'0D) | 8 cycles | 6 cycles | 8 cycles | 10 cycles | |
| FRDTRD4B H'0E) | /66MHz | /66MHz | /66MHz | /83MHz | |
| 4READ (H'EB) | 6 cycles | 4 cycles | 8 cycles | 10 cycles | |
| 4READ4B (H'EC) | /84MHz | /70MHz | /104MHz | /133MHz | |
| | | (Note 2) | | | |
| 4DTRD (H'ED) | 6 cycles | 4 cycles | 8 cycles | 10 cycles | |
| 4DTRD4B (H'EE) | /52MHz | /42MHz | /66MHz | /100MHz | |
| | | | (Note 1) | | |

Note: 1. In the default state of the sample code, 4DTRD4B (H'EE) is used as the read command in external address space read mode. In the sample code, the DC[1:0] bits are set to B'10 in order to achieve the minimum number of dummy cycles at 66Mhz operation.

2. In the sample code, 4READ4B (H'EC) is used for SDR transfer read access in external address space read mode, and the DC[1:0] bits are set to B'01 in order to achieve the minimum number of dummy cycles at 66Mhz operation.



6.2 Changing the Sample Code When Not Changing the Serial Flash Memory

6.2.1 Changing to SDR Transfer Read Command

In the sample code, the SDR transfer read command can be used as a read command in external address space read mode. By disabling the macro definition SPIBSC_PRV_DDR_SETTING defined in hwsetup.c, the SDR transfer read command is used for direct access to the serial flash memory. Table 6.6 shows the Register settings for changing to SDR transfer read command.

Table 6.6 Register settings for changing to SDR transfer read command

| Setting | Value |
|-------------------------|--|
| Read command setting | DRCMR.CMD[7:0] = 0xEC |
| | DRENR.CDB[1:0] = SPIBSC_1BIT_WIDTH |
| | DRENR.CDE = SPIBSC_OUTPUT_ENABLE |
| Address setting | DRENR.ADB[1:0] = SPIBSC_4BIT_WIDTH |
| | DRENR.ADE[3:0] = SPIBSC_OUTPUT_ADDR_32 |
| | DRDRENR.ADDRE = SPIBSC_SDR_TRANSFER |
| Option data setting | DRENR.OPDB[1:0] = SPIBSC_4BIT_WIDTH |
| | DRENR.OPDE[3:0] = SPIBSC_OUTPUT_OPD_3 |
| | DRDRENR.OPDRE = SPIBSC_SDR_TRANSFER |
| | DROPR.OPD3[7:0] = 0x00 |
| Dummy cycle setting | DRENR.DME = SPIBSC_OUTPUT_ENABLE |
| | DRDMCR.DMCYC[4:0] = SPIBSC_DUMMY_02CYC |
| Transfer data setting | DRENR.DRDB[1:0] = SPIBSC_4BIT_WIDTH |
| | DRDRENR.DRDRE = SPIBSC_SDR_TRANSFER |
| Status register setting | QE bit = 1 |
| Configuration | DC[1:0] bits = b'01 (4 cycles) |
| register setting | PBE bit = 0 (Disabled) |
| | ODS[2:0] bits = b'110 |



Figure 6.2 shows the SDR transfer mode read operation. In read operation, the data cycle is started after command output, address output, and dummy cycle output from the SPIBSC, and data is output from the MX25L51245GXD.

The MX25L51245GXD samples the input data at the rising edge of the clock in SDR transfer mode. The SPIBSC begins data output with respect to the falling edge of the clock and holds the data at the rising edge.

The MX25L51245GXD also begins data output at the falling edge of the clock. In the data cycle, data is output at the falling edge of the last clock of the dummy cycle until the rising edge of the next clock. The SPIBSC samples the input data at the rising edge of the clock.



Figure 6.2 SDR transfer mode read operation



6.3 Changing the Sample Code When Changing the Serial Flash Memory

When changing the serial flash memory, the sample code should be changed according to the specifications of the serial flash memory to be used.

Table 6.7 lists the Points for changing sample code.

| Table 6.7 | Points | for | changing | sample | code |
|-----------|--------|-----|----------|--------|------|
| | | | | | |

| Change point | Description | Related section number |
|---|--|------------------------------|
| Signal Output when a Read Command is Issued | Change the output signal to be sent to the serial flash memory when a read command is issued in external address space read mode according to the specifications for the serial flash memory read command to be used. | 6.3.1 |
| Setting up the Serial Flash Memory Registers | The registers in the serial flash memory required to use the SPIBSC in external address read mode are made according to the serial flash memory to be used. | 6.3.2 |
| Serial Flash Memory Write Completion Wait | Wait for the write to the serial flash memory to be completed according to the serial flash memory to be used. | 6.3.3 |
| Serial Flash Memory Status Register Read | Read the status registers in the serial flash memory according to the serial flash memory to be used. | 6.3.4 |
| Serial Flash Memory Configuration Register Read | Read the configuration registers in the serial flash memory according to the serial flash memory to be used. | 6.3.5 |
| Serial Flash Memory Write Enable | The settings for the registers in the serial flash memory are made to enable write operations according to the serial flash memory to be used. (Note) | 6.3.6 |
| Serial Flash Memory Status/Configuration Register Write | Write the status/configuration registers in the serial flash memory according to the serial flash memory to be used. | 6.3.7 |

Note: In some cases, it is necessary to enable write operations to the serial flash memory in order to make settings to the registers in the serial flash memory.


The settings in Table 6.7 are executed by the SPIBSC loader program (R_SC_HardwareSetup function). It can be handled by changing the processing of the user-defined function in the sample code according to the serial flash memory to be used. Figure 6.3 shows the Hierarchical module diagram of the SPIBSC and serial flash memory settings. Subsections 6.3.1 to 6.3.7 show the outline of the processing executed by the sample program.



Figure 6.3 Hierarchical module diagram of the SPIBSC and serial flash memory settings



6.3.1 Signal Output when a Read Command is Issued

In external address space read mode, a read access to the SPI multi-I/O bus space is initiated by sending a signal, which is converted for SPI communication, to the serial flash memory when issuing the read command. In the case of changing the serial flash memory to be used, the output signal for issuing a read command needs to be changed according to the specifications for the serial flash memory read command.

The SPIBSC allows the read command signal to be output to the serial flash memory by setting up the SPIBSC register in the external address space read mode.

In the sample code, the SPIBSC register settings can be changed and the output signal when a read command is issued can be changed by changing the contents of the SPIBSC external address space read mode's read command settings tables (Table 6.8, Table 6.9). The SPIBSC register settings specified in the read command settings tables are made by executing the SPIBSC operating mode setting function (R_SPIBSC_ChangeMode). The serial flash memory register settings related to the read command settings (number of dummy cycles, bit width, etc.) are made by executing the serial flash memory register setting function (Userdef_SPIBSC_SFLASH_SetMode). Even if executing register settings in the serial flash memory with the Userdef_SPIBSC_SFLASH_SetMode function, make the changes according to the specifications of the serial flash memory to be used.

Figure 6.4 shows the Correspondence between SPIBSC register settings and waveforms output to serial flash memory during external address read operation. Refer to these example settings when changing the settings in the external address space read mode's read command settings tables (Table 6.8 and Table 6.9) to match the read command of the serial flash memory used.



RZ/A2M Group



Figure 6.4 Correspondence between SPIBSC register settings and waveforms output to serial flash memory during external address read operation



| Table 6.8 | Command settings table for external address space read mode gs_xip_read_table[0]: |
|-----------|---|
| | 4BIT_DDR_READ |

| Member | Description | Setting value |
|------------------------------|--|----------------------------|
| uint8_t command_name[20] | Command identification character string | "4BIT_DDR_READ" |
| uint8_t cmd | Command code | 0xEE |
| uint8_t cmd_width | Command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t cmd_output_enable | Command output enable/disable | SPIBSC_OUTPUT_ENABLE |
| uint8_t ocmd | Optional command code | 0x00 |
| uint8_t ocmd_width | Optional command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t ocmd_output_enable | Optional command output enable/disable | SPIBSC_OUTPUT_DISABLE |
| uint8_t addr_width | Address bit width | SPIBSC_4BIT_WIDTH |
| uint8_t addr_output_enable | Address output setting | SPIBSC_OUTPUT_ADDR_32 |
| uint8_t addr_ddr_enable | Address transfer method | SPIBSC_DDR_TRANSFER |
| uint8_t opdata_width | Option data bit width | SPIBSC_4BIT_WIDTH |
| uint8_t opdata_output_enable | Option data output setting | SPIBSC_OUTPUT_OPD_3 (Note) |
| uint8_t opdata_ddr_enable | Option data transfer method | SPIBSC_DDR_TRANSFER (Note) |
| uint8_t opd3 | Option Data3 (8bit) setting (outputs for the first) | 0x00 (Note) |
| uint8_t opd2 | Option Data2 (8bit) setting (outputs for the second) | 0x00 |
| uint8_t opd1 | Option Data1 (8bit) setting (outputs for the third) | 0x00 |
| uint8_t opd0 | Option Data0 (8bit) setting (outputs for the fourth) | 0x00 |
| uint8_t dummy_cycle_enable | Dummy cycle output enable/disable | SPIBSC_OUTPUT_ENABLE |
| uint8_t dummy_cycle_count | Number of dummy cycles | SPIBSC_DUMMY_07CYC |
| uint8_t data_width | Transfer data bit width | SPIBSC_4BIT_WIDTH |
| uint8_t data_ddr_enable | Transfer data transfer method | SPIBSC_DDR_TRANSFER |

Note: The MX25L51245GXD transits to the Performance Enhance Mode when data (e.g., H'A5, H'5A, H'F0, H'0F, etc.) that toggles between bits 7-4 and bits 3-0 is input during the performance enhance indicator cycle that follows the address cycle (P[7:0] in Figure 6.5). Since the RZ/A2M's external address space read mode does not support the data transfer in Performance Enhance Mode, the sample code makes configuration so that the MX25L51245GXD will not switch into the Performance Enhance Mode by making configuration so that H'00 is output from the OPD3.



Figure 6.5 Waveform format of EEH read command (reference)



| Table 6.9 | Command settings table for external address space read mode gs_xip_read_table[1]: |
|-----------|---|
| | 4BIT_SDR_READ |

| Member | Description | Setting value |
|------------------------------|--|----------------------------|
| uint8_t command_name[20] | Command identification character string | "4BIT_SDR_READ" |
| uint8_t cmd | Command code | 0xEC |
| uint8_t cmd_width | Command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t cmd_output_enable | Command output enable/disable | SPIBSC_OUTPUT_ENABLE |
| uint8_t ocmd | Optional command code | 0x00 |
| uint8_t ocmd_width | Optional command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t ocmd_output_enable | Optional command output enable/disable | SPIBSC_OUTPUT_DISABLE |
| uint8_t addr_width | Address bit width | SPIBSC_4BIT_WIDTH |
| uint8_t addr_output_enable | Address output setting | SPIBSC_OUTPUT_ADDR_32 |
| uint8_t addr_ddr_enable | Address transfer method | SPIBSC_SDR_TRANSFER |
| uint8_t opdata_width | Option data bit width | SPIBSC_4BIT_WIDTH |
| uint8_t opdata_output_enable | Option data output setting | SPIBSC_OUTPUT_OPD_3 (Note) |
| uint8_t opdata_ddr_enable | Option data transfer method | SPIBSC_SDR_TRANSFER (Note) |
| uint8_t opd3 | Option Data3 (8bit) setting (outputs for the first) | 0x00 (Note) |
| uint8_t opd2 | Option Data2 (8bit) setting (outputs for the second) | 0x00 |
| uint8_t opd1 | Option Data1 (8bit) setting (outputs for the third) | 0x00 |
| uint8_t opd0 | Option Data0 (8bit) setting (outputs for the fourth) | 0x00 |
| uint8_t dummy_cycle_enable | Dummy cycle output enable/disable | SPIBSC_OUTPUT_ENABLE |
| uint8_t dummy_cycle_count | Number of dummy cycles | SPIBSC_DUMMY_02CYC |
| uint8_t data_width | Transfer data bit width | SPIBSC_4BIT_WIDTH |
| uint8_t data_ddr_enable | Transfer data transfer method | SPIBSC_SDR_TRANSFER |

Note: The MX25L51245GXD transits to the Performance Enhance Mode when data (e.g., H'A5, H'5A, H'F0, H'0F, etc.) that toggles between bits 7-4 and bits 3-0 is input during the performance enhance indicator cycle that follows the address cycle (P[7:0] in Figure 6.6). Since the RZ/A2M's external address space read mode does not support the data transfer in Performance Enhance Mode, the sample code makes configuration so that the MX25L51245GXD will not switch into the Performance Enhance Mode by making configuration so that H'00 is output from the OPD3.

| RZ/A2M | MX25L5124 | 5GXD | |
|------------|-----------|--|---------|
| QSPI0_SSL | CS# | | • |
| QSPI0_SPCL | K SCLK | | - |
| | | Command Address(8 Cycles) Performande Enhance Indicator Configurable Duta Out2 Out3 | |
| QSPI0_IO0 | SIO0 | Don't Care H'EC 428/424/420/416/412/48/44/40/P4/P0 D4/D0/D4/D0/D4/D0/D4/D0/D0/D4/D0/D0/D0/D0/D0/D0/D0/D0/D0/D0/D0/D0/D0/ | re - |
| QSPI0_IO1 | SIO1 | | re |
| QSPI0_IO2 | SIO2 | | re - |
| QSPI0_IO3 | SIO3 | | re - |

Figure 6.6 Waveform format of ECH read command (reference)

6.3.2 Setting up the Serial Flash Memory Registers

In the sample code, the user-defined function Userdef_SPIBSC_SFLASH_SetMode executes the processing for the serial flash memory MX25L51245GXD register settings (QE bit of the status register, and DC[1:0] bits, PBE bit, and ODS[2:0] bits of the configuration register) according to the specifications of the read command to be used.

In the sample code, because the Quad read command (H'EE or H'EC) is used as the read command, the status register QE (Quad Enable) bit is set to 1 so the bit width is 4 bits. Also, the DC[1:0] bits of the configuration register are set so that the number of inserted dummy cycles is the minimum needed for the read command and operating frequency used (refer to Table 6.5 List of numbers of dummy cycles necessary for the operating frequency of the MX25L51245GXD for details). Further, the ODS[2:0] bits of the configuration register are set to B'110 to achieve the data output delay (tCLQV) needed for the connection of the RZ/A2M and MX25L51245GXD. Change the execution of the Userdef_SPIBSC_SFLASH_SetMode function so that the serial flash memory's control register setting conforms to the read command specifications of the serial flash memory to be used.

Figure 6.7 shows the Userdef_SPIBSC_SFLASH_SetMode function processing flow of the sample code.



Figure 6.7 Userdef_SPIBSC_SFLASH_SetMode function processing flow



6.3.3 Serial Flash Memory Write Completion Wait

The serial flash memory transits to a busy state when the serial flash memory registers (Status Register and Configuration Register) or memory are written to. It is then necessary to wait until the written data is reflected before accessing the serial flash memory.

In the sample code, this wait processing is executed with the Userdef_SPIBSC_SFLASH_WaitReady function.

Implement the Userdef_SPIBSC_SFLASH_WaitReady function according to the specifications of the serial flash memory to be used so that it can wait until completion of serial flash memory writing.

In the sample code, The Status Register WIP bit is read, and wait processing is performed until writing is complete.

Figure 6.8 shows the Userdef_SPIBSC_SFLASH_WaitReady function processing flow of the sample code.



Figure 6.8 Userdef_SPIBSC_SFLASH_WaitReady function processing flow



6.3.4 Serial Flash Memory Status Register Read

In the sample code, serial flash memory Status Register reading is executed with the Userdef_SPIBSC_SFLASH_ReadStatus function.

Implement the serdef_SPIBSC_SFLASH_ReadStatus function according to the specifications of the serial flash memory to be used so that it can read the serial flash memory status register.

Figure 6.9 shows the Userdef_SPIBSC_SFLASH_ReadStatus function processing flow of the sample code.



Figure 6.9 Userdef_SPIBSC_SFLASH_ReadStatus function processing flow



Table 6.10 Command settings table for manual mode gs_command_table[0]: READ STATUS command

| Member | Description | Setting value |
|-----------------------------------|--|-----------------------|
| uint8_t command_name[20] | Command identification character string | "READ STATUS" |
| uint8_t cmd | Command code | 0x05 |
| uint8_t cmd_width | Command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t cmd_output_enable | Command output enable/disable | SPIBSC_OUTPUT_ENABLE |
| uint8_t ocmd | Optional command code | 0x00 |
| uint8_t ocmd_width | Optional command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t ocmd_enable | Optional command output enable/disable | SPIBSC_OUTPUT_DISABLE |
| uint8_t addr_width | Address bit width | SPIBSC_1BIT_WIDTH |
| uint8_t addr_output_enable | Address output setting | SPIBSC_OUTPUT_DISABLE |
| uint8_t addr_sdr_ddr | Address transfer method | SPIBSC_SDR_TRANSFER |
| uint8_t opdata_width | Option data bit width | SPIBSC_1BIT_WIDTH |
| uint8_t opdata_output_enable | Option data output setting | SPIBSC_OUTPUT_DISABLE |
| uint8_t opdata_ddr_enable | Option data transfer method | SPIBSC_SDR_TRANSFER |
| uint8_t opd3 | Option Data3 (8bit) setting (outputs for the first) | 0x00 |
| uint8_t opd2 | Option Data2 (8bit) setting (outputs for the second) | 0x00 |
| uint8_t opd1 | Option Data1 (8bit) setting (outputs for the third) | 0x00 |
| uint8_t opd0 | Option Data0 (8bit) setting (outputs for the fourth) | 0x00 |
| uint8_t dummy_cycle_output_enable | Dummy cycle output enable/disable | SPIBSC_OUTPUT_DISABLE |
| uint8_t dummy_cycle_count | Number of dummy cycles | 0x00 |
| uint8_t transfer_data_width | Transfer data bit width | SPIBSC_1BIT_WIDTH |
| uint8_t transfer_data_sdr_ddr | Transfer data transfer method | SPIBSC_SDR_TRANSFER |

| RZ/A2M | MX25L5124 | 45GXD | |
|-------------|-----------|-------|---|
| QSPI0_SSL | CS# | | |
| QSPI0_SPCLK | SCLK | | |
| QSPI0_IO0 | SI | | |
| QSPI0_IO1 | SO | | Hi-Z Status Register Out T X 6 X 5 X 4 X 3 X 2 X 1 X 0 X 7 X 6 X 5 X 4 X 3 X 2 X 1 X 0 Y 7 MSB MSB MSB |
| | | | |

Figure 6.10 Waveform format of READ STATUS command (reference)



6.3.5 Serial Flash Memory Configuration Register Read

In the sample code, serial flash memory configuration register reading is executed with the Userdef_SPIBSC_SFLASH_ReadConfig function.

Implement the Userdef_SPIBSC_SFLASH_ReadConfig function according to the specifications of the serial flash memory to be used so that it can read the serial flash memory configuration register.

Figure 6.11 shows the Userdef_SPIBSC_SFLASH_ReadConfig function processing flow of the sample code.



Figure 6.11 Userdef_SPIBSC_SFLASH_ReadConfig function processing flow



Table 6.11 Command settings table for manual mode gs_command_table[1]: READ CONFIGURATION Command Command

| Member | Description | Setting value |
|-----------------------------------|---|-----------------------|
| uint8_t command_name[20] | Command identification character string | "READ CONFIGURATION" |
| uint8_t cmd | Command code | 0x15 |
| uint8_t cmd_width | Command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t cmd_output_enable | Command output enable/disable | SPIBSC_OUTPUT_ENABLE |
| uint8_t ocmd | Optional command code | 0x00 |
| uint8_t ocmd_width | Optional command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t ocmd_enable | Optional command output enable/disable | SPIBSC_OUTPUT_DISABLE |
| uint8_t addr_width | Address bit width | SPIBSC_1BIT_WIDTH |
| uint8_t addr_output_enable | Address output setting | SPIBSC_OUTPUT_DISABLE |
| uint8_t addr_sdr_ddr | Address transfer method | SPIBSC_SDR_TRANSFER |
| uint8_t opdata_width | Option data bit width | SPIBSC_1BIT_WIDTH |
| uint8_t opdata_output_enable | Option data output setting | SPIBSC_OUTPUT_DISABLE |
| uint8_t opdata_ddr_enable | Option data transfer method | SPIBSC_SDR_TRANSFER |
| uint8_t opd3 | Option Data3 (8bit) setting (outputs for the first) | 0x00 |
| uint8_t opd2 | Option Data2 (8bit) setting (outputs for the | 0x00 |
| | second) | |
| uint8_t opd1 | Option Data1 (8bit) setting (outputs for the | 0x00 |
| | third) | |
| uint8_t opd0 | Option Data0 (8bit) setting (outputs for the | 0x00 |
| | fourth) | |
| uint8_t dummy_cycle_output_enable | Dummy cycle output enable/disable | SPIBSC_OUTPUT_DISABLE |
| uint8_t dummy_cycle_count | Number of dummy cycles | 0x00 |
| uint8_t transfer_data_width | Transfer data bit width | SPIBSC_1BIT_WIDTH |
| uint8 t transfer data sdr ddr | Transfer data transfer method | SPIBSC SDR TRANSFER |

| RZ/A2M | MX25L5124 | 45GXD |
|-------------|-----------|---|
| QSPI0_SSL | CS# | |
| QSPI0_SPCLK | SCLK | 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Command |
| QSPI0_IO0 | SI | Don't Care Don't Care |
| QSPI0_IO1 | SO | Hi-Z Configuration Register Out Configuration Register Out MSB MSB |

Figure 6.12 Waveform format of READ CONFIGURATION command (reference)



6.3.6 Serial Flash Memory Write Enable

It is necessary to enable the serial flash memory for writes before writing data to the registers (Status Register and Configuration Register) of the serial flash memory. In the sample code, this wait processing is executed with the Userdef_SPIBSC_SFLASH_WriteEnable function.

Implement the Userdef_SPIBSC_SFLASH_WriteEnable function according to the specifications for the serial flash memory to be used so that it can be enabled for writes. In the sample code, a Write Enable command (WREN [H'06]) is issued, thereby enabling writes (setting the WEL bit of the Status Register to 1).

Figure 6.13 shows the Userdef_SPIBSC_SFLASH_WriteEnable function processing flow of the sample code.



Figure 6.13 Userdef_SPIBSC_SFLASH_WriteEnable function processing flow



Table 6.12 Command settings table for manual mode gs_command_table[2]: WRITE ENABLE command

| Member | Description | Setting value |
|-----------------------------------|--|-----------------------|
| uint8_t command_name[20] | Command identification character string | "WRITE ENABLE" |
| uint8_t cmd | Command code | 0x06 |
| uint8_t cmd_width | Command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t cmd_output_enable | Command output enable/disable | SPIBSC_OUTPUT_ENABLE |
| uint8_t ocmd | Optional command code | 0x00 |
| uint8_t ocmd_width | Optional command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t ocmd_enable | Optional command output enable/disable | SPIBSC_OUTPUT_DISABLE |
| uint8_t addr_width | Address bit width | SPIBSC_1BIT_WIDTH |
| uint8_t addr_output_enable | Address output setting | SPIBSC_OUTPUT_DISABLE |
| uint8_t addr_sdr_ddr | Address transfer method | SPIBSC_SDR_TRANSFER |
| uint8_t opdata_width | Option data bit width | SPIBSC_1BIT_WIDTH |
| uint8_t opdata_output_enable | Option data output setting | SPIBSC_OUTPUT_DISABLE |
| uint8_t opdata_ddr_enable | Option data transfer method | SPIBSC_SDR_TRANSFER |
| uint8_t opd3 | Option Data3 (8bit) setting (outputs for the first) | 0x00 |
| uint8_t opd2 | Option Data2 (8bit) setting (outputs for the second) | 0x00 |
| uint8_t opd1 | Option Data1 (8bit) setting (outputs for the third) | 0x00 |
| uint8_t opd0 | Option Data0 (8bit) setting (outputs for the fourth) | 0x00 |
| uint8_t dummy_cycle_output_enable | Dummy cycle output enable/disable | SPIBSC_OUTPUT_DISABLE |
| uint8_t dummy_cycle_count | Number of dummy cycles | 0x00 |
| uint8_t transfer_data_width | Transfer data bit width | SPIBSC_1BIT_WIDTH |
| uint8_t transfer_data_sdr_ddr | Transfer data transfer method | SPIBSC_SDR_TRANSFER |



Figure 6.14 Waveform format of WRITE ENABLE command (reference)



6.3.7 Serial Flash Memory Status/Configuration Register Write

In the sample code, writing to the QE bit of the status register and DC[1:0] bits of the configuration register in the serial flash memory is executed with the Userdef_SPIBSC_SFLASH_WriteStatus function.

Implement the Userdef_SPIBSC_SFLASH_WriteStatus function according to the specifications of the serial flash memory to be used so that it can write the serial flash memory status register and configuration register settings.

Figure 6.15 shows the Userdef_SPIBSC_SFLASH_WriteStatus function processing flow of the sample code.

| Userdef_SPIBSC_SFLASH_WriteStatus | Argument *p_status : Pointer to region in which the value written to the status register is stored *p_config : Pointer to region in which the value written to the configuration register is stored | |
|---|--|--|
| Write Status Register (WRSR[H'01H]) command issued R_SPIBSC_SPICMDIssue() | The Write Status Register(WRSR[H'01]) command is issued for the serial flash memory. By setting the R_SPIBSC_SPICMDIssue function argument table_no to "3", the data in gs_command_table[3] which stores the data used to issue the Write Status Register command is used, and the SPI command issuing process is performed. | |
| | R_SPIBSC_SPICMDIssue function arguments 3 (= table_no) : Use the gs_command_table[2] data when issuing command Arbitrary value (= addr) : No effect on function processing &write_data[0] (= *write_buff) : The value for write_data[0](*p_status) is written to the Status Register : The value for write_data[1](*p_config) is written to the Configuration Register 2 (= write_size) : Number of bytes written (2 bytes: *p_status, *p_config) Arbitrary value (= *read_buff) : No effect on function processing 0 (= read_size) : Number of read bytes is 0 byte | |
| Wait until write is completed Userdef_SPIBSC_SFLASH_WatiReady() | Wait until the Write Status Register(WRSR[H'01]) command issuing has been completed. | |
| return | | |

Figure 6.15 Userdef_SPIBSC_SFLASH_WriteStatus function processing flow



Table 6.13 Command settings table for manual mode gs_command_table[3]: WRITE STATUS command

| Member | Description | Setting value |
|-----------------------------------|---|-----------------------|
| uint8_t command_name[20] | Command identification character string | "WRITE STATUS" |
| uint8_t cmd | Command code | 0x01 |
| uint8_t cmd_width | Command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t cmd_output_enable | Command output enable/disable | SPIBSC_OUTPUT_ENABLE |
| uint8_t ocmd | Optional command code | 0x00 |
| uint8_t ocmd_width | Optional command bit width | SPIBSC_1BIT_WIDTH |
| uint8_t ocmd_enable | Optional command output enable/disable | SPIBSC_OUTPUT_DISABLE |
| uint8_t addr_width | Address bit width | SPIBSC_1BIT_WIDTH |
| uint8_t addr_output_enable | Address output setting | SPIBSC_OUTPUT_DISABLE |
| uint8_t addr_sdr_ddr | Address transfer method | SPIBSC_SDR_TRANSFER |
| uint8_t opdata_width | Option data bit width | SPIBSC_1BIT_WIDTH |
| uint8_t opdata_output_enable | Option data output setting | SPIBSC_OUTPUT_DISABLE |
| uint8_t opdata_ddr_enable | Option data transfer method | SPIBSC_SDR_TRANSFER |
| uint8_t opd3 | Option Data3 (8bit) setting (outputs for the first) | 0x00 |
| uint8_t opd2 | Option Data2 (8bit) setting (outputs for the | 0x00 |
| | second) | |
| uint8_t opd1 | Option Data1 (8bit) setting (outputs for the | 0x00 |
| | third) | |
| uint8_t opd0 | Option Data0 (8bit) setting (outputs for the | 0x00 |
| | fourth) | |
| uint8_t dummy_cycle_output_enable | Dummy cycle output enable/disable | SPIBSC_OUTPUT_DISABLE |
| uint8_t dummy_cycle_count | Number of dummy cycles | 0x00 |
| uint8_t transfer_data_width | Transfer data bit width | SPIBSC_1BIT_WIDTH |
| uint8 t transfer data sdr ddr | Transfer data transfer method | SPIBSC SDR TRANSFER |

| RZ/A2M | MX25L51245 | GXD |
|------------|------------|---|
| QSPI0_SSL | CS# | |
| QSPI0_SPCL | K SCLK | |
| QSPI0_IO0 | SI | Command Status Register Configuration Register Don't Care H'01 7 × 6 × 5 × 4 × 3 × 2 × 1 × 0 × 15 × 14 × 13 × 12 × 11 × 10 × 9 × 8 × Don't Care MSB MSB |
| QSPI0_IO1 | SO | Hi-Z |

Figure 6.16 Waveform format of WRITE STATUS command (reference)



7. Sample Code Precautions

7.1 Accessible area in external address space read mode

The accessible area in external address space read mode is a 256MB area assigned to the SPI multi-IO bus space (H'2000_0000 to H'2FFF_FFF). The SPIBSC converts access to this area to H'0000_0000 to H'0FFF_FFFF in the serial flash memory to access it. In the sample code, a 256MB area from H'0000_0000 to H'0FFF_FFFF in the serial flash memory can be accessed. In the RZ/A2M, an area larger than 256MB can be accessed by controlling the SPIBSC data read expansion address setting register (DREAR) and changing the serial flash memory address allocated to the SPI multi-I/O bus space, but since this prevents access to the area before DREAR is controlled, access to an area larger than 256MB is not supported in the sample code. The access specifications are only for H'0000_0000 to H'0FFF_FFFF in the serial flash memory.

In manual mode, access using a 4-byte address is supported, and a 4GB area of the serial flash memory can be accessed.



8. Sample Code

Sample code can be downloaded from the Renesas Electronics website.

9. Reference Documents

User's Manual: Hardware

RZ/A2M Group User's Manual: Hardware The latest version can be downloaded from the Renesas Electronics website.

RTK7921053C00000BE (RZ/A2M CPU board) User's Manual The latest version can be downloaded from the Renesas Electronics website.

RTK79210XXB00000BE (RZ/A2M SUB board) User's Manual The latest version can be downloaded from the Renesas Electronics website.

Arm Architecture Reference Manual ARMv7-A and ARMv7-R edition Issue C The latest version can be downloaded from the Arm website.

Arm Cortex[™]-A9 Technical Reference Manual Revision: r4p1 The latest version can be downloaded from the Arm website.

Arm Generic Interrupt Controller Architecture Specification - Architecture version2.0 The latest version can be downloaded from the Arm website.

Arm CoreLink[™] Level 2 Cache Controller L2C-310 Technical Reference Manual Revision: r3p3 The latest version can be downloaded from the Arm website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

User's Manual: Integrated Development

The e² studio Integrated Development Environment user's manual can be downloaded from the Renesas Electronics website.

The latest version can be downloaded from the Renesas Electronics website.



Revision History

| | | Description | | |
|----------|-----------|-------------|---|--|
| Rev. | Date | Page | Summary | |
| Rev.1.00 | Dec.18.18 | - | First edition issued | |
| Rev.1.10 | Mar.30.20 | - | Modified the sample code to be able to output CKIO | |
| | | P6 | Table 1.1 Peripheral functions and their applications | |
| | | | Added OSTM channel 2. | |
| | | P7 | Table 2.1 Operation confirmation conditions (1/2) | |
| | | | Remove compiler option "-mthumb-interwork" | |
| | | P19 | Table 5.5 Setting for Peripheral Functions | |
| | | | Added OSTM channel 2. | |
| | | P21 | Table 5.6 Sections and Objects to Be Used in the Loader | |
| | | | Program | |
| | | | Added section for r_memclk_setup function and | |
| | | | r_spibsc_setup function because of addition these function | |
| | | | Added to functions, function specification and flowchart | |
| | | | because of addition the r_memclk_setup function l able 5.23 | |
| | | P38 | Sample Functions | |
| | | P41 | • 5.9 Function Specification | |
| | | P48 | Figure 5.4 Flowchart of loader program (overall) 5.40.2 Memory Cleak Setting Dressesing | |
| | | P49 | 5.10.2 Memory Clock Setting Processing | |
| | | | Added to functions, function specification and flowchart | |
| | | Daa | Table 5 04 ADI Superiore | |
| | | P38 | I able 5.24 API Functions | |
| | | P41 | 5.9 Function Specification | |
| | | P51 | • 5.10.4 SPIBSC and Serial Flash Memory Initial Setting | |
| | | | Added to functions and function specification because of | |
| | | | Iserdef PostHardwareSetun function | |
| | | D20 | Table 5 25 User-Defined Functions | |
| | | P 39 | 5 9 Function Specification | |
| | | P50 | 5 10.3 Initial softing of bardware used for begting | |
| | | F30 | Changed the function specification of P. SC. HardwareSetup | |
| | | | function because of addition the R_SPIRSC_Setup function | |
| | | | the Userdef PreHardwareSetup and the | |
| | | | Userdef PostHardwareSetup function | |
| | | | Change the fallowing flowchart because of changing the | |
| | | | procedure of the timing adjustment processing for SDR mode | |
| | | | in the R_SPIBSC_Init function | |
| | | P53 | • Figure 5.8 Flowchart of SPIBSC initial setting (1/2) | |
| | | P54 | • Figure 5.9 Flowchart of SPIBSC initial setting (2/2) | |
| | | P73 | Figure 6.3 Hierarchical module diagram of the SPIBSC and | |
| | | | serial flash memory settings | |
| | | | Added the R_SPIBSC_Setup function in the hierarchical | |
| | | | module diagram | |



| | | Description | | |
|----------|-----------|-------------------|---|--|
| Rev. | Date | Page | Summary | |
| Rev.1.10 | Mar.30.20 | P14 P30 P36 | Added the note about setting the IO0FV bit in CMNCR register Table 5.2 Settings for the Boot Startup On-Chip ROM Program and Loader Program (1/3) Table 5.15 Structure for Configuring the SPIBSC External Address Space Read Mode (st_spibsc_xip_config_t) (5/5) Table 5.21 SPIBSC Manual Mode Settings Structure | |
| | | | (st_spibsc_manual_mode_command_config_t) (6/6) | |
| Rev.1.20 | Oct.12.20 | P43 | Modify procedure of function R_SPIBSC_XipStopAccess that waits for the QSPIn_SSL negation to complete before returning to caller process | |
| | | | | |



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 "Standard". Computers: office computers office computers of the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renease Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.