

### **RX66T Group, RX24T Group**

R01AN4366EJ0100 Rev.1.00

Differences Between the RX66T Group and the RX24T Group

Sep. 20, 2018

#### Introduction

This application note is the reference document to show differences in peripheral modules, I/O registers, and pin functions between the RX66T Group and the RX24T Group. This document also provides the important information that needs to be taken into account when replacing the MCU.

With regard to maximum MCU specifications, this application note describes differences between RX66T Group products with 144 pins (with programmable gain amplifier (PGA), pseudo-differential input, and USB pins) and RX24T Group products with 100 pins (part numbers with suffix #31 (for orders), chip version B), unless explicitly stated otherwise. Refer to each User's Manual: Hardware for details on differences in electrical characteristics, usage notes, and setting procedures.

#### **Target Devices**

RX66T Group RX24T Group

#### Contents

1. C	comparison of Build-In Functions Between RX66T Group and RX24T Group	4
2. C	comparison of Specifications Overview	6
2.1	CPU	6
2.2	Operating Modes	7
2.3	Resets	8
2.4	Option-Setting Memory	9
2.5	Voltage Detection Circuit	10
2.6	Clock Generation Circuit	23
2.7	Low Power Consumption	27
2.8	Register Write Protection Function	30
2.9	Interrupt Controller	31
2.10	Buses	34
2.11	Data Transfer Controller	37
2.12	I/O Ports	39
2.13	Multi-Function Pin Controller	43
2.14	Multi-Function Timer Pulse Unit 3	44
2.15	Port Output Enable 3	46
2.16	General PWM Timer	61
2.17	8-Bit Timer	75
2.18	Compare Match Timer	77
2.19	Independent Watchdog Timer	78
2.20	Serial Communications Interface	81
2.21	I <sup>2</sup> C-bus Interface	88
2.22	CAN Module	91
2.23	Serial Peripheral Interface	99
2.24	CRC Calculator	102
2.25	12-Bit A/D Converter	104
2.26	D/A Converter	117
2.27	Comparator C	118
2.28	Data Operation Circuit	123
2.29	RAM	124
2.30	Flash Memory	126
3. C	comparison of Pin Functions	131
3.1	100-Pin Package (RX24T: Chip Version B, RX66T: With PGA Pseudo-Differential Input a Pins)	nd USB
3.2	100-Pin Package (RX24T: Chip Version B, RX66T: With PGA Pseudo-Differential Input a Without USB Pins)	ınd
3.3	100-Pin Package (RX24T: Chip Version B, RX66T: Without Both PGA Pseudo-Differentia and USB Pins)	al Input
3.4	100-Pin Package (RX24T: Chip Version A, RX66T: With PGA Pseudo-Differential Input a Pins)	nd USB
3.5	100-Pin Package (RX24T: Chip Version A, RX66T: With PGA Pseudo-Differential Input a Without USB Pins)	ınd
3.6	100-Pin Package (RX24T: Chip Version A, RX66T: Without Both PGA Pseudo-Differentia	

#### **RX66T Group, RX24T Group**

## Differences Between the RX66T Group and the RX24T Group

	and USB Pins)	155
3.7	80-Pin Package	160
3.8	64-Pin Package	163
	mportant Information when Replacing the MCU	
4.1	mportant Information when Replacing the MCU  Notes on Pin Design  Notes on Functional Design	166

# 1. Comparison of Build-In Functions Between RX66T Group and RX24T Group

Table 1.1 lists the Comparison of Build-In Functions Between RX24T and RX66T. For details of each function, refer to 2. Comparison of Specifications Overview as well as documents listed in 5.Reference Documents.

Table 1.1 Comparison of Build-In Functions Between RX24T and RX66T

Function	RX24T	RX66T
<u>CPU</u>	4	
Operating Modes	4	-
Resets	4	<b>-</b>
Option-Setting Memory	4	<b>-</b>
Voltage Detection Circuit (LVDAb):RX24T, (LVDA):RX66T	4	-
Clock Generation Circuit	4	<b>-</b>
Clock Frequency Accuracy Measurement Circuit (CAC)	·	/
Low Power Consumption	4	<b>&gt;</b>
Register Write Protection Function	4	<b>-</b>
Exception Handling	·	/
Interrupt Controller (ICUb):RX24T, (ICUC):RX66T	4	<b>-</b>
Buses	4	<b>-</b>
Memory-Protection Unit (MPU)	·	/
DMA Controller (DMACAa)	×	✓
Data Transfer Controller (DTCa)	4	<b>-</b>
Event Link Controller (ELC)	×	✓
<u>I/OPorts</u>	4	<b>-</b>
Multi-Function Pin Controller (MPC)	4	<b>-</b>
Multi-Function Timer Pulse Unit 3 (MTU3d)	-	-
Port Output Enable 3 (POE3b, POE3A):RX24T, (POE3B):RX66T		<b>•</b>
General PWM Timer (GPTB):RX24T, (GPTW):RX66T		<b>•</b>
High Resolution PWM Waveform Generation Circuit (HRPWM)	×	✓
GPTW Port Output Enable (POEG)	×	✓
8-Bit Timer (TMR)		-
Compare Match Timer (CMT)		-
Watchdog Timer (WDTA)	×	✓
Independent Watchdog Timer (IWDTa)	4	<b>•</b>
USB 2.0 FS Host/Function Module (USBb)	×	✓
Serial Communications Interface (SCIg):RX24T Serial Communications Interface (SCIj, SCIi, SCIh):RX66T	4	+
I2C-bus Interface (RIICa)	4	<u> </u>
CAN Module (RSCAN):RX24T, (CAN)RX66T		<u> </u>
Serial Peripheral Interface (RSPIb):RX24T, (RSPIc):RX66T		
CRC Calculator (CRC):RX24T, (CRCA):RX66T		
Trusted Secure IP(TSIP-Lite)	×	✓
12-Bit A/D Converter (S12ADF):RX24T, (S12ADH):RX66T	4	<u> </u>
D/A Converter (DA, DAa):RX24T, 12-Bit D/A Converter (R12DAb):RX66T		<u> </u>
Temperature Sensor (TEMPS)	×	✓
- 5		

Function	RX24T	RX66T	
Comparator C (CMPC) +			
Data Operation Circuit (DOC)	+	<b>-</b>	
RAM	+	<b>-</b>	
Flash Memory (ROM (Flash Memory for Code Storage), E2 DataFlash (Flash Memory for Data Storage)):RX24T Flash Memory (Code Flash Memory, Data Flash Memory):RX66T	4	<b>.</b>	
Package	~	/	

<sup>✓:</sup> Available, ×: Not available, +: There are differences in the function between RX24T and RX66T

### 2. Comparison of Specifications Overview

This section describes comparison of specifications overview including registers.

For comparison of specifications overview, red text indicates functions which are included only in either of the MCU Groups and also indicates differences in specifications for functions which are included in both Groups.

For comparison of registers, red text indicates differences in specifications for registers which are included in both Groups and **black text** indicates registers which are included only in either of the MCU Groups.

#### 2.1 CPU

Table 2.1 lists Comparison of CPU Specifications.

Table 2.1 Comparison of CPU Specifications

Item	RX24T	RX66T
CPU	Maximum operating frequency: 80 MHz	Maximum operating frequency: 160MHz
	• 32-bit RX CPU (RX v2)	• 32-bit RX CPU (RXv3)
	Minimum instruction execution time: One instruction per clock cycle	Minimum instruction execution time: One instruction per state (cycle of the system clock)
	Address space: 4-Gbyte linear	Address space: 4-Gbyte linear
	Register set	Register set of the CPU
	- General purpose: Sixteen 32-bit registers	- General purpose: Sixteen 32-bit registers
	- Control: Ten 32-bit registers	- Control: Ten 32-bit registers
	- Accumulator: Two 72-bit registers	- Accumulator: Two 72-bit registers
	Basic instructions: 75 Variable-length instruction format	Basic instructions: 77
	Floating-point instructions: 11	Single precision floating point instructions: 11
	DSP instructions: 23	DSP instructions: 23
	Addressing modes: 11	Addressing modes: 11
	Data arrangement	Data arrangement
	- Instructions: Little endian	- Instructions: Little endian
	- Data: Selectable as little endian or big endian	Data: Selectable as little endian or big endian
	On-chip 32-bit multiplier:	<ul> <li>On-chip 32-bit multiplier:</li> <li>32 x 32 → 64 bits</li> </ul>
	32-bit $\times$ 32-bit $\rightarrow$ 64-bit	<ul> <li>On-chip divider: 32/32 → 32 bits</li> </ul>
	On-chip divider:	→ On only divider. 32/32 → 32 bits
	$32$ -bit $\div$ $32$ -bit $\rightarrow$ $32$ -bit	Barrel shifter: 32 bits
	Barrel shifter: 32 bits	Memory-protection unit (MPU)
	Memory-protection unit (MPU)      DOM as a base of Memory (disabled by	ROM Cache: 8 KB
	ROM cache: 2 Kbytes (disabled by default)	
FPU	Single precision (32-bit) floating point	Single-precision (32-bit) floating-point number
	Data types and floating-point exceptions in conformance with the IEEE754 standard	Data types and floating-point exceptions in conformance with the IEEE754 standard

#### 2.2 Operating Modes

Table 2.2 lists Comparison of Specifications for Operating Modes and Table 2.3 lists Comparison of Registers for Operating Modes.

Table 2.2 Comparison of Specifications for Operating Modes

Item	RX24T	RX66T
Operating modes by	Single-chip mode	Single-chip mode
the mode-setting pins	Boot mode (SCI)	Boot mode
		(for the SCI interface)
	<u> </u>	Boot mode
		(for the USB interface)
	<u> </u>	Boot mode
		(for the FINE interface)
	_	User boot mode
Operating mode by	<u> </u>	Single-chip mode
register setting		User boot mode
		On-chip ROM disabled extended
		mode
		On-chip ROM enabled extended
		mode
Selection of endian	MDE	MDE
	(Endian Select Register)	(Endian Select Register)

Table 2.3 Comparison of Registers for Operating Modes

Register	Bit	RX24T	RX66T
MDSR	_	_	Mode Status Register
SYSCR0	_	_	System Control Register 0
SYSCR1	ECCRAME	_	ECCRAM Enable
VOLSR	_	_	Voltage level setting register

#### 2.3 Resets

Table 2.4 lists Comparison of Specifications for Resets and Table 2.5 lists Comparison of Registers for Resets.

Table 2.4 Comparison of Specifications for Resets

Item	RX24T	RX66T
RES# pin reset	Voltage input to the RES# pin is driven low.	Voltage input to the RES# pin is driven low.
Power-on reset	VCC rises (voltage monitored: VPOR)	VCC rises (voltage detection: VPOR)
Voltage-monitoring 0 reset	VCC falls (voltage monitored: Vdet0)	VCC falls (voltage detection: Vdet0)
Voltage-monitoring 1 reset	VCC falls (voltage monitored: Vdet1)	VCC falls (voltage detection: Vdet1)
Voltage-monitoring 2 reset	VCC falls (voltage monitored: Vdet2)	VCC falls (voltage detection: Vdet2)
Deep software standby	_	Deep software standby mode is canceled
reset		by an interrupt.
Independent watchdog	The independent watchdog timer	The independent watchdog timer
timer reset	underflows, or a refresh error occurs.	underflows, or a refresh error occurs.
Watchdog timer reset	_	The watchdog timer underflows, or a
		refresh error occurs.
Software reset	Register setting	Register setting

 Table 2.5
 Comparison of Registers for Resets

Register	Bit	RX24T	RX66T
RSTSR0	DPSRSTF	_	Deep Software Standby Reset Flag
RSTSR2	WDTRF	_	Watchdog Timer Reset Detect Flag

#### 2.4 Option-Setting Memory

Table 2.6 lists Comparison of Registers for Option-Setting Memory.

Table 2.6 Comparison of Registers for Option-Setting Memory

Register	Bit	RX24T	RX66T(OFSM)
SPCC	_	_	Serial Programmer Command Control
			Register
OSIS	_	_	OCD/Serial Programmer ID Setting
			Register
OFS0	IWDTTOPS	IWDT Timeout Period Select	IWDT Timeout Period Select
	[1:0]		
		b3 b2	0 0: 1024 cycles (03FFh)
		0 0: 128 cycles (007Fh) 0 1: 512 cycles (01FFh)	0 1: 4096 cycles (05FFh)
		1 0: 1024 cycles (03FFh)	1 0: 8192 cycles (1FFFh)
		1 1: 2048 cycles (07FFh)	1 1: 16384 cycles (3FFFh)
	IWDTRSTIRQS	` '	IWDT Reset Interrupt Request Select
		Select	
			0: Non-maskable interrupt request or
		0: Non-maskable interrupt request	plain interrupt request is enabled
		is enabled	1: Reset is enabled
		1: Reset is enabled	
	IWDTSLCSTP	IWDT Sleep Mode Count Stop	IWDT Sleep Mode Count Stop
		Control	Control
		0: Counting stop is disabled	0: Counting stop is disabled
		1: Counting stop is disabled  1: Counting stop is enabled when	1: Counting stop is disabled  1: Counting stop is enabled when
		entering sleep, software standby,	entering sleep, software standby,
		or deep sleep mode	deep software standby, or
			all-module clock stop mode
	WDTSTRT	_	WDT Start Mode Select
	WDTTOPS[1:0]	_	WDT Timeout Period Select
	WDTCKS[3:0]	_	WDT Clock Frequency Division Ratio
			Select
	WDTRPES[1:0]	_	WDT Window End Position Select
	WDTRPSS[1:0]	_	WDT Window Start Position Select
	WDTRSTIRQS	_	WDT Reset Interrupt Request Select
OFS1	VDSEL[1:0]	Voltage Detection 0 Level Select	Voltage Detection 0 Level Select
		b1 b0	b1 b0
		0 0: 3.84 V is selected	0 0: Reserved 0 1: Reserved
		0 1: 2.82 V is selected 1 0: 2.51 V is selected	1 0: Selects 2.83 V
		1 0. 2.51 v is selected	1 1: Selects 4.22 V
		Settings other than above are	1 1. OGIGGIO 7.22 V
		prohibited when the voltage	
		detection 0 circuit is used.	
TMEF	_	_	TM Enable Flag Register
TMINF	_	_	TM Identification Data Register
ROMCODE		_	ROM Code Protection Register

#### 2.5 Voltage Detection Circuit

Table 2.7 lists Comparison of Specifications for Voltage Detection Circuit and Table 2.8 lists Comparison of Registers for Voltage Detection Circuit.

Also, Table 2.9 lists Comparison of Procedures for Setting up Monitoring against Vdet1, Table 2.10 lists Comparison of Procedures for Setting up Monitoring against Vdet2, Table 2.11 lists Comparison of Procedures for Setting Bits Related to the Voltage Monitoring 1 Interrupt and Voltage Monitoring 1 Reset so that Voltage Monitoring Operates and Table 2.12 lists Comparison of Procedures for Setting Bits Related to the Voltage Monitoring 2 Interrupt and Voltage Monitoring 2 Reset so that Voltage Monitoring Operates.

Table 2.7 Comparison of Specifications for Voltage Detection Circuit

		RX24T(LVDAb)			RX66T(LVDA)		
Ite	em	Voltage	Voltage	Voltage	Voltage	Voltage	Voltage
		Monitoring 0	Monitoring 1	Monitoring 2	Monitoring 0	Monitoring 1	Monitoring 2
VCC	Monitored	Vdet0	Vdet1	Vdet2	Vdet0	Vdet1	Vdet2
monitoring	voltage						
	Detected	Voltage drops	When voltage	When voltage	Voltage drops	Voltage rises or	Voltage rises or
	event	past Vdet0	rises above or	rises above or	past Vdet0	drops past	drops past
			drops below	drops below		Vdet1	Vdet2
			Vdet1	Vdet2			
	Detection	Voltage	Voltage	Voltage	Selectable from	Selectable from	Selectable from
	voltage	selectable from	selectable	selectable	among two	among five	among five
		3 levels using	from 9 levels	from 4 levels	different levels	different levels	different levels
		OFS1	using the	using the	by using	by using	by using
			LVDLVLR.LVD	LVDLVLR.LVD	OFS1.VDSEL[1:	LVDLVLR.LVD1	LVDLVLR.LVD2
			1LVL[3:0] bits	2LVL[1:0] bits	0] bits	LVL[3:0] bits	LVL[3:0] bits
	Monitoring	Not available	LVD1SR.LVD1	LVD2SR.LVD2	None	LVD1SR.LVD1	LVD2SR.LVD
	flag		MON flag:	MON flag:		MON flag:	2MON flag:
			Monitors	Monitors		Monitors	Monitors
			whether	whether		whether	whether
			voltage is	voltage is		voltage is	voltage is
			higher or lower	higher or lower		higher or lower	higher or
			than Vdet1	than Vdet2		than Vdet1	lower than
							Vdet2
			LVD1SR.LVD1	LVD2SR.LVD2		LVD1SR.LVD1	LVD2SR.LVD2
			DET flag:	DET flag:		DET flag: Vdet1	DET flag: Vdet2
			Vdet1	Vdet2		passage	passage
			passage	passage		detection	detection
			detection	detection			

			RX24T(LVDAb)		RX66T(LVDA)		
Ite	m	Voltage Monitoring 0	Voltage Monitoring 1	Voltage Monitoring 2	Voltage Monitoring 0	Voltage Monitoring 1	Voltage Monitoring 2
Process upon voltage	Reset	Voltage monitoring 0 reset	Voltage monitoring 1 reset	Voltage monitoring 2 reset	Voltage monitoring 0 reset	Voltage monitoring 1 reset	Voltage monitoring 2 reset
detection		Reset when Vdet0 > VCC: CPU restart after specified time with VCC > Vdet0	Reset when Vdet1 > VCC: CPU restart timing selectable: after specified time with VCC > Vdet1 or Vdet1 > VCC	Reset when Vdet2 > VCC: CPU restart timing selectable: after specified time with VCC > Vdet2 or after specified time with Vdet2 > VCC	Reset when Vdet0 > VCC: CPU restart after specified time with VCC > Vdet0	Reset when Vdet1 > VCC: CPU restart timing selectable: after specified time with VCC > Vdet1 or Vdet1 > VCC	Reset when Vdet2 > VCC: CPU restart timing selectable: after specified time with VCC > Vdet2 or Vdet2 > VCC
	Interrupt	Not available	Voltage monitoring 1 interrupt Non-maskable or maskable interrupt is selectable	Voltage monitoring 2 interrupt  Non-maskable or maskable interrupt is selectable	No interrupt	Voltage monitoring 1 interrupt Non-maskable interrupt or maskable interrupt selectable	Voltage monitoring 2 interrupt Non-maskable interrupt or maskable interrupt selectable
			Interrupt request issued when Vdet1 > VCC and VCC > Vdet1 or either	Interrupt request issued when Vdet2 > VCC and VCC > Vdet2 or either		Interrupt request issued when Vdet1 > VCC and VCC > Vdet1 or either	Interrupt request issued when Vdet2 > VCC and VCC > Vdet2 or either
Digital filter	Enable/ Disable switching	_	_	_	Digital filter function not available	Available	Available
	Sampling time	_	_	_	_	1/n LOCO frequency × 2 (n: 2, 4, 8, 16)	1/n LOCO frequency × 2 (n: 2, 4, 8, 16)
Event linking			_	_	None	Available Output of event signals on detection of Vdet crossings	Available Output of event signals on detection of Vdet crossings

Table 2.8 Comparison of Registers for Voltage Detection Circuit

Register	Bit	RX24T(LVDAb)	RX66T(LVDA)
LVDLVLR	LVD1LVL[3:0]	Voltage Detection 1 Level Select	Voltage Detection 1 Level Select
		(Standard voltage during drop in	(Standard voltage during drop in
		voltage)	voltage)
		b3 b0	b3 b0
		0 0 0 0: 4.29V	
		0 0 0 1: 4.14V	
		0 0 1 0: 4.02V	
		0 0 1 1: 3.84V	
		0 1 0 0: 3.10V	0 1 0 0: 4.57 V (Vdet1_0)
		0 1 0 1: 3.00V	0 1 0 1: 4.47 V (Vdet1_1)
		0 1 1 0: 2.90V	0 1 1 0: 4.32 V (Vdet1_2)
		0 1 1 1: 2.79V	1 0 1 0: 2.93 V (Vdet1_3)
		1 0 0 0: 2.68V	1 0 1 1: 2.88 V (Vdet1_4)
		Settings other than those listed above	Settings other than above are
		are prohibited.	prohibited.
	LVD2LVL[1:0]	Voltage Detection 2 Level Select	Voltage Detection 2 Level Select
	(RX24T)	(Standard voltage during drop in	(Standard voltage during drop in
	LVD2LVL[3:0]	voltage)	voltage)
	(RX66T)		
		b5 b4	b7 b4
		0 0: 4.29V	0 1 0 0: 4.57 V (Vdet2_0)
		0 1: 4.14V	0 1 0 1: 4.47 V (Vdet2_1)
		1 0: 4.02V	0 1 1 0: 4.32 V (Vdet2_2)
		1 1: 3.84V	1 0 1 0: 2.93 V (Vdet2_3)
			1 0 1 1: 2.88 V (Vdet2_4)
			Settings other than above are
			prohibited.
LVD1CR0	LVD1DFDIS	_	Voltage Monitoring 1 Digital Filter Disable Mode Select
	LVD1FSAMP	_	Sampling Clock Select
	[1:0]		
LVD2CR0	LVD2DFDIS	_	Voltage Monitoring 2 Digital Filter
			Disable Mode Select
	LVD2FSAMP	_	Sampling Clock Select
	[1:0]		

Table 2.9 Comparison of Procedures for Setting up Monitoring against Vdet1

Itam	I	DV24T/L\/DAb\	DYSST(LVDA)
ltem	_	RX24T(LVDAb)	RX66T(LVDA)
Procedures for	1	Specify the detection voltage by	Select the detection voltage by
Setting up Monitoring		setting the LVDLVLR.LVD1LVL[3:0]	setting the LVDLVLR.LVD1LVL[3:0]
against Vdet1		bits (voltage detection 1 level select).	bits.
	2	Set the LVCMPCR.LVD1E bit to 1	Set LVCMPCR.LVD1E = 1 (enabling
		(voltage detection 1 circuit enabled).	the voltage detection 1 circuit).
	3	Wait for Td(E-A)	Wait for at least td(E-A) (LVD
			operation stabilization time after LVD
			is enabled).
	4	_	When the Digital Filter is in Use
		(No procedure because there is no	Select the sampling clock for the
		digital filter)	digital filter by setting the
			LVD1CR0.LVD1FSAMP[1:0] bits.
			When the Digital Filter is Not in Use
			— (No procedure)
	5	_	When the Digital Filter is in Use
		(No procedure because there is no	Set LVD1CR0.LVD1DFDIS = 0
		digital filter)	(enabling the digital filter).
			When the Digital Filter is Not in Use
			— (No procedure)
	6	_	When the Digital Filter is in Use
		(No procedure because there is no	Wait for at least 2n + 3 cycles of the
		digital filter)	LOCO (where n = 2, 4, 8, 16, and
			the sampling clock for the digital
			filter is the LOCO frequency-divided
			by n).
			When the Digital Filter is Not in Use
			— (No procedure)
	7	Set the LVD1CR0.LVD1CMPE bit to 1	Set LVD1CR0.LVD1CMPE = 1
		(voltage monitoring 1 circuit	(enabling output of the results of
		comparison results output enabled).	comparison by voltage monitoring 1).

Table 2.10 Comparison of Procedures for Setting up Monitoring against Vdet2

Item		RX24T(LVDAb)	RX66T(LVDA)
Procedures for Setting up Monitoring against Vdet2	1	Specify the detection voltage by setting the LVDLVLR.LVD2LVL[1:0] bits (voltage detection 2 level select).	Select the detection voltage by setting the LVDLVLR.LVD2LVL[3:0] bits.
	2	Set the LVCMPCR.LVD2E bit to 1 (voltage detection 2 circuit enabled).	Set LVCMPCR.LVD2E = 1 (enabling the voltage detection 2 circuit).
	3	Wait for Td(E-A)	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).
	4	_	When the Digital Filter is in Use
		(No procedure because there is no digital filter)	Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits.
			When the Digital Filter is Not in Use
			— (No procedure)
	5	_	When the Digital Filter is in Use
		(No procedure because there is no	Set LVD2CR0.LVD2DFDIS = 0
		digital filter)	(enabling the digital filter).
			When the Digital Filter is Not in Use
			— (No procedure)
	6	_	When the Digital Filter is in Use
		(No procedure because there is no digital filter)	Wait for at least 2n + 3 cycles of the LOCO
			(where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n).
			When the Digital Filter is Not in Use
			— (No procedure)
	7	Set the LVD2CR0.LVD2CMPE bit to 1	Set LVD2CR0.LVD2CMPE = 1
		(voltage monitoring 2 circuit	(enabling output of the results of
		comparison results output enabled).	comparison by voltage monitoring 2).

Table 2.11 Comparison of Procedures for Setting Bits Related to the Voltage Monitoring 1 Interrupt and Voltage Monitoring 1 Reset so that Voltage Monitoring Operates

Item		RX24T(LVDAb)	RX66T(LVDA)
Procedures for	1	Select the detection voltage by setting	Select the detection voltage by setting
Setting Bits Related	'	the LVDLVLR.LVD1LVL[3:0] bits.	the LVDLVLR.LVD1LVL[3:0] bits.
to the Voltage	2	Set the LVD1CR0.LVD1RI bit to 0	Set LVCMPCR.LVD1E = 1 (enabling
Monitoring 1 Interrupt		(voltage monitoring 1 interrupt).	the voltage detection 1 circuit).
so that Voltage Monitoring Operates	3	Select the timing of interrupt requests by setting the LVD1CR1.LVD1IDTSEL[1:0] bits.	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).
		Select the type of interrupt by setting the LVD1CR1.LVD1IRQSEL bit.	
	4	_	When the Digital Filter is in Use
		(No procedure because there is no digital filter)	Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits.
			When the Digital Filter is Not in Use
	L		— (No procedure)
	5	_	When the Digital Filter is in Use
		(No procedure because there is no digital filter)	Set LVD1CR0.LVD1DFDIS = 0 (enabling the digital filter).
			When the Digital Filter is Not in Use
			— (No procedure)
	6		When the Digital Filter is in Use
	Ü	(No procedure because there is no digital filter)	Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n).  When the Digital Filter is Not in Use — (No procedure)
	7	Set the LVCMPCR.LVD1E bit to 1	Set LVD1CR0.LVD1RI = 0 (selecting
		(voltage detection 1 circuit enabled).	the voltage
			monitoring 1 interrupt).
	8	Wait for at least Td(E-A).	<ul> <li>Select the timing of interrupt requests by setting the LVD1CR1.LVD1IDTSEL[1:0] bits.</li> </ul>
			Select the type of interrupt by setting the LVD1CR1.LVD1IRQSEL bit.
	9	Set the LVD1CR0.LVD1CMPE bit to 1 (voltage monitoring 1 circuit	Set LVD1SR.LVD1DET = 0.
		comparison results output enabled).	
	10	Wait for at least 2 μs.	_
	11	Set the LVD1SR.LVD1DET bit to 0.	Set LVD1CR0.LVD1RIE = 1 (enabling the voltage monitoring 1 interrupt or reset).
	12	Set the LVD1CR0.LVD1RIE bit to 1	Set LVD1CR0.LVD1CMPE = 1
		(voltage monitoring 1 interrupt/reset	(enabling output of the results of
		enabled).	comparison by voltage monitoring 1).

Item		RX24T(LVDAb)	RX66T(LVDA)
Procedures for Setting Bits Related	1	Select the detection voltage by setting the LVDLVLR.LVD1LVL[3:0] bits.	Select the detection voltage by setting the LVDLVLR.LVD1LVL[3:0] bits.
to the Voltage Monitor 1 Reset so that Voltage Monitoring Operates	2	Set the LVD1CR0.LVD1RI bit to 1 (voltage monitoring 1 reset).     Select the type of reset negation by setting the LVD1CR0.LVD1RN bit.	Set LVCMPCR.LVD1E = 1 (enabling the voltage detection 1 circuit).
	3	Set the LVD1CR0.LVD1RIE bit to 1 (voltage monitoring 1 interrupt/reset enabled).	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).
	4	(No procedure because there is no digital filter)	When the Digital Filter is in Use Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits. When the Digital Filter is Not in Use — (No procedure)
	5	(No procedure because there is no digital filter)	When the Digital Filter is in Use     Set LVD1CR0.LVD1DFDIS = 0     (enabling the digital filter).
			When the Digital Filter is Not in Use     (No procedure)
	6	(No procedure because there is no digital filter)	<ul> <li>When the Digital Filter is in Use         Wait for at least 2n + 3 cycles of the         LOCO (where n = 2, 4, 8, 16, and the         sampling clock for the digital filter is         the LOCO frequency-divided by n).</li> <li>When the Digital Filter is Not in Use         — (No procedure)</li> </ul>
	7	_	<ul> <li>Set LVD1CR0.LVD1RI = 1 (selecting the voltage monitoring 1 reset).</li> <li>Select the type of the reset negation by setting the LVD1CR0.LVD1RN bit.</li> </ul>
	8	Set the LVCMPCR.LVD1E bit to 1 (voltage detection 1 circuit enabled).	Set LVD1SR.LVD1DET = 0.
	9	Wait for at least Td(E-A).	Set LVD1CR0.LVD1RIE = 1 (enabling the voltage monitoring 1 interrupt or reset).
	10	Set the LVD1CR0.LVD1CMPE bit to 1 (voltage monitoring 1 circuit comparison results output enabled).	Set LVD1CR0.LVD1CMPE = 1 (enabling output of the results of comparison by voltage monitoring 1).

Item		RX24T(LVDAb)	RX66T(LVDA)
Procedures for Setting Bits Related to the Voltage	1	Set the LVD1CR0.LVD1RIE bit to 0 (voltage monitoring 1 interrupt/reset disabled).	Set LVD1CR0.LVD1CMPE = 0 (disabling output of the results of comparison by voltage monitoring 1).
Monitoring 1 Interrupt so that Voltage Monitoring Stops	2	(No procedure because there is no digital filter)	<ul> <li>When the Digital Filter is in Use         Wait for at least 2n + 3 cycles of the         LOCO (where n = 2, 4, 8, 16, and the         sampling clock for the digital filter is         the LOCO frequency-divided by n).</li> <li>When the Digital Filter is Not in Use         — (No procedure)</li> </ul>
	3	Set the LVD1CR0.LVD1CMPE bit to 0 (voltage monitoring 1 circuit comparison results output disabled).	Set LVD1CR0.LVD1RIE = 0 (disabling the voltage monitoring 1 interrupt or reset).
	4	(No procedure because there is no digital filter)	<ul> <li>When the Digital Filter is in Use         Set LVD1CR0.LVD1DFDIS = 1         (disabling the digital filter).</li> <li>When the Digital Filter is Not in Use         — (No procedure)</li> </ul>
	5	Set the LVCMPCR.LVD1E bit to 0 (voltage detection 1 circuit disabled).	Set LVCMPCR.LVD1E = 0 (disabling the voltage detection 1 circuit).
	6	Modify settings of bits related to the voltage detection circuit registers other than LVCMPCR.LVD1E, LVD1CR0.LVD1RIE, and LVD1CR0.LVD1CMPE.	

Item		RX24T(LVDAb)	RX66T(LVDA)
Procedures for Setting Bits Related to the Voltage Monitoring 1 Reset so	1	Set the LVD1CR0.LVD1CMPE bit to 0 (voltage monitoring 1 circuit comparison results output disabled).	Set LVD1CR0.LVD1CMPE = 0 (disabling output of the results of comparison by voltage monitoring 1).
that Voltage Monitoring Stops	2	(No procedure because there is no digital filter)	<ul> <li>When the Digital Filter is in Use         Wait for at least 2n + 3 cycles of the         LOCO (where n = 2, 4, 8, 16, and the         sampling clock for the digital filter is         the LOCO frequency-divided by n).</li> <li>When the Digital Filter is Not in Use         — (No procedure)</li> </ul>
	3	Set the LVCMPCR.LVD1E bit to 0 (voltage detection 1 circuit disabled).	Set LVD1CR0.LVD1RIE = 0 (disabling the voltage monitoring 1 interrupt or reset).
	4	(No procedure because there is no digital filter)	<ul> <li>When the Digital Filter is in Use Set LVD1CR0.LVD1DFDIS = 1 (disabling the digital filter).</li> <li>When the Digital Filter is Not in Use — (No procedure)</li> </ul>
	5	Set the LVD1CR0.LVD1RIE bit to 0 (voltage monitoring 1 interrupt/reset disabled).	Set LVCMPCR.LVD1E = 0 (disabling the voltage detection 1 circuit).
	6	Modify settings of bits related to the voltage detection circuit registers other than LVCMPCR.LVD1E, LVD1CR0.LVD1RIE, and LVD1CR0.LVD1CMPE.	_

Table 2.12 Comparison of Procedures for Setting Bits Related to the Voltage Monitoring 2 Interrupt and Voltage Monitoring 2 Reset so that Voltage Monitoring Operates

Item		RX24T(LVDAb)	RX66T(LVDA)
Procedures for	1	Select the detection voltage by setting	Select the detection voltage by setting
Setting Bits Related	'	the LVDLVLR.LVD2LVL[1:0] bits.	the LVDLVLR.LVD2LVL[3:0] bits.
to the Voltage	2	Set the LVD2CR0.LVD2RI bit to 0	Set LVCMPCR.LVD2E = 1 (enabling
Monitoring 2 Interrupt		(voltage monitoring 2 interrupt).	the voltage detection 2 circuit).
so that Voltage	3	Select the timing of interrupt	Wait for at least td(E-A) (LVD operation
Monitoring Operates		requests by setting the	stabilization time after LVD is enabled).
		LVD2CR1.LVD2IDTSEL[1:0] bits.	
		Select the type of interrupt by	
		setting the	
		LVD2CR1.LVD2IRQSEL bit.	
	4	_	When the Digital Filter is in Use
		(No procedure because there is no	Select the sampling clock for the
		digital filter)	digital filter by setting the
			LVD2CR0.LVD2FSAMP[1:0] bits.
			When the Digital Filter is Not in Use
			— (No procedure)
	5	_	When the Digital Filter is in Use
		(No procedure because there is no	Set LVD2CR0.LVD2DFDIS = 0
		digital filter)	(enabling the digital filter).
			When the Digital Filter is Not in Use
			— (No procedure)
	6	_	When the Digital Filter is in Use
		(No procedure because there is no	Wait for at least 2n + 3 cycles of the
		digital filter)	LOCO (where $n = 2, 4, 8, 16, and the$
			sampling clock for the digital filter is
			the LOCO frequency-divided by n).
			When the Digital Filter is Not in Use
			— (No procedure)
	7	Set the LVCMPCR.LVD2E bit to 1	Set LVD2CR0.LVD2RI = 0 (selecting
		(voltage detection 2 circuit enabled).	the voltage monitoring 2 interrupt).
	8	Wait for at least Td(E-A).	Select the timing of interrupt requests
			by setting the
			LVD2CR1.LVD2IDTSEL[1:0] bits.
			<ul> <li>Select the type of interrupt by setting the LVD2CR1.LVD2IRQSEL bit.</li> </ul>
		On the LVDOODO LVDOOMDE Line to	
	9	Set the LVD2CR0.LVD2CMPE bit to 1	Set LVD2SR.LVD2DET = 0.
		(voltage monitoring 2 circuit comparison results output enabled).	
	10	Wait for at least 2 µs.	_
	11	Set the LVD2SR.LVD2DET bit to 0.	Set LVD2CR0.LVD2RIE = 1 (enabling
	' '	COLUMN EV DEDET DIE (O O.	the voltage monitoring 2 interrupt or
			reset).
	12	Set the LVD2CR0.LVD2RIE bit to 1	Set LVD2CR0.LVD2CMPE = 1
		(voltage monitoring 2 interrupt/reset	(enabling output of the results of
		enabled)	comparison by voltage monitoring 2).

Item		RX24T(LVDAb)	RX66T(LVDA)
Procedures for	1	Select the detection voltage by setting	Select the detection voltage by setting
Setting Bits Related		the LVDLVLR.LVD2LVL[1:0] bits.	the LVDLVLR.LVD2LVL[3:0] bits.
to the Voltage Monitor	2	Set the LVD2CR0.LVD2RI bit to 1	Set LVCMPCR.LVD2E = 1 (enabling
2 Reset so that		(voltage monitoring 2 reset).	the voltage detection 2 circuit).
Voltage Monitoring		Select the type of reset negation	
Operates		by setting the LVD2CR0.LVD2RN	
	3	bit. Set the LVD2CR0.LVD2RIE bit to 1	Moit for at least td/E_A\/I\/D an austion
	3	(voltage monitoring 2 interrupt/reset	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).
		enabled).	Stabilization time after EVD is enabled).
	4	_	When the Digital Filter is in Use
		(No procedure because there is no	Select the sampling clock for the
		digital filter)	digital filter by setting the
			LVD2CR0.LVD2FSAMP[1:0] bits.
			When the Digital Filter is Not in Use
			— (No procedure)
	5	_	When the Digital Filter is in Use
		(No procedure because there is no	Set LVD2CR0.LVD2DFDIS = 0
		digital filter)	(enabling the digital filter).
			When the Digital Filter is Not in Use
			— (No procedure)
	6	_	When the Digital Filter is in Use
		(No procedure because there is no	Wait for at least 2n + 3 cycles of the
		digital filter)	LOCO (where n = 2, 4, 8, 16, and the
			sampling clock for the digital filter is
			the LOCO frequency-divided by n).
			When the Digital Filter is Not in Use
			— (No procedure)
	7	_	• Set LVD2CR0.LVD2RI = 1 (selecting
			the voltage monitoring 2 reset).
			Select the type of the reset negation     by cetting the LVP2CROLVP2RN bit
	0	Cottle LVOMPOD LVDOE 5:44- 4	by setting the LVD2CR0.LVD2RN bit.
	8	Set the LVCMPCR.LVD2E bit to 1 (voltage detection 2 circuit enabled).	Set LVD2SR.LVD2DET = 0.
	9	Wait for at least Td(E-A).	Set LVD2CR0.LVD2RIE = 1 (enabling
		113.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	the voltage monitoring 2 interrupt or
			reset).
	10	Set the LVD2CR0.LVD2CMPE bit to 1	Set LVD2CR0.LVD2CMPE = 1
		(voltage monitoring 2 circuit	(enabling output of the results of
		comparison results output enabled).	comparison by voltage monitoring 2).

ltem		RX24T(LVDAb)	RX66T(LVDA)
Procedures for Setting Bits Related to the Voltage Monitoring 2 Interrupt	1	Set the LVD2CR0.LVD2RIE bit to 0 (voltage monitoring 2 interrupt/reset disabled).	Set LVD2CR0.LVD2CMPE = 0 (disabling output of the results of comparison by voltage monitoring 2).
so that Voltage Monitoring Stops	2	(No procedure because there is no digital filter)	<ul> <li>When the Digital Filter is in Use         Wait for at least 2n + 3 cycles of the         LOCO (where n = 2, 4, 8, 16, and the         sampling clock for the digital filter is         the LOCO frequency-divided by n).</li> <li>When the Digital Filter is Not in Use         — (No procedure)</li> </ul>
	3	Set the LVD2CR0.LVD2CMPE bit to 0 (voltage monitoring 2 circuit comparison results output disabled).	Set LVD2CR0.LVD2RIE = 0 (disabling the voltage monitoring 2 interrupt or reset).
	4	(No procedure because there is no digital filter)	<ul> <li>When the Digital Filter is in Use Set LVD2CR0.LVD2DFDIS = 1 (disabling the digital filter).</li> <li>When the Digital Filter is Not in Use — (No procedure)</li> </ul>
	5	Set the LVCMPCR.LVD2E bit to 0 (voltage monitoring 2 circuit disabled).	Set LVCMPCR.LVD2E = 0 (disabling the voltage detection 2 circuit).
	6	Modify settings of bits related to the voltage detection circuit registers other than LVCMPCR.LVD2E, LVD2CR0.LVD2RIE, and LVD2CR0.LVD2CMPE.	_

Item		RX24T(LVDAb)	RX66T(LVDA)
Procedures for Setting Bits Related to the Voltage	1	Set the LVD2CR0.LVD2CMPE bit to 0 (voltage monitoring 2 circuit comparison results output disabled).	Set LVD2CR0.LVD2CMPE = 0 (disabling output of the results of comparison by voltage monitoring 2).
Monitoring 2 Reset so that Voltage Monitoring Stops	2	— (No procedure because there is no digital filter)	<ul> <li>When the Digital Filter is in Use         Wait for at least 2n + 3 cycles of the         LOCO (where n = 2, 4, 8, 16, and the         sampling clock for the digital filter is         the LOCO frequency-divided by n).</li> <li>When the Digital Filter is Not in Use         — (No procedure)</li> </ul>
	3	Set the LVCMPCR.LVD2E bit to 0 (voltage monitoring 2 circuit disabled).	Set LVD2CR0.LVD2RIE = 0 (disabling the voltage monitoring 2 interrupt or reset).
	4	(No procedure because there is no digital filter)	<ul> <li>When the Digital Filter is in Use         Set LVD2CR0.LVD2DFDIS = 1         (disabling the digital filter).</li> <li>When the Digital Filter is Not in Use         — (No procedure)</li> </ul>
	5	Set the LVD2CR0.LVD2RIE bit to 0 (voltage monitoring 2 interrupt/reset disabled).	Set LVCMPCR.LVD2E = 0 (disabling the voltage detection 2 circuit).
	6	Modify settings of bits related to the voltage detection circuit registers other than LVCMPCR.LVD2E, LVD2CR0.LVD2RIE, and LVD2CR0.LVD2CMPE.	

#### 2.6 Clock Generation Circuit

Table 2.13 lists Comparison of Specifications for Clock Generation Circuit and Table 2.14 lists Comparison of Registers for Clock Generation Circuit.

**Table 2.13** Comparison of Specifications for Clock Generation Circuit

Item	RX24T	RX66T
Use	Generates the system clock (ICLK) to be supplied to the CPU, DTC, ROM, and RAM.	<ul> <li>Generates the system clock (ICLK) to be supplied to the CPU, DMAC, DTC, code flash memory, and RAM.</li> </ul>
	Generates the peripheral module clocks     (PCLKA, PCLKB, and PCLKD) to be     supplied to peripheral modules.     The peripheral module clock PCLKA is the     operating clock for the MTU and GPT, the     peripheral module clock PCLKD is for the     S12AD, and PCLKB is for other modules.	<ul> <li>Generates the peripheral module clock (PCLKA) to be supplied to the RSPI, SCIi, MTU3 (internal peripheral buses), GPTW (internal peripheral buses), and HRPWM (internal peripheral buses).</li> <li>Generates the peripheral module clock (PCLKB) to be supplied to peripheral modules.</li> <li>Generates the counter reference clock for the peripheral module to be supplied to the MTU3 and GPTW and the reference clock (PCLKC) for the HRPWM.</li> <li>Generates the peripheral module clocks (for analog conversion) (PCLKD) to be</li> </ul>
	Generates the FlashIF clock (FCLK) to be supplied to the FlashIF.	<ul> <li>supplied to S12AD.</li> <li>Generates the flash-IF clock (FCLK) to be supplied to the flash interface.</li> <li>Generates the external bus clock (BCLK) to be supplied to the external bus.</li> <li>Generates the USB clock (UCLK) to be supplied to the USBb.</li> </ul>
	<ul> <li>Generates the CAC clock (CACCLK) to be supplied to the CAC.</li> <li>Generates the CAN clock (CANMCLK) to be supplied to the RSCAN</li> <li>Generates the IWDT-dedicated low-speed clock (IWDTCLK) to be supplied to the IWDT.</li> </ul>	<ul> <li>Generates the CAC clock (CACCLK) to be supplied to the CAC.</li> <li>Generates the CAN clock (CANMCLK) to be supplied to the CAN.</li> <li>Generates the IWDT-dedicated clock (IWDTCLK) to be supplied to the IWDT.</li> </ul>
Operating frequency	<ul> <li>ICLK: 80 MHz (max)</li> <li>PCLKA: 80 MHz (max)</li> <li>PCLKB: 40 MHz (max)</li> <li>PCLKD: 40 MHz (max)</li> <li>FCLK: <ul> <li>1 to 32 MHz(ROM)</li> </ul> </li> </ul>	<ul> <li>ICLK: 160 MHz (max)</li> <li>PCLKA: 120 MHz (max)</li> <li>PCLKB: 60 MHz (max)</li> <li>PCLKC: 160 MHz (max)</li> <li>PCLKD: 8 MHz to 60 MHz         (for conversion with</li></ul>
		<ul><li>BCLK pin output: 40 MHz (max)</li><li>UCLK: 48 MHz (max)</li></ul>

Item	RX24T	RX66T
Operating frequency	CACCLK: Same frequency as each	CACCLK: Same as the clock from
operating frequency	oscillator	respective oscillators.
	CANMCLK: 20 MHz (max)	CANMCLK: 24 MHz (max)
	IWDTCLK: 15 kHz	IWDTCLK: 120 kHz
Main clock oscillator	Resonator frequency: 1 to 20 MHz	Resonator frequency: 8 MHz to 24 MHz
	External clock input frequency: 20 MHz (max)	External clock input frequency: 24 MHz (max)
	Connectable resonator or additional circuit: ceramic resonator, crystal	Connectable resonator or additional circuit:     ceramic resonator, crystal resonator
	Connection pins: EXTAL, XTAL	Connection pin: EXTAL, XTAL
	Oscillation stop detection function: When main clock oscillation stop is detected, the system clock source switches to LOCO, MTU and GPT pin output stops, and a non-maskable interrupt is generated.	<ul> <li>Oscillation stop detection function: When main clock oscillation stop is detected, the system clock source switches to LOCO, MTU3 and GPTW output is driven high-impedance, and a maskable or non-maskable interrupt (selectable) is</li> </ul>
	Drive capacity switching function	generated.
DI I fraguency	a lanut dadi samas	<ul> <li>Drive capacity switching function</li> <li>Input clock source:</li> </ul>
PLL frequency synthesizer	Input clock source:     Main clock and HOCO (32 MHz) clock     divided by 4	Main clock, HOCO
	Input pulse frequency division ratio:     Selectable from 1, 2, and 4	<ul> <li>Input pulse frequency division ratio:</li> <li>Selectable from 1, 2, and 3</li> </ul>
	Input frequency: 4 to 12.5 MHz	<ul> <li>Input frequency:</li> <li>8 MHz to 24 MHz</li> </ul>
	Frequency multiplication ratio:     Selectable from 4 to 15.5 (increments of 0.5)	Frequency multiplication ratio:     Selectable from 10 to 30 (increments of 0.5)  Output shall for many and the RII.
	VCO oscillation frequency: 40 to 80 MHz	<ul> <li>Output clock frequency of the PLL frequency synthesizer:</li> <li>120 MHz to 240 MHz</li> </ul>
High-speed on-chip oscillator (HOCO)	Oscillation frequency: 32 and 64 MHz	<ul> <li>Oscillation frequency: Selectable from 16 MHz, 18 MHz, and 20 MHz</li> <li>HOCO power supply control</li> </ul>
Low-speed on-chip oscillator (LOCO)	Oscillation frequency: 4 MHz	Oscillation frequency: 240 kHz
IWDT-dedicated on-chip oscillator	Oscillation frequency: 15 kHz	Oscillation frequency: 120 kHz
Control of output on the BCLK pin	_	<ul> <li>BCLK clock output or high output is selectable</li> <li>BCLK or BCLK/2 is selectable</li> </ul>
Event linking (output)	_	Detection of stopping of the main clock oscillator
Event linking (input)	_	Switching of the clock source to the low-speed on-chip oscillator

Table 2.14 Comparison of Registers for Clock Generation Circuit

Register	Bit	RX24T	RX66T
SCKCR (Note 1)	PCKC[3:0]	_	Peripheral Module Clock C (PCLKC)
			Select
	BCK[3:0]	_	External Bus Clock (BCLK) Select
	PSTOP1	_	BCLK Pin Output Control
PLLCR	PLIDIV[1:0]	PLL Input Frequency Division Ratio	PLL Input Frequency Division Ratio
		Select	Select
		b1 b0	b1 b0
		0 0: <b>x</b> 1	0 0: ×1
		0 1: ×1/2	0 1: ×1/2
		1 0: ×1/4	1 0: <b>x</b> 1/3
		1 1: Setting prohibited	1 1: Setting prohibited
	PLLSRCSEL	PLL Clock Source Selection (b2)	PLL Clock Source Select (b4)
	STC[5:0]	Frequency Multiplication Factor Select	Frequency Multiplication Factor Select
		b13 b8	b13 b8
		0 0 0 1 1 1: <b>x</b> 4	0 1 0 0 1 1: ×10.0
		0 0 1 0 0 0: <b>x</b> 4.5	0 1 0 1 0 0: ×10.5
		0 0 1 0 0 1: <b>x</b> 5	0 1 0 1 0 1: ×11.0
		0 0 1 0 1 0: <b>x</b> 5.5	0 1 0 1 1 0: ×11.5
		0 0 1 0 1 1: <b>x</b> 6	0 1 0 1 1 1: ×12.0
		0 0 1 1 0 0: ×6.5	0 1 1 0 0 0: ×12.5
		•	•
		•	•
		•	•
		0 1 1 1 0 0: <b>x</b> 14.5	1 1 1 0 0 1: <b>×</b> 29.0
		0 1 1 1 0 1: <b>x</b> 15	1 1 1 0 1 0: ×29.5
		0 1 1 1 1 0: ×15.5	1 1 1 0 1 1: <b>×</b> 30.0
		Settings other than above are	Settings other than above are
		prohibited.	prohibited.
		Initial values after a reset are different.	
BCKCR	_	_	External Bus Clock Control Register
HOCOCR2	HCFRQ[1:0]	HOCO Frequency Setting	HOCO Frequency Setting
		b1 b0	b1 b0
		0 0: 32 MHz	0 0: 16 MHz
		1 1: 64 MHz	0 1: 18 MHz
			1 0: 20 MHz
		Settings other than above are	Settings other than above are
		prohibited.	prohibited.
HOCOWTCR	<u> </u>	High-Speed On-Chip Oscillator Wait	_
		Control Register	
OSCOVFSR	ILCOVF	_	IWDT-Dedicated Clock Oscillation
			Stabilization Flag

Register	Bit	RX24T	RX66T
MOSCWTCR	MSTS[4:0] (RX24T) MSTS[7:0]	Main Clock Oscillator Wait Time	The waiting time until output of the signal from the main clock oscillator to the internal circuits starts.
	(RX66T)	b4 b0 0 0 0 0 0: Wait time = 2 cycles (0.5 μs) 0 0 0 0 1: Wait time = 1024 cycles (256 μs)	MSTS[7:0] > [tMAINOSC x (fLOCO_max) + 16] / 32
		0 0 0 1 0: Wait time = 2048 cycles (512 µs) 0 0 0 1 1: Wait time = 4096 cycles	(tMAINOSC: main clock oscillation stabilization time; fLOCO_max: maximum frequency for fLOCO)
		(1.024 ms) 0 0 1 0 0: Wait time = 8192 cycles (2.048 ms)	
		0 0 1 0 1: Wait time = 16384 cycles (4.096 ms)	
		0 0 1 1 0: Wait time = 32768 cycles (8.192 ms)	
		0 0 1 1 1: Wait time = 65536 cycles (16.384 ms)	
		Settings other than above are prohibited.	
		Wait time when LOCO = 4.0 MHz (0.25 µs, TYP.)	
MOFCR	MODRV21 (RX24T) MODRV2 [1:0](RX66T)	Main Clock Oscillator Drive Capability Switch	Main Clock Oscillator Driving Ability 2 Switching
	[1.0](KX001)	0: 1 MHz or higher and lower than 10	b5 b4 0 0: 20.1 to 24 MHz
		MHz	0 1: 16.1 to 20 MHz
		1: 10 MHz to 20 MHz	1 0: 8.1 to 16 MHz
			1 1: 8 MHz
MEMWAIT	MEMWAIT [1:0](RX24T) MEMWAIT	Memory Wait Cycle Setting	Memory Wait Cycle Setting
	(RX66T)	0 0: No wait states	0: No wait
		0 1: Wait states (ICLK ≤ 64 MHz)	1: One wait cycle
		1 0: Wait states (ICLK ≤ 80 MHz)	
_		Settings other than above are prohibited.	
SCKCR2	_	_	System Clock Control Register 2
HOCOPCR			High-Speed On-Chip Oscillator Power Supply Control Register

Note 1. Initial values after a reset are different.

#### 2.7 Low Power Consumption

Table 2.15 lists Comparison of Specifications for Low Power Consumption and Table 2.16 lists Comparison of Registers for Low Power Consumption.

Table 2.15 Comparison of Specifications for Low Power Consumption

Item	RX24T	RX66T
Reducing power consumption by switching clock signals	The frequency division ratio can be set independently for the system clock (ICLK), high speed peripheral module clock (PCLKA), peripheral module clock (PCLKB), S12AD clock (PCLKD), and FlashIF clock (FCLK).	The frequency division ratio is settable independently for the system clock (ICLK), peripheral module clock (PCLKA, PCLKB, PCLKC, PCLKD), external bus clock (BCLK), and flash interface clock (FCLK).
BCLK output control function	_	BCLK output or high-level output can be selected.
Module-stop function	Each peripheral module can be stopped independently by the module stop control register.	Functions can be stopped independently for each peripheral module.
Function for transition to low power consumption mode	Transition to a low power consumption mode in which the CPU, peripheral modules, or oscillators are stopped is enabled.	Transition to a low power consumption mode in which the CPU, peripheral modules, or oscillators are stopped is enabled.
Low power consumption modes	<ul> <li>Sleep mode</li> <li>—</li> <li>Software standby mode</li> <li>Deep sleep mode</li> <li>—</li> </ul>	<ul> <li>Sleep mode</li> <li>All-module clock stop mode</li> <li>Software standby mode</li> <li>—</li> <li>Deep software standby mode</li> </ul>
Operating power control modes	Power consumption can be reduced in normal operation, sleep mode, and deep sleep mode by selecting an appropriate operating power control mode according to the operating frequency and operating voltage.	
	<ul> <li>Two operating power control modes are available</li> <li>High-speed operating mode</li> <li>Middle-speed operating mode</li> </ul>	

 Table 2.16
 Comparison of Registers for Low Power Consumption

Register	Bit	RX24T	RX66T
SBYCR	OPE	_	Output Port Enable
	SSBY	Software Standby	Software Standby
		O: Set entry to sleep mode or deep sleep mode after the WAIT instruction is executed  1: Set entry to software standby mode after the WAIT instruction is executed	O: Shifts to sleep mode or all-module clock stop mode after the WAIT instruction is executed  1: Shifts to software standby mode after the WAIT instruction is executed  O: Shifts to sleep mode or all-module after the WAIT instruction.
MSTPCRA	MSTPA7	General PWM Timer Module Stop	General PWM Timer/ High Resolution PWM/ GPTW-Dedicated Port Output Enable Module Stop
	MSTPA19	8-Bit D/A Converter Module Stop	12-bit D/A Converter Module Stop
	MSTPA24	—	Module Stop A24
	MSTPA27	_	Module Stop A27
	MSTPA28	Data Transfer Controller Module Stop	DMA Controller/Data Transfer Controller Module Stop
	MSTPA29	_	Module Stop A29
	ACSE	_	All-Module Clock Stop Mode Enable
MSTPCRB	MSTPB0	RSCAN Module Stop	CAN Module 0 Module Stop
	MSTPB4	_	Serial Communication Interface 12 Module Stop
	MSTPB9	_	Event Link Controller Module Stop
	MSTPB19	_	Universal Serial Bus 2.0 FS Interface Module Stop
MSTPCRC	MSTPC6	_	ECCRAM Module Stop
	MSTPC24	_	Serial Communications Interface 11 Module Stop
	MSTPC26	_	Serial Communications Interface 9 Module Stop
	MSTPC27	_	Serial Communications Interface 8 Module Stop
	DSLPE	Deep Sleep Mode Enable	-
MSTPCRD	_	_	Module Stop Control Register D
RSTCKCR	_	_	Sleep Mode Return Clock Source Switching Register
DPSBYCR	_	_	Deep Standby Control Register
DPSIER0	_	_	Deep Standby Interrupt Enable Register 0
DPSIER1	_	-	Deep Standby Interrupt Enable Register 1
DPSIER2	_	_	Deep Standby Interrupt Enable Register 2
DPSIFR0	_	_	Deep Standby Interrupt Flag Register 0
DPSIFR1	_	-	Deep Standby Interrupt Flag Register 1

#### **RX66T Group, RX24T Group**

## Differences Between the RX66T Group and the RX24T Group

Register	Bit	RX24T	RX66T
DPSIFR2	_	_	Deep Standby Interrupt Flag Register 2
DPSIEGR0	_	_	Deep Standby Interrupt Edge Register 0
DPSIEGR1	_	_	Deep Standby Interrupt Edge Register 1
DPSIEGR2	_	_	Deep Standby Interrupt Edge Register 2
DPSBKRy	_	_	Deep Standby Backup Register (y = 0 to 31)
OPCCR	_	Operating Power Control Register	_

#### 2.8 Register Write Protection Function

Table 2.17 lists Comparison of Specifications for Register Write Protection Function and Table 2.18 lists Comparison of Registers for Register Write Protection Function.

Table 2.17 Comparison of Specifications for Register Write Protection Function

Item	RX24T	RX66T
PRC0	Registers related to the clock generation circuit:     SCKCR, SCKCR3, PLLCR, PLLCR2, MOSCCR, LOCOCR, ILOCOCR, HOCOCR, HOCOCR2, OSTDCR, OSTDSR, MEMWAIT	Registers related to the clock generation circuit:     SCKCR, SCKCR2, SCKCR3, PLLCR, PLLCR2, BCKCR, MOSCCR, LOCOCR, ILOCOCR, HOCOCR, HOCOCR2, OSTDCR, OSTDSR
PRC1	<ul> <li>Register related to the operating modes: SYSCR1</li> <li>Registers related to low power consumption functions:</li> </ul>	Registers related to the operating modes:     SYSCR0, SYSCR1, VOLSR     Registers related to the low power consumption functions:
	SBYCR, MSTPCRA, MSTPCRB, MSTPCRC, OPCCR	SBYCR, MSTPCRA, MSTPCRB, MSTPCRC, MSTPCRD, RSTCKCR, DPSBYCR, DPSIER0, DPSIER1, DPSIER2, DPSIFR0, DPSIFR1, DPSIFR2, DPSIEGR0, DPSIEGR1, DPSIEGR2
	Registers related to the clock generation circuit:     MOFCR, MOSCWTCR	Registers related to clock generation circuit:     MOSCWTCR, MOFCR, HOCOPCR
	Software reset register:     SWRR	Software reset register:     SWRR
PRC2	Register related to the clock generation circuit:     HOCOWTCR	_
PRC3	<ul> <li>Registers related to the LVD: LVCMPCR, LVDLVLR, LVD1CR0, LVD1CR1, LVD1SR, LVD2CR0, LVD2CR1, LVD2SR</li> </ul>	Registers related to the LVD:     LVCMPCR, LVDLVLR, LVD1CR0,     LVD1CR1, LVD1SR, LVD2CR0,     LVD2CR1, LVD2SR

 Table 2.18
 Comparison of Registers for Register Write Protection Function

Register	Bit	RX24T	RX66T
PRCR	PRC2	Protect Bit 2	_

#### 2.9 Interrupt Controller

Table 2.19 lists Comparison of Specifications for Interrupt Controller and Table 2.20 lists Comparison of Registers for Interrupt Controller.

Table 2.19 Comparison of Specifications for Interrupt Controller

	Item	RX24T(ICUb)	RX66T(ICUC)
Interrupts	Peripheral interrupts	Interrupts from peripheral modules	Interrupts from peripheral modules
		Number of sources: 163	Number of sources: 256
		Interrupt detection: Edge     detection/level detection     Edge detection or level detection is     fixed for each source of connected     peripheral modules.	Interrupt detection method: Edge detection/level detection (fixed for each interrupt source)
			<ul> <li>Group interrupt: Multiple interrupt sources are grouped together and treated as an interrupt source.</li> <li>Group BE0 interrupt: Interrupt sources of peripheral modules that use PCLKB as the operating clock (edge detection)</li> </ul>
			Group BL0/BL1 interrupt: Interrupt sources of peripheral modules that use PCLKB as the operating clock (level detection)
			- Group AL0 interrupt: Interrupt sources of peripheral modules that use PCLKA as the operating clock (level detection)
			<ul> <li>Software configurable interrupt A: Any of the interrupt sources for peripheral modules that use PCLKA as the operating clock can be assigned to interrupt vector numbers 208 to 255.</li> </ul>
	External pin interrupt	Interrupts from pins IRQ0 to IRQ7	• Interrupt by the input signal to the IRQi pin (i = 0 to 15)
		Number of sources: 8	Number of sources: 16
		Interrupt detection: Low level/falling edge/rising edge/rising and falling edges     One of these detection methods can be set for each source.	<ul> <li>Interrupt detection method: Detection of low level, falling edge, rising edge, rising and falling edges</li> <li>One of these detection methods can be set for each source.</li> </ul>
		Digital filter function: Supported	Digital filter can be used to remove noise.
	Software interrupt	Interrupt generated by writing to a register	Interrupt request can be generated by writing to a register.  The interrupt course.
	1.1	One interrupt source	Two interrupt sources
	Interrupt priority	Specified by registers.	Priority level can be set with interrupt source priority register r (IPRr) (r = 000 to 255).
	Fast interrupt	Faster interrupt processing of the CPU can	CPU interrupt response time can be
	function	be set only for a single interrupt source.	reduced. This function can be used for only one interrupt source.

## Differences Between the RX66T Group and the RX24T Group

Item		RX24T(ICUb)	RX66T(ICUC)
Interrupts	DTC control	<ul> <li>Interrupt sources can be used to start the DTC.</li> <li>Number of DTC activating sources:         <ul> <li>118 (109 peripheral function interrupts</li> <li>+ 8 external pin interrupts</li> <li>+ 1 software interrupt</li> </ul> </li> </ul>	<ul> <li>Interrupt sources can be used to start the DTC.</li> <li>Number of DTC activating sources: 129         (111 peripheral function interrupts + 16         external pin interrupts + 2 software interrupt)</li> </ul>
	DMAC control		Interrupt sources can be used to start the DMAC.
Non- maskable interrupts	NMI pin interrupt	<ul> <li>Interrupt from the NMI pin</li> <li>Interrupt detection: Falling edge/rising edge</li> <li>Digital filter function: Supported</li> </ul>	<ul> <li>Interrupt by the input signal to the NMI pin</li> <li>Interrupt detection: Falling edge/rising edge</li> <li>Digital filter can be used to remove noise.</li> </ul>
	Oscillation stop detection interrupt	Interrupt on detection of oscillation having stopped	This interrupt occurs when the main clock oscillator stop is detected.
	WDT underflow/refresh error interrupt	_	This interrupt occurs when the watchdog timer (WDT) underflows or a refresh error occurs.
	IWDT underflow/refresh error interrupt	Interrupt on an underflow of the down counter or occurrence of a refresh error	This interrupt occurs when the independent watchdog timer (IWDT) underflows or a refresh error occurs.
	Voltage monitoring 1 interrupt	Voltage monitoring interrupt of voltage monitoring circuit 1 (LVD1)	Interrupt from voltage detection circuit 1 (LVD1)
	Voltage monitoring 2 interrupt	Voltage monitoring interrupt of voltage monitoring circuit 2 (LVD2)	Interrupt from voltage detection circuit 2 (LVD2)
	RAM error interrupt		This interrupt occurs when a parity check error is detected in the RAM or an ECC error is detected in the ECCRAM.
Return from low power	Sleep mode	Return is initiated by non-maskable interrupts or any other interrupt source.	Exit sleep mode by any interrupt source.
consumption state	All-module clock stop mode		Exit all-module clock stop mode by the NMI pin interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, oscillation stop detection interrupt, USB resume, IWDT, TMR0 to TMR3).
	Deep sleep mode	Return is initiated by non-maskable interrupts or any other interrupt source.	_
	Software standby mode	Return is initiated by non-maskable interrupts, IRQ0 to IRQ7 interrupts, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, IWDT).	Exit software standby mode by the NMI pin interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, USB resume, IWDT).
	Deep software standby mode	_	Exit deep software standby mode by the NMI pin interrupt, specific external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2).

Table 2.20 Comparison of Registers for Interrupt Controller

Register	Bit	RX24T(ICUb)	RX66T(ICUC)
IPRn		Interrupt Source Priority Register	Interrupt Source Priority Register
		n	n
		(n = 000 to 249)	(n = 000 to 255)
SWINT2R	_	_	Software Interrupt 2 Generation
			Register
DTCERn	_	DTC Transfer Request Enable	DTC Transfer Request Enable
		Register n	Register n
		(n = 27 to 248)	(n = 26 to 255)
DMRSRm	_	-	DMAC trigger Select Register m
			(m = 0 to 7)
IRQCRi	_	IRQ Control Register i	IRQ Control Register i
		(i = 0 to 7)	(i = 0 to 15)
IRQFLTE1	_	_	IRQ Pin Digital Filter Enable
			Register 1
IRQFLTC1	_	_	IRQ Pin Digital Filter Setting
			Register 1
NMISR	WDTST	_	WDT Underflow/Refresh Error
			Status Flag
	RAMST	_	RAM Error Interrupt Status Flag
NMIER	WDTEN	_	WDT Underflow/Refresh Error
			Enable
	RAMEN	_	RAM Error Interrupt Enable
NMICLR	WDTCLR	_	WDT Clear
GRPBE0, GRPBL0/	_	_	Group BE0, BL0/1, AL0
GRPBL1, GRPAL0			Interrupt Request Register
GENBE0, GENBL0/	_	_	Group BE0, BL0/1, AL0
GENBL1, GENAL0			Interrupt Request Enable Register
GCRBE0	_	_	Group BE0 Interrupt Clear
			Register
PIARk	_	_	Software Configurable Interrupt A
			Request Register k
			(k = 0h to 12h)
SLIARn		_	Software Configurable Interrupt A
			Source Select Register n
			(n = 208 to 255)
SLIPRCR	_	_	Software Configurable Interrupt
			Source Select Register Write
			Protect Register

#### 2.10 Buses

Table 2.21 lists Comparison of Specifications for Buses, Table 2.22 lists Comparison of Specifications for External Bus and Table 2.23 lists Comparison of Registers for Buses.

Table 2.21 Comparison of Specifications for Buses

Item		RX24T	RX66T
CPU bus	Instruction bus	Connected to the CPU (for instructions)	Connected to the CPU (for instructions)
		Connected to on-chip memory (RAM, ROM)	Connected to on-chip memory (RAM, code flash memory)
		Operates in synchronization with the system clock (ICLK)	Operates in synchronization with the system clock (ICLK)
	Operand bus	Connected to the CPU (for operands)	Connected to the CPU (for operands)
		Connected to on-chip memory (RAM, ROM)	Connected to on-chip memory (RAM, code flash memory)
		Operates in synchronization with the system clock (ICLK)	Operates in synchronization with the system clock (ICLK)
Memory bus	Memory bus 1	Connected to RAM	Connected to RAM
	Memory bus 2	Connected to ROM	Connected to code flash memory
	Memory bus 3	_	Connected to ECCRAM
Internal main	Internal main	Connected to the CPU	Connected to the CPU
bus	bus 1	Operates in synchronization with the system clock (ICLK)	Operates in synchronization with the system clock (ICLK)
	Internal main	Connected to the DTC	Connected to the DMAC and DTC
	bus 2	Connected to on-chip memory (RAM, ROM)	Connected to on-chip memory (RAM, code flash memory)
		Operates in synchronization with the system clock (ICLK)	Operates in synchronization with the system clock (ICLK)
Internal peripheral bus	Internal peripheral bus	Connected to peripheral modules (DTC, interrupt controller, and bus error monitoring section)	Connected to peripheral modules (DTC, DMAC, interrupt controller, and bus error monitoring section)
		Operates in synchronization with the system clock (ICLK)	Operates in synchronization with the system clock (ICLK)
	Internal peripheral bus 2	Connected to peripheral modules (modules other than those connected to internal peripheral buses 1, 3, and 4)	Connected to peripheral modules (modules other than those connected to internal peripheral buses 1, 3, 4, and 5)
		Operates in synchronization with the peripheral-module clock (PCLKB)	Operates in synchronization with the peripheral-module clock (PCLKB)
	Internal peripheral bus	Connected to peripheral modules (RSCAN, CMPC)	Connected to peripheral modules (USBb and CMPC)
	3	Operates in synchronization with the peripheral-module clock (PCLKB)	Operates in synchronization with the peripheral-module clock (PCLKB)
	Internal peripheral bus	Connected to peripheral modules (MTU, GPT)	Connected to peripheral modules (MTU3, GPTW, HRPWM, RSPI and SCIi)
	4	Operates in synchronization with the peripheral-module clock (PCLKA)	Operates in synchronization with the peripheral-module clock (PCLKA)
	Internal peripheral bus 5	_	Reserved area
	Internal peripheral bus	Connected to the flash control module and E2 DataFlash	Connected to code flash (in P/E) and data flash memory
	6	Operates in synchronization with the FlashIF clock (FCLK)	Operates in synchronization with the FlashIF clock (FCLK)
External bus	CS area	_	Connected to the external devices
			Operates in synchronization with the external-bus clock (BCLK: 40 MHz (max.))

### Table 2.22 Comparison of Specifications for External Bus

Item	RX24T	RX66T
External address space		<ul> <li>An external address space is divided into four CS areas (CS0: 2 Mbytes, CS1: 2 Mbytes, CS2: 2 Mbytes, CS3: 2 Mbytes) for management.</li> </ul>
		Chip select signals can be output for each area.
		Bus width can be set for each area.
		<ul> <li>Separate bus: An 8 or 16-bit bus space is selectable.</li> </ul>
		<ul> <li>Address/data multiplexed bus: An 8 or 16-bit bus space is selectable.</li> </ul>
		An endian mode can be specified for each area.
CS area controller	_	Recovery cycles can be inserted.
		- Read recovery: Up to 15 cycles
		- Write recovery: Up to 15 cycles
		Cycle wait function: Wait for up to 31 cycles (page access: up to 7 cycles)
		Wait control can be used to set up the following.
		<ul> <li>Timing of assertion and negation for chip-select signals (CS0# to CS3#)</li> </ul>
		<ul> <li>The timing of assertion of the read signal (RD#) and write signals (WR0#/WR# and WR1#)</li> </ul>
		The timing with which data output starts and ends
		Write access mode: Single write strobe mode/byte strobe mode
		Separate bus or address/data multiplexed bus can be set for each area.
Write buffer function	_	When write data from the bus master has
		been written to the write buffer, write access
		by the bus master is completed.
Frequency		<ul> <li>The CS area controller (CSC) operates in synchronization with the external-bus clock (BCLK).</li> </ul>
Address bus	_	A20 to A0

#### Table 2.23 Comparison of Registers for Buses

Register	Bit	RX24T	RX66T
CSnCR	_	_	CSn Control Register
			(n = 0  to  3)
CSnREC	_	_	CSn Recovery Cycle Register
			(n = 0  to  3)
CSRECEN	_	_	CS Recovery Cycle Insertion
			Enable Register
CSnMOD	_	_	CSn Mode Register
			(n = 0  to  3)
CSnWCR1	_	_	CSn Wait Control Register 1
			(n = 0  to  3)
CSnWCR2	_	_	CSn Wait Control Register 2
			(n = 0  to  3)
BUSPRI	BPRA[1:0]	Memory Bus 1 (RAM) Priority	Memory Bus 1 and 3
		Control	(RAM/ECCRAM) Priority Control
	BPEB[1:0]	_	External Bus Priority Control

#### 2.11 Data Transfer Controller

Table 2.24 lists Comparison of Specifications for Data Transfer Controller.

Table 2.24 Comparison of Specifications for Data Transfer Controller

ltem	RX24T(DTCa)	RX66T(DTCa)
Transfer modes	Normal transfer mode	Normal transfer mode
	A single transfer request leads to a single data transfer.	A single transfer request leads to a single data transfer.
	Repeat transfer mode	Repeat transfer mode
	<ul> <li>A single transfer request leads to a single data transfer.</li> </ul>	<ul> <li>A single transfer request leads to a single data transfer.</li> </ul>
	<ul> <li>The transfer address is returned to the transfer start address after the number of data transfers corresponding to "repeat size".</li> </ul>	The transfer address is returned to the transfer start address after the number of data transfers corresponding to "repeat size".
	<ul> <li>The maximum number of repeat transfers is 256, and the maximum data transfer size is 256 x 32 bits, 1024 bytes.</li> </ul>	- The maximum number of repeat transfers is 256, and the maximum data transfer size is 256 x 32 bits, 1024 bytes.
	Block transfer mode	Block transfer mode
	<ul> <li>A single transfer request leads to the transfer of a single block.</li> </ul>	<ul> <li>A single transfer request leads to the transfer of a single block.</li> </ul>
	- The maximum block size is 256 x 32 bits = 1024 bytes.	- The maximum block size is 256 x 32 bits = 1024 bytes.
Number of transfer	The same number as all interrupt sources that	The same number as all interrupt sources that
channels	can start the DTC transfer.	can start the DTC transfer.
Chain transfer	<ul> <li>Multiple types of data transfers can sequentially be executed in response to a single request.</li> </ul>	Multiple types of data transfers can sequentially be executed in response to a single request.
	Either "performed only when the transfer counter becomes 0" or "every time" can be selected.	Either "performed only when the transfer counter becomes 0" or "every time" can be selected.
Transfer space	In short-address mode: 16 Mbytes	In short-address mode: 16 Mbytes
	(Areas from 0000 0000h to 007F FFFFh and FF80 0000h to FFFF FFFFh except reserved areas)	(Areas from 0000 0000h to 007F FFFFh and FF80 0000h to FFFF FFFFh except reserved areas)
	In full-address mode: 4 Gbytes     (Area from 0000 0000h to FFFF FFFFh     except reserved areas)	In full-address mode: 4 Gbytes     (Area from 0000 0000h to FFFF FFFFh     except reserved areas)
Data transfer units	• Single data: 1 byte (8 bits), 1 word (16 bits), 1 longword (32 bits)	Single data: 1 byte (8 bits), 1 word (16 bits),     1 longword (32 bits)
	Single block size: 1 to 256 data	Single block size: 1 to 256 data
CPU interrupt source	An interrupt request can be generated to the CPU on a request source for a data transfer.	An interrupt request can be generated to the CPU on a request source for a data transfer.
	An interrupt request can be generated to the CPU after a single data transfer.	An interrupt request can be generated to the CPU after a single data transfer.
	An interrupt request can be generated to the CPU after data transfer of specified volume.	An interrupt request can be generated to the CPU after data transfer of specified volume.
Event link function		An event link request is generated after one data transfer (for block, after one block transfer).
Read skip	Reading of the transfer information can be skipped when the same transfer is repeated.	Reading of the transfer information can be skipped when the same transfer is repeated.

### **RX66T Group, RX24T Group**

Item	RX24T(DTCa)	RX66T(DTCa)
Write-back skip	Write-back of the transferred data that is not updated can be skipped when the address of the transfer source or destination is fixed.	Write-back of the transferred data that is not updated can be skipped when the address of the transfer source or destination is fixed.
Low power consumption function	Module stop state can be set.	Module stop state can be set.

#### 2.12 I/O Ports

Table 2.25 to Table 2.28 list the comparison of I/O ports specifications for each package and Table 2.29 lists the Comparison of Registers for I/O Ports.

Table 2.25 Comparison of Specifications for I/O Ports in 100-Pin Packages (RX66T: with PGA pseudo-differential input)

	RX24T(100 Pins)	RX66T(100 Pins)		
Item	(Common to Chip Version A and B)	with PGA pseudo-differential input and with USB pin	with PGA pseudo-differential input and without USB pin	
PORT0	P00 to P02	P00, P01	P00, P01	
PORT1	P10, P11	P10, P11	P10, P11	
PORT2	P20 to P24	P20 to P24, P27	P20 to P24, P27	
PORT3	P30 to P33, P36, P37	P30 to P33, P36, P37	P30 to P33, P36, P37	
PORT4	P40 to P47	P40 to P47	P40 to P47	
PORT5	P50 to P55	P52 to P55	P52 to P55	
PORT6	P60 to P65	P60 to P65	P60 to P65	
PORT7	P70 to P76	P70 to P76	P70 to P76	
PORT8	P80 to P82	P80 to P82	P80 to P82	
PORT9	P90 to P96	P90 to P96	P90 to P96	
PORTA	PA0 to PA5	PA0 to PA5	PA0 to PA5	
PORTB	PB0 to PB7	PB0 to PB6	PB0 to PB7	
PORTC	_	_	_	
PORTD	PD0 to PD7	PD2 to PD7	PD0 to PD7	
PORTE	PE0 to PE5	PE0 to PE5	PE0 to PE5	
PORTF	_	_	_	
PORTG	_	_	_	
PORTH	_	PH0, PH4	PH0, PH4	
PORTK	_	_	_	

Table 2.26 Comparison of Specifications for I/O Ports in 100-Pin Packages (RX66T: without PGA pseudo-differential input)

Item	RX24T(100 Pins) (Common to Chip Version A and B)	RX66T(100 Pins) (without PGA pseudo-differential input and without USB pin)
PORT0	P00 to P02	P00, P01
PORT1	P10, P11	P10, P11
PORT2	P20 to P24	P20 to P24
PORT3	P30 to P33, P36, P37	P30 to P33, P36, P37
PORT4	P40 to P47	P40 to P47
PORT5	P50 to P55	P50 to P55
PORT6	P60 to P65	P60 to P65
PORT7	P70 to P76	P70 to P76
PORT8	P80 to P82	P80 to P82
PORT9	P90 to P96	P90 to P96
PORTA	PA0 to PA5	PA0 to PA5
PORTB	PB0 to PB7	PB0 to PB7
PORTC	_	_
PORTD	PD0 to PD7	PD0 to PD7
PORTE	PE0 to PE5	PE0 to PE5
PORTF	_	_
PORTG	_	_
PORTH	_	_
PORTK	_	_

Table 2.27 Comparison of Specifications for I/O Ports in 80-Pin Packages

Item	RX24T(80 Pins)	RX66T(80 Pins) (with PGA pseudo-differential input and without USB pin)
PORT0	P00 to P02	P00, P01
PORT1	P10, P11	P10, P11
PORT2	P20 to P24	P20 to P22, P27
PORT3	P30, P31, P36, P37	P30, P31, P36, P37
PORT4	P40 to P47	P40 to P47
PORT5	P50 to P55	P52 to P55
PORT6	P62	P62, P64, P65
PORT7	P70 to P76	P70 to P76
PORT8	_	_
PORT9	P90 to P96	P90 to P96
PORTA	PA3, PA5	PA3, PA5
PORTB	PB0 to PB6	PB0 to PB6
PORTC	_	_
PORTD	PD2 to PD7	PD2 to PD7
PORTE	PE2 to PE4	PE2 to PE4
PORTF		
PORTG		
PORTH		PH0, PH4
PORTK		

Table 2.28 Comparison of Specifications for I/O Ports in 64-Pin Packages

Item	RX24T(64 Pins)	RX66T(64 Pins) (with PGA pseudo-differential input and without USB pin)
PORT0	P00 to P02	P00, P01
PORT1	P11	P11
PORT2	P21 to P24	P20 to P22
PORT3	P30, P31, P36, P37	P36, P37
PORT4	P40 to P42, P44 to P46	P40 to P42, P44 to P46
PORT5	P50 to P54	P52 to P54
PORT6	_	P64, P65
PORT7	P70 to P76	P70 to P76
PORT8	_	_
PORT9	P90 to P96	P90 to P96
PORTA	_	_
PORTB	PB1 to PB6	PB0 to PB6
PORTC	_	_
PORTD	PD3 to PD7	PD3 to PD7
PORTE	PE2	PE2
PORTF	_	_
PORTG	_	_
PORTH	_	PH0, PH4
PORTK	_	_

Table 2.29 Comparison of Registers for I/O Ports

Register	Bit	RX24T	RX66T
PDR	_	Pm0 to 7 I/O Select	Pm0 to 7 I/O Select
		(m = 0 to 9, A, B, D, E)	(m = 0 to 9, A to H, K)
PODR	_	Pm0 to 7 Output Data Store	Pm0 to 7 Output Data Store
		(m = 0 to 9, A, B, D, E)	(m = 0 to 9, A to H, K)
PIDR	_	Pm0 to 7	Pm0 to 7
		(m = 0  to  9, A, B, D, E)	(m = 0 to 9, A to H, K)
PMR		Pm0 to 7 Pin Mode Control	Pm0 to 7 Pin Mode Control
		(m = 0  to  3, 7  to  9, A, B, D, E)	(m = 0 to 9, A to H, K)
ODR0	B0	Pm0 Output Type Select	Pm0 Output Type Select
		(m = 0  to  3, 7  to  9, A, B, D, E)	(m = 0 to 9, A to H, K)
	B2	Pm1 Output Type Select	Pm1 Output Type Select
		(m = 0  to  3, 7  to  9, A, B, D, E)	(m = 0 to 9, A to H, K)
	B4	Pm2 Output Type Select	Pm2 Output Type Select
		(m = 0  to  3, 7  to  9, A, B, D, E)	(m = 0 to 9, A to H, K)
	B6	Pm3 Output Type Select	Pm3 Output Type Select
		(m = 0  to  3, 7  to  9, A, B, D, E)	(m = 0 to 9, A to H, K)
ODR1	B0	Pm4 Output Type Select	Pm4 Output Type Select
		(m = 2, 7, 9, A, B, D, E)	(m = 1  to  7, 9, A  to  E, H)
	B2	Pm5 Output Type Select	Pm5 Output Type Select
		(m = 2, 7, 9, A, B, D, E)	(m = 1  to  7, 9, A  to  E, H)
	B4	Pm6 Output Type Select	Pm6 Output Type Select
		(m = 2, 7, 9, A, B, D, E)	(m = 1  to  7, 9, A  to  E, H)
	B6	Pm7 Output Type Select	Pm7 Output Type Select
		(m = 2, 7, 9, A, B, D, E)	(m = 1  to  7, 9, A  to  E, H)
PCR	<u> </u>	Pm0 to 7 Input Pull-Up Resistor	Pm0 to 7 Input Pull-Up Resistor
		Control	Control
		(m = 0 to 9, A, B, D, E)	(m = 0 to 9, A to H, K)
DSCR	_	Pm0 to 7 Drive Capacity Control	Pm0 to 7 Drive Capacity Control
		(m = 0 to 3, 7 to 9, A, B, D, E)	(m = 0 to 3, 7 to 9, A to G, K)
DSCR2	_	_	Drive Capacity Control Register 2

### 2.13 Multi-Function Pin Controller

Table 2.30 lists Comparison of Registers for Multi-Function Pin Controller.

Table 2.30 Comparison of Registers for Multi-Function Pin Controller

Register	Bit	RX24T(MPC)	RX66T(MPC)
PmnPFS	_	Refer to the user's manual for description	ns of the pin function control registers.
PFCSE	_	_	CS Output Enable Register
PFCSS0	_	_	CS Output Pin Select Register 0
PFAOE0	_	_	Address Output Enable Register 0
PFAOE1	_	_	Address Output Enable Register 1
PFBCR0	_	_	External Bus Control Register 0
PFBCR1	_	_	External Bus Control Register 1
PFBCR2	_	_	External Bus Control Register 2
PFBCR3	_	_	External Bus Control Register 3
PFBCR4	_	_	External Bus Control Register 4

#### 2.14 Multi-Function Timer Pulse Unit 3

Table 2.31 lists Comparison of Specifications for Multi-Function Timer Pulse Unit 3 and Table 2.32 lists Comparison of Registers for Multi-Function Timer Pulse Unit 3.

Table 2.31 Comparison of Specifications for Multi-Function Timer Pulse Unit 3

Item	RX24T(MTU3d)	RX66T(MTU3d)
Pulse input/output	28 lines max.	28 lines max.
Pulse input	3 lines	3 lines
Count clock	11 clocks for each channel (14 clocks for MTU0 and MTU9, 12 clocks for MTU2, 10 clocks for MTU5, and four clocks for MTU1 & MTU2 (LWA = 1))	11 clocks for each channel (14 clocks for MTU0 and MTU9, 12 clocks for MTU2, 10 clocks for MTU5, and four clocks for MTU1 & MTU2 (LWA = 1))
Operating frequency	Up to 80 MHz	Up to 160 MHz
Available	[MTU0 to MTU4, MTU6, MTU7, MTU9]	[MTU0 to MTU4, MTU6, MTU7, MTU9]
operations	Waveform output on compare match	Waveform output on compare match
•	<ul> <li>Input capture function (noise filter setting available)</li> </ul>	Input capture function (noise filter setting available)
	Counter-clearing operation	Counter-clearing operation
	<ul> <li>Simultaneous writing to multiple timer counters (TCNT)</li> </ul>	Simultaneous writing to multiple timer counters (TCNT)
	<ul> <li>Simultaneous clearing on compare match or input capture</li> </ul>	Simultaneous clearing on compare match or input capture
	<ul> <li>Simultaneous input and output to registers in synchronization with counter operations</li> </ul>	Simultaneous input and output to registers in synchronization with counter operations
	<ul> <li>Up to 14-phase PWM output in combination with synchronous operation</li> </ul>	Up to 14-phase PWM output in combination with synchronous operation
	[MTU0, MTU3, MTU4, MTU6, MTU7, MTU9]	[MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9]
	Buffer operation specifiable	Buffer operation specifiable
	[MTU3, MTU4, MTU6, MTU7]	[MTU3, MTU4, MTU6, MTU7]
	<ul> <li>Through interlocked operation of MTU3/4 and MTU6/7, the positive and negative signals in six phases (12 phases in total) can be output in complementary PWM and reset PWM operation.</li> </ul>	Through interlocked operation of MTU3/4 and MTU6/7, the positive and negative signals in six phases (12 phases in total) can be output in complementary PWM and reset-synchronized PWM operation.
	<ul> <li>In complementary PWM mode, transfer of values from buffer registers to temporary registers on peaks or troughs of the timer-counter values or writing to the buffer registers (MTU4.TGRD and MTU7.TGRD)</li> </ul>	In complementary PWM mode, transfer of values from buffer registers to temporary registers on crests or troughs of the timer-counter values or writing to the buffer registers (MTU4.TGRD and MTU7.TGRD)
	<ul> <li>Double-buffering selectable in complementary PWM mode</li> </ul>	Double-buffering selectable in complementary PWM mode
	[MTU1, MTU2]	[MTU1, MTU2]
	<ul> <li>Phase counting mode can be specified independently</li> </ul>	Phase counting mode can be specified independently
	<ul> <li>32-bit phase counting mode can be specified for interlocked operation of MTU1 and MTU2 (when TMDR3.LWA = 1)</li> </ul>	32-bit phase counting mode can be specified for interlocked operation of MTU1 and MTU2 (when TMDR3.LWA = 1)
	Cascade connection operation available	Cascade connection operation available

Item	RX24T(MTU3d)	RX66T(MTU3d)
Available	[MTU3, MTU4]	[MTU3, MTU4]
operations	Through interlocking with MTU0, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset PWM output is settable and allows the selection of two types of waveform output (chopping or level)	Through interlocking with MTU0, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset-synchronized PWM output is settable and allows the selection of two types of waveform output (chopping or level)
	[MTU5]	[MTU5]
	Capable of operation as a dead-time compensation counter	Capable of operation as a dead-time compensation counter
	[MTU6, MTU7]	[MTU6, MTU7]
	Through interlocking with MTU9, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset PWM output is settable and allows the selection of two types of waveform output (chopping or level)	Through interlocking with MTU9, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset-synchronized PWM output is settable and allows the selection of two types of waveform output (chopping or level)
Interrupt skipping function	In complementary PWM mode, interrupts on crests and troughs of counter values and triggers to start conversion by the A/D converter can be skipped	In complementary PWM mode, interrupts on crests and troughs of counter values and triggers to start conversion by the A/D converter can be skipped
Interrupt sources	45 sources	45 sources
Buffer operation	Automatic transfer of register data (transfer from the buffer register to the timer register)	Automatic transfer of register data (transfer from the buffer register to the timer register)
Trigger generation	A/D converter start triggers can be generated	A/D converter start triggers can be generated
	A/D converter start request delaying function enables A/D converter to be started with any desired timing and to be synchronized with PWM output	A/D converter start request delaying function enables A/D converter to be started with any desired timing and to be synchronized with PWM output
Low power consumption	Module stop mode can be set	Module stop mode can be set
function		

Table 2.32 Comparison of Registers for Multi-Function Timer Pulse Unit 3

Register	Bit	RX24T(MTU3d)	RX66T(MTU3d)
TADSTRGR0	TADSMEN0	_	ADSM0 Pin Output Enable
TADSTRGR1	TADSMEN1	_	ADSM1 Pin Output Enable

### 2.15 Port Output Enable 3

Table 2.33 lists Comparison of Specifications for Port Output Enable 3 and Table 2.34 lists Comparison of Registers for Port Output Enable 3.

Table 2.33 Comparison of Specifications for Port Output Enable 3

Item	RX24T(POE3b, POE3A)	RX66T(POE3B)
Function	Each of the POE0#, POE4#, POE8#, POE10#, POE11#, and POE12# input pins can be set for falling edge, PCLK/8 x 16, PCLK/16 x 16, or PCLK/128 x 16 low-level sampling.	Each of the POE0#, POE4#, POE8#,     POE9#, POE10#, POE11#, POE12#,     POE13#, and POE14# pins can be set for     falling-edge or low-level detection. When     setting a low-level detection, a sampling     clock can be selected from PCLK/1,     PCLK/2, PCLK/4, PCLK/8, PCLK/16, and     PCLK/128, while the number of samples     can be selected from four, eight, or 16.
	The outputs of the target pins can be disabled by falling-edge or low-level sampling of the POE0#, POE4#, POE8#, POE10#, POE11#, or POE12# pin.	The outputs of the target pins can be disabled by detecting falling-edge or low-level of input to the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# pins.
	The outputs of the target pins can be disabled when oscillation stop is detected by the oscillation stop detection function of the clock generator.	The outputs of the target pins can be disabled when oscillation stop is detected by the oscillation stop detection function of the clock generator.
	The MTU complementary PWM outputs can be disabled when output levels of the MTU complementary PWM output pins are compared and simultaneous active-level	The MTU complementary PWM outputs can be disabled when output levels of the MTU complementary PWM output pins are compared and simultaneous active-level output continues for one cycle or more.
	<ul> <li>output continues for one cycle or more.</li> <li>The GPT outputs can be disabled when output levels of the GPT output pins (GPT0, GPT1, and GPT2) are compared and simultaneous active-level output continues for one cycle or more.</li> </ul>	The GPTW outputs can be disabled when output levels of the GPTW output pins (GPTW0 to GPTW2, GPTW4 to GPTW6, and GPTW7 to GPTW9 pins) are compared and simultaneous active-level output continues for one cycle or more.
	The outputs of the target pins can be disabled in response to comparator C (CMPC) output detection.	The outputs of the target pins can be disabled in response to comparator C (CMPC) output detection.
	The outputs of the target pins can be disabled by modifying the settings of the POE registers.	The outputs of the target pins can be disabled by modifying the settings of the POE registers.
	<ul> <li>Interrupts can be generated by input-level sampling or output-level comparison results.</li> </ul>	Interrupts can be generated by input-level sampling or output-level comparison results.
Pin status while output	High-impedance	High-impedance
is disabled	General I/O port (available only for chip version B)	General I/O port

RX24T(POE3b, POE3A)	RX66T(POE3B)
	,
MTU output pins	MTU output pins
<ul> <li>MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D)</li> <li>MTU3 pins (MTIOC3B, MTIOC3D)</li> <li>MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D)</li> <li>MTU6 pins (MTIOC6B, MTIOC6D)</li> <li>MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D)</li> <li>MTU9 pins (MTIOC9A, MTIOC9B)</li> </ul>	- MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D)  - MTU3 pins (MTIOC3B, MTIOC3D)  - MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D)  - MTU6 pins (MTIOC6B, MTIOC6D)  - MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D)  - MTU9 pins (MTIOC9A, MTIOC9B,
<ul> <li>MTIOC9C, MTIOC9D)</li> <li>GPT output pins (available only for chip version B)</li> <li>GPT0 pins (GTIOC0A, GTIOC0B)</li> <li>GPT1 pins (GTIOC1A, GTIOC1B)</li> <li>GPT2 pins (GTIOC2A, GTIOC2B)</li> <li>GPT3 pins (GTIOC3A, GTIOC3B)</li> </ul>	MTIOC9C, MTIOC9D)  • GPTW output pins  - GPTW0 pins (GTIOC0A, GTIOC0B) - GPTW1 pins (GTIOC1A, GTIOC1B) - GPTW2 pins (GTIOC2A, GTIOC2B) - GPTW3 pins (GTIOC3A, GTIOC3B) - GPTW4 pins (GTIOC4A, GTIOC4B) - GPTW5 pins (GTIOC5A, GTIOC5B) - GPTW6 pins (GTIOC6A, GTIOC6B) - GPTW7 pins (GTIOC7A, GTIOC7B) - GPTW8 pins (GTIOC8A, GTIOC8B)
	MTIOCOC, MTIOCOD)  - MTU3 pins (MTIOC3B, MTIOC3D)  - MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D)  - MTU6 pins (MTIOC6B, MTIOC6D)  - MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D)  - MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D)  • GPT output pins (available only for chip version B)  - GPT0 pins (GTIOC0A, GTIOC0B)  - GPT1 pins (GTIOC1A, GTIOC1B)  - GPT2 pins (GTIOC2A, GTIOC2B)

Item	RX24T(POE3b, POE3A)	RX66T(POE3B)
Generating conditions of request for switching to disable output	<ul> <li>Input signal detection: Detection of the POE0#, POE4#, POE8#, POE10#, POE11#, and POE12# signal level.</li> <li>Simultaneous conduction between output pins: A match (simultaneous conduction) between the output signal levels at the active level over one or more cycles on the following combination of pins</li> </ul>	<ul> <li>Input signal detection: Detection of the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# signal level.</li> <li>Simultaneous conduction between output pins: A match (simultaneous conduction) between the output signal levels at the active level over one or more cycles on the following combination of pins</li> </ul>
	MTU Complementary PWM Output Pins  - MTIOC3B and MTIOC3D  - MTIOC4A and MTIOC4C  - MTIOC4B and MTIOC4D  - MTIOC6B and MTIOC6D  - MTIOC7A and MTIOC7C  - MTIOC7B and MTIOC7D   GPT Output Pins  - GTIOC0A and GTIOC0B  - GTIOC1A and GTIOC2B  - GTIOC2A and GTIOC2B	MTU Complementary PWM Output Pins  - MTIOC3B and MTIOC3D  - MTIOC4A and MTIOC4C  - MTIOC4B and MTIOC4D  - MTIOC6B and MTIOC6D  - MTIOC7A and MTIOC7C  - MTIOC7B and MTIOC7D   GPTW Output Pins  - GTIOC0A and GTIOC0B  - GTIOC1A and GTIOC2B  - GTIOC4A and GTIOC4B  - GTIOC5A and GTIOC5B  - GTIOC5A and GTIOC6B  - GTIOC7A and GTIOC6B  - GTIOC7A and GTIOC7B  - GTIOC8A and GTIOC8B  - GTIOC9A and GTIOC8B  - GTIOC9A and GTIOC9B
	<ul> <li>Register setting to disable output being made</li> <li>Detection that the main clock oscillator had stopped oscillating</li> <li>Comparator output detection in the comparator C (CMPC)</li> </ul>	<ul> <li>SPOER register setting being made</li> <li>Detection that the main clock oscillator had stopped oscillating</li> <li>Comparator output detection in the comparator C (CMPC) outputs</li> </ul>

Table 2.34 Comparison of Registers for Port Output Enable 3

Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
ICSR1	POE0M[1:0](RX24T)	POE0 Mode Select	POE0 Mode Select
	POE0M[3:0](RX66T)		
		b1 b0	b3 b0
		0 0: Accepts a request on the falling edge of POE0# pin input.	0 0 0 0: Accepts a request on the falling edge of POE0# pin input.
		0 1: Accepts a request when POE0# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level.	0 0 0 1: Samples the level of the POE0# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times.
		1 0: Accepts a request when POE0# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level.	0 0 1 0: Samples the level of the POE0# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times.
		1 1: Accepts a request when POE0# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	0 0 1 1: Samples the level of the POE0# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times.  0 1 0 0: Samples the level of the POE0# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times.
			0 1 0 1: Samples the level of the POE0# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times.
			0 1 1 0: Samples the level of the POE0# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times.  Settings other than above are
			prohibited.
	POE0M2[3:0]	_	POE0 Sampling Count Select
	POE0F	POE0 Flag	POE0 Flag
		[Setting condition] When the input set by the POE0M[1:0] bits occurs at the POE0# pin	[Setting condition] When the input set by the POE0M[3:0] and POE0M2[3:0] bits occurs at the POE0# pin
		[Clearing condition] By writing 0 to the POE0F flag after reading POE0F = 1	[Clearing condition] By writing 0 to the POE0F flag after reading POE0F = 1
		When low-level sampling is set by the POE0M[1:0] bits, the high level needs to be input to the POE0# pin to write 0 to this flag.	When low-level sampling is set by the POE0M[3:0] bits, the high level needs to be input to the POE0# pin to write 0 to this flag.

<b>D</b>	<b></b>	DVO (T/DOES) COTOS	DVCCT/DCTC'
Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
ICSR2	POE4M[1:0](RX24T)	POE4 Mode Select	POE4 Mode Select
	POE4M[3:0](RX66T)		
		b1 b0	b3 b0
		0 0: Accepts a request on the falling edge of POE4# pin input.	0 0 0 0: Accepts a request on the falling edge of POE4# pin input.
		0 1: Accepts a request when POE4# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level.	0 0 0 1: Samples the level of the POE4# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times.
		1 0: Accepts a request when POE4# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level.	0 0 1 0: Samples the level of the POE4# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times.
		1 1: Accepts a request when POE4# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	0 0 1 1: Samples the level of the POE4# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times.  0 1 0 0: Samples the level of the
			POE4# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times.
			0 1 0 1: Samples the level of the POE4# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times.
			0 1 1 0: Samples the level of the POE4# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times.
			Settings other than above are prohibited.
	POE4M2[3:0]	_	POE4 Sampling Count Select
	POE4F	POE4 Flag	POE4 Flag
		[Setting condition] When the input set by POE4M[1:0] occurs at the POE4# pin	[Setting condition] When the input set by the POE4M[3:0] and POE4M2[3:0] bits occurs at the POE4# pin
		[Clearing condition] By writing 0 to POE4F after reading POE4F = 1	[Clearing condition] By writing 0 to the POE4F after reading POE4F = 1
		When low-level sampling is set by the POE4M[1:0] bits, the high level needs to be input to the POE4# pin to write 0	When low-level sampling is set by the POE4M[3:0] bits, the high level needs to be input to the POE4# pin to write 0
		to this flag.	to this flag.

			and the RX241 Group
Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
ICSR3	POE8M[1:0](RX24T) POE8M[3:0](RX66T)	POE8 Mode Select	POE8 Mode Select
		b1 b0	b3 b0
		0 0: Accepts a request on the falling	0 0 0 0: Accepts a request on the falling
		edge of POE8# pin input.	edge of POE8# pin input.
		0 1: Accepts a request when POE8#	0 0 0 1: Samples the level of the
		pin input has been sampled 16 times at	POE8# pin input by PCLK/8, and
		PCLK/8 clock pulses and all are low	accepts a request when consecutive
		level.	low-level results are detected for the specified times.
		1 0: Accepts a request when POE8#	0 0 1 0: Samples the level of the
		pin input has been sampled 16 times at	POE8# pin input by PCLK/16, and
		PCLK/16 clock pulses and all are low	accepts a request when consecutive
		level.	low-level results are detected for the specified times.
		1 1: Accepts a request when POE8#	0 0 1 1: Samples the level of the
		pin input has been sampled 16 times at	POE8# pin input by PCLK/128, and
		PCLK/128 clock pulses and all are low	accepts a request when consecutive
		level.	low-level results are detected for the
			specified times.
			0 1 0 0: Samples the level of the
			POE8# pin input by PCLK, and accepts
			a request when consecutive low-level
			results are detected for the specified
			times.
			0 1 0 1: Samples the level of the
			POE8# pin input by PCLK/2, and
			accepts a request when consecutive
			low-level results are detected for the specified times.
			0 1 1 0: Samples the level of the
			POE8# pin input by PCLK/4, and
			accepts a request when consecutive
			low-level results are detected for the
			specified times.
			Settings other than above are
			prohibited.
	POE8M2[3:0] POE8F	POE8 Flag	POE8 Sampling Count Select POE8 Flag
	FOLOF	FOE0 Flag	FOLO Flag
		[Setting condition]	[Setting condition]
		When the input set by the POE8M[1:0] bits occurs at the POE8# pin	When the input set by the POE8M[3:0] and POE8M2[3:0] bits occurs at the POE8# pin
		[Clearing condition] By writing 0 to the POE8F flag after reading POE8F = 1	[Clearing condition] By writing 0 to the POE8F flag after reading POE8F = 1
		When low-level sampling is set by the	When low-level sampling is set by the
		POE8M[1:0] bits, the high level needs	POE8M[3:0] bits, the high level needs
		to be input to the POE8# pin to write 0 to this flag.	to be input to the POE8# pin to write 0 to this flag.

	_		and the RX241 Group
Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
ICSR4	POE10M[1:0](RX24T) POE10M[3:0](RX66T)	POE10 Mode Select	POE10 Mode Select
		b1 b0	b3 b0
		0 0: Accepts a request on the falling	0 0 0 0: Accepts a request on the falling
		edge of POE10# pin input.	edge of POE10# pin input.
		0 1: Accepts a request when POE10#	0 0 0 1: Samples the level of the
		pin input has been sampled 16 times at	POE10# pin input by PCLK/8, and
		PCLK/8 clock pulses and all are low	accepts a request when consecutive
		level.	low-level results are detected for the specified times.
		1 0: Accepts a request when POE10#	0 0 1 0: Samples the level of the
		pin input has been sampled 16 times at	POE10# pin input by PCLK/16, and
		PCLK/16 clock pulses and all are low	accepts a request when consecutive
		level.	low-level results are detected for the specified times.
		1 1: Accepts a request when POE10#	0 0 1 1: Samples the level of the
		pin input has been sampled 16 times at	POE10# pin input by PCLK/128, and
		PCLK/128 clock pulses and all are low	accepts a request when consecutive
		level.	low-level results are detected for the specified times.
			0 1 0 0: Samples the level of the
			POE10# pin input by PCLK, and
			accepts a request when consecutive
			low-level results are detected for the
			specified times.
			0 1 0 1: Samples the level of the
			POE10# pin input by PCLK/2, and
			accepts a request when consecutive
			low-level results are detected for the specified times.
			0 1 1 0: Samples the level of the
			POE10# pin input by PCLK/4, and
			accepts a request when consecutive
			low-level results are detected for the
			specified times.
			Settings other than above are
			prohibited.
	POE10M2[3:0] POE10F	POE10 Flag	POE10 Sampling Count Select POE10 Flag
		[Setting condition] When the input set by the POE10M[1:0] bits occurs at the	[Setting condition] When the input set by the POE10M[3:0] and POE10M2[3:0] bits occurs at the
		POE10# pin	POE10# pin
		[Clearing condition] By writing 0 to the POE10F flag after reading POE10F = 1	[Clearing condition] By writing 0 to the POE10F flag after reading POE10F = 1
		When low-level sampling is set by the	When low-level sampling is set by the
		POE10M[1:0] bits, the high level needs	POE10M[3:0] bits, the high level needs
		to be input to the POE10# pin to write 0 to this flag.	to be input to the POE10# pin to write 0 to this flag.

	1		•
Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
ICSR5	POE11M[1:0](RX24T) POE11M[3:0](RX66T)	POE11 Mode Select	POE11 Mode Select
		b1 b0	b3 b0
		0 0: Accepts a request on the falling	0 0 0 0: Accepts a request on the falling
		edge of POE11# pin input.	edge of POE11# pin input.
		0 1: Accepts a request when POE11#	0 0 0 1: Samples the level of the
		pin input has been sampled 16 times at	POE11# pin input by PCLK/8, and
		PCLK/8 clock pulses and all are low	accepts a request when consecutive
		level.	low-level results are detected for the specified times.
		1 0: Accepts a request when POE11#	0 0 1 0: Samples the level of the
		pin input has been sampled 16 times at	POE11# pin input by PCLK/16, and
		PCLK/16 clock pulses and all are low	accepts a request when consecutive
		level.	low-level results are detected for the specified times.
		1 1: Accepts a request when POE11#	0 0 1 1: Samples the level of the
		pin input has been sampled 16 times at	POE11# pin input by PCLK/128, and
		PCLK/128 clock pulses and all are low	accepts a request when consecutive
		level.	low-level results are detected for the specified times.
			0 1 0 0: Samples the level of the
			POE11# pin input by PCLK, and
			accepts a request when consecutive
			low-level results are detected for the
			specified times.
			0 1 0 1: Samples the level of the
			POE11# pin input by PCLK/2, and
			accepts a request when consecutive
			low-level results are detected for the
			specified times.
			0 1 1 0: Samples the level of the
			POE11# pin input by PCLK/4, and
			accepts a request when consecutive low-level results are detected for the
			specified times.
			Settings other than above are
			prohibited.
	POE11M2[3:0]	_	POE11 Sampling Count Select
	POE11F	POE11 Flag	POE11 Flag
		10 11 1	10
		[Setting condition] When the input set by the	[Setting condition] When the input set by the POE11M[3:0]
		POE11# [1:0] bits occurs at the POE11# pin	and POE11M2[3:0] bits occurs at the POE11# pin
		[Clearing condition] By writing 0 to the POE11F flag after reading POE11F = 1	[Clearing condition] By writing 0 to the POE11F flag after reading POE11F = 1
		When low-level sampling is set by the	When low-level sampling is set by the
		POE11M[1:0] bits, the high level needs	POE11M[3:0] bits, the high level needs
		to be input to the POE11# pin to write 0	to be input to the POE11# pin to write 0
		to this flag.	to this flag.

Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
ICSR7	POE12M[1:0](RX24T)	POE12 Mode Select	POE12 Mode Select
	POE12M[3:0](RX66T)		
		b1 b0	b3 b0
		0 0: Accepts a request on the falling	0 0 0 0: Accepts a request on the
		edge of POE12# pin input.	falling edge of POE12# pin input.
		0 1: Accepts a request when POE12#	0 0 0 1: Samples the level of the
		pin input has been sampled	POE12# pin input by PCLK/8, and
		16 times at PCLK/8 clock pulses and	accepts a request when consecutive
		all are low level.	low-level results are detected for the
			specified times.
		1 0: Accepts a request when POE12#	0 0 1 0: Samples the level of the
		pin input has been sampled	POE12# pin input by PCLK/16, and
		16 times at PCLK/16 clock pulses and	accepts a request when consecutive
		all are low level.	low-level results are detected for the
		an are lew level.	specified times.
		1 1: Accepts a request when POE12#	0 0 1 1: Samples the level of the
		pin input has been sampled	POE12# pin input by PCLK/128, and
		16 times at PCLK/128 clock pulses and	accepts a request when consecutive
		all are low level.	low-level results are detected for the
		an are low level.	specified times.
			0 1 0 0: Samples the level of the
			POE12# pin input by PCLK, and
			accepts a request when consecutive
			low-level results are detected for the
			specified times.
			· ·
			0 1 0 1: Samples the level of the
			POE12# pin input by PCLK/2, and
			accepts a request when consecutive
			low-level results are detected for the
			specified times.
			0 1 1 0: Samples the level of the
			POE12# pin input by PCLK/4, and
			accepts a request when consecutive
			low-level results are detected for the
			specified times.
			Settings other than above are
			prohibited.
	POE12M2[3:0]		POE12 Sampling Count Select
	POE12F	POE12 Flag	POE12 Flag
		[Setting condition]	[Setting condition]
		When the input set by the	When the input set by the POE12M[3:0]
		POE12M[1:0] bits occurs at the	and POE12M2[3:0] bits occurs at the
		POE12# pin	POE12# pin
		[Clearing condition]	[Clearing condition]
		By writing 0 to the POE12F flag after reading POE12F = 1	By writing 0 to the POE12F flag after reading POE12F = 1
			•
		When low-level sampling is set by the	When low-level sampling is set by the
		POE12M[1:0] bits, the high level needs	POE12M[3:0] bits, the high level needs
		to be input to the POE12# pin to write 0	to be input to the POE12# pin to write 0
10055		to this flag.	to this flag.
ICSR8	-	-	Input Level Control/Status
			Register 8
ICSR9	-	<u> </u>	Input Level Control/Status
			Register 9

		and the txz+1 Group
Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
_	_	Input Level Control/Status
		Register 10
_	_	MTU0 Pin Select Register 1
<u> </u>	_	MTU0 Pin Select Register 2
_	_	MTU3 Pin Select Register
_	_	MTU4 Pin Select Register 1
_	_	MTU4 Pin Select Register 2
_	_	MTU6 Pin Select Register
_	_	MTU7 Pin Select Register 1
_	_	MTU7 Pin Select Register 2
_	_	MTU9 Pin Select Register 1
_	_	MTU9 Pin Select Register 2
_	_	GPTW0 Pin Select Register
_	<u> </u>	GPTW1 Pin Select Register
_	_	GPTW2 Pin Select Register
_	_	GPTW3 Pin Select Register
_	_	GPTW4 Pin Select Register
_	_	GPTW5 Pin Select Register
_	_	GPTW6 Pin Select Register
_	_	GPTW7 Pin Select Register
_	_	GPTW8 Pin Select Register
_	_	GPTW9 Pin Select Register
OSF1	Simultaneous Conduction Flag 1	Simultaneous Conduction Flag 1
	the three pairs of two-phase output pins assigned to ports P71 to P76 for MTU complementary PWM output (MTU3 and MTU4) or GPT output (GPT0 to GPT2) has simultaneously become at the active level. If the output disabling control for the corresponding pins is not enabled, this flag does not become 1.  [Setting condition]  • When the MTIOC3B/GTIOC0A and MTIOC3D/GTIOC0B pins simultaneously go to the active level while the value of the POECR2.MTU3BDZE bit, or of either or both of the PMMCR1.MTU3BME and PMMCR1.MTU3DME bits, is 1.  • When the MTIOC4A/GTIOC1A and MTIOC4C/GTIOC1B pins simultaneously go to the active level while the value of the POECR2.MTU4ACZE bit, or either or both of the PMMCR1.MTU4CME bits, is 1.  • When the MTIOC4B/GTIOC2A and MTIOC4D/GTIOC2B pins simultaneously go to the active level while the value of the POECR2.MTU4BDZE bit, or either	This flag indicates that at least one of the three pairs of two-phase output pins for MTU complementary PWM output (MTU3 and MTU4) has simultaneously become at the active level. If the output disabling control for the corresponding pins is not enabled, this flag does not become 1.  [Setting condition]  • When the MTIOC3B and MTIOC3D pins simultaneously go to the active level for at least one cycle of PCLK while the value of the POECR2.MTU3BDZE bit, or either or both of the PMMCR1.MTU3BME and PMMCR1.MTU3DME bits, is 1.  • When the MTIOC4A and MTIOC4C pins simultaneously go to the active level for at least one cycle of PCLK while the value of the POECR2.MTU4ACZE bit, or either or both of the PMMCR1.MTU4AME and PMMCR1.MTU4CME bits, is 1.  • When the MTIOC4B and MTIOC4D pins simultaneously go to the active level for at least one cycle of PCLK while the value of the POECR2.MTU4BDZE bit, or either or both of the PMMCR1.MTU4BME and PMMCR1.MTU4BME and PMMCR1.MTU4BME bits, is 1.
	Bit	— — — — — — — — — — — — — — — — — — —

	1		and the RX241 Group
Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
OCSR1	OSF1	[Clearing condition] By writing 0 to the OSF1 flag after reading OSF1 = 1 To write 0 to this flag, the inactive level needs to be output from MTU	[Clearing condition] By writing 0 to the OSF1 flag after reading OSF1 = 1 To write 0 to this flag, the inactive level needs to be output of MTU
		complementary PWM output pins or GPT output pins.	complementary PWM output pins.
OCSR3		_	Output Level Control/Status Register 3
OCSR4	_	_	Output Level Control/Status Register 4
OCSR5	_	_	Output Level Control/Status Register 5
ALR1	OLSG0A	MTIOC3B/GTIOC0A (P71) Pin Active Level Setting	MTIOC3B Pin Active Level Setting
	OLSG0B	MTIOC3D/GTIOC0B (P74) Pin Active Level Setting	MTIOC3D Pin
	OLSG1A	MTIOC4A/GTIOC1A (P72) Pin	Active Level Setting MTIOC4A Pin
		Active Level Setting	Active Level Setting
	OLSG1B	MTIOC4C/GTIOC1B (P75) Pin	MTIOC4C Pin
		Active Level Setting	Active Level Setting
	OLSG2A	MTIOC4B/GTIOC2A (P73) Pin	MTIOC4B Pin
		Active Level Setting	Active Level Setting
	OLSG2B	MTIOC4D/GTIOC2B (P76) Pin	MTIOC4D Pin
		Active Level Setting	Active Level Setting
ALR3	_	_	Active Level Setting Register 3
ALR4	_	_	Active Level Setting Register 4
ALR5	_	_	Active Level Setting Register 5
SPOER	MTUCH34HIZ (Note 1)	MTU3 and MTU4 or GPT0 to GPT2 Pin Output Disable	MTU3 and MTU4 Pin Output Disable
	GPT01HIZ	_	GPTW0 and GPTW1 Pin Output Disable
	GPT03HIZ	GPT0 to GPT3 Pin Output Disable	_
	GPT23HIZ		GPTW2 and GPTW3 Pin Output Disable
	GPT02HIZ	_	GPTW0 to GPTW2 Pin Output Disable
	GPT46HIZ	_	GPTW4 to GPTW6 Pin Output Disable
	GPT79HIZ	_	GPTW7 to GPTW9 Pin Output Disable
POECR1	MTU0A1ZE	MTIOC0A (P31) Pin High-Impedance Enable	_
	MTU0B1ZE	MTIOC0B (P30) Pin High-Impedance Enable	_
POECR3	GPT0A1ZE	GTIOC0A (PD2) Pin High-Impedance Enable	_
	GPT0B1ZE	GTIOC0B (PD1) Pin High-Impedance Enable	_
	GPT1A1ZE	GTIOC1A (PD0) Pin High-Impedance Enable	_
	GPT1B1ZE	GTIOC1B (PB7) Pin High-Impedance Enable	_

Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
POECR3	GPT2A1ZE	GTIOC2A (PB6) Pin	_
		High-Impedance Enable	
	GPT2B1ZE	GTIOC2B (PB5) Pin	_
		High-Impedance Enable	
	GPT3A1ZE	GTIOC3A High-Impedance Enable	_
	GPT3B1ZE	GTIOC3B High-Impedance Enable	_
	GPT0ABZE	_	GTIOC0A/GTIOC0B Pin
			High-Impedance Enable
	GPT1ABZE	_	GTIOC1A/GTIOC1B Pin High-
			Impedance Enable
	GPT2ABZE	_	GTIOC2A/GTIOC2B Pin High-
			Impedance Enable
	GPT3ABZE	_	GTIOC3A/GTIOC3B Pin High-
			Impedance Enable
	GPT4ABZE	_	GTIOC4A/GTIOC4B Pin High-
			Impedance Enable
	GPT5ABZE	_	GTIOC5A/GTIOC5B Pin High-
			Impedance Enable
	GPT6ABZE	_	GTIOC6A/GTIOC6B Pin High-
			Impedance Enable
	GPT7ABZE	_	GTIOC7A/GTIOC7B Pin High-
			Impedance Enable
	GPT8ABZE	_	GTIOC8A/GTIOC8B Pin High-
			Impedance Enable
	GPT9ABZE	_	GTIOC9A/GTIOC9B Pin High-
			Impedance Enable
POECR4	IC1ADDMT34ZE		MTU3 and MTU4 Output Disabling
			Condition POE0F Add
	CMADDMT67ZE	MTU6 and MTU7 Output Disabling	_
		Condition CFLAG Add	
	IC1ADDMT67ZE	MTU6 and MTU7 Output Disabling	_
		Condition POE0F Add	
	IC8ADDMT34ZE	_	MTU3 and MTU4 Output Disabling
			Condition POE9F Add
	IC9ADDMT34ZE	<del>-</del>	MTU3 and MTU4 Output Disabling
			Condition POE13F Add
	IC10ADDMT34ZE	<u> </u>	MTU3 and MTU4 Output Disabling
			Condition POE14F Add
	IC3ADDMT67ZE	MTU6 and MTU7 Output Disabling	_
	10110-1	Condition POE8F Add	
	IC4ADDMT67ZE	MTU6 and MTU7 Output Disabling	_
		Condition POE10F Add	
	IC5ADDMT67ZE	MTU6 and MTU7 Output Disabling	_
	IOOA DDA (TOTTE	Condition POE11F Add	
	IC6ADDMT67ZE	MTU6 and MTU7 Output Disabling Condition POE12F Add	_
POECR4B	<u> </u>	_	Port Output Enable Control
			Register 4B
POECR5	IC3ADDMT0ZE	_	MTU0 Output Disabling Condition
			POE8F Add
	IC8ADDMT0ZE	_	MTU0 Output Disabling Condition
			POE9F Add

	_		and the RX241 Group
Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
POECR5	IC9ADDMT0ZE	_	MTU0 Output Disabling Condition POE13F Add
	IC10ADDMT0ZE	_	MTU0 Output Disabling Condition POE14F Add
POECR6	CMADDGPT01ZE	_	GPTW0 and GPTW1 Output Disabling Condition CFLAG Add
	IC1ADDGPT01ZE	_	GPTW0 and GPTW1 Output Disabling Condition POE0F Add
	IC2ADDGPT01ZE	_	GPTW0 and GPTW1 Output Disabling Condition POE4F Add
	IC3ADDGPT01ZE	_	GPTW0 and GPTW1 Output Disabling Condition POE8F Add
	IC4ADDGPT01ZE	_	GPTW0 and GPTW1 Output Disabling Condition POE10F Add
	IC5ADDGPT01ZE	_	GPTW0 and GPTW1 Output Disabling Condition POE11F Add
	IC6ADDGPT01ZE	_	GPTW0 and GPTW1 Output Disabling Condition POE12F Add
	IC8ADDGPT01ZE	_	GPTW0 and GPTW1 Output Disabling Condition POE9F Add
	IC9ADDGPT01ZE	_	GPTW0 and GPTW1 Output Disabling Condition POE13F Add
	IC10ADDGPT01ZE	_	GPTW0 and GPTW1 Output Disabling Condition POE14F Add
	CMADDGPT03ZE	GPT0 to GPT3 Output Disabling Condition CFLAG Add	_
	IC1ADDGPT03ZE	GPT0 to GPT3 Output Disabling Condition POE0F Add	_
	IC2ADDGPT03ZE	GPT0 to GPT3 Output Disabling Condition POE4F Add	_
	IC3ADDGPT03ZE	GPT0 to GPT3 Output Disabling Condition POE8F Add	_
	IC4ADDGPT03ZE	GPT0 to GPT3 Output Disabling Condition POE10F Add	_
	IC6ADDGPT03ZE	GPT0 to GPT3 Output Disabling Condition POE12F Add	_
POECR6B	_	_	Port Output Enable Control Register 6B
POECR7	MTU9A1ZE	MTIOC9A (P21) Pin High-Impedance Enable	_
	MTU9B1ZE	MTIOC9B (P10) Pin High-Impedance Enable	_
	MTU9C1ZE	MTIOC9C (P20) Pin High-Impedance Enable	
	MTU9D1ZE	MTIOC9D (P02) Pin High-Impedance Enable	_
POECR8	IC6ADDMT9ZE		MTU9 Output Disabling Condition POE12F Add
	IC8ADDMT9ZE		MTU9 Output Disabling Condition POE9F Add
	IC9ADDMT9ZE	_	MTU9 Output Disabling Condition POE13F Add
	IC10ADDMT9ZE	_	MTU9 Output Disabling Condition POE14F Add
			·

Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
POECR9			Port Output Enable Control
1 020110			Register 9
POECR10	_	1_	Port Output Enable Control
			Register 10
POECR11	_	_	Port Output Enable Control
			Register 11
PMMCR0	MTU0A1ME	MTIOC0A (P31) Pin Port Mode	_
		Mask Enable	
	MTU0B1ME	MTIOC0B (P30) Pin Port Mode	_
		Mask Enable	
	MTU9AME	<b>-</b>	MTIOC9A Pin Port Mode Mask
			Enable
	MTU9BME	<u> </u>	MTIOC9B Pin Port Mode Mask
			Enable
	MTU9CME	_	MTIOC9C Pin Port Mode Mask
	MTHODME		Enable MTIOCOR Bin Bort Marks Novel
	MTU9DME	_	MTIOC9D Pin Port Mode Mask Enable
PMMCR1	MTU4BME	MTIOC4B/GTIOC2A (P73) Pin	MTIOC4B Pin Port Mode Mask
FIVIIVICKI	WITO4BIVIE	Port Mode Mask Enable	Enable
	MTU4AME	MTIOC4A/GTIOC1A (P72) Pin	MTIOC4A Pin Port Mode Mask
	WITOFAME	Port Mode Mask Enable	Enable
	MTU3BME	MTIOC3B/GTIOC0A (P71) Pin	MTIOC3B Pin Port Mode Mask
	WITOSDIVIL	Port Mode Mask Enable	Enable
	MTU4DME	MTIOC4D/GTIOC2B (P76) Pin	MTIOC4D Pin Port Mode Mask
	WITOFDINE	Port Mode Mask Enable	Enable
	MTU4CME	MTIOC4C/GTIOC1B (P75) Pin	MTIOC4C Pin Port Mode Mask
	WITOTOME	Port Mode Mask Enable	Enable
	MTU3DME	MTIOC3D/GTIOC0B (P74) Pin	MTIOC3D Pin Port Mode Mask
		Port Mode Mask Enable	Enable
PMMCR2	GPT0A1ME(RX24T)	GTIOC0A (PD2) Pin Port Mode	GTIOC0A Pin Port Mode Mask
	GPT0AME(RX66T)	Mask Enable (b8)	Enable (b0)
	GPT0B1ME(RX24T)	GTIOC0B (PD1) Pin Port Mode	GTIOC0B Pin Port Mode Mask
	GPT0BME(RX66T)	Mask Enable (b9)	Enable (b1)
	GPT1A1ME(RX24T)	GTIOC1A (PD0) Pin Port Mode	GTIOC1A Pin Port Mode Mask
	GPT1AME(RX66T)	Mask Enable (b10)	Enable (b2)
	GPT1B1ME(RX24T)	GTIOC1B (PB7) Pin Port Mode	GTIOC1B Pin Port Mode Mask
	GPT1BME(RX66T)	Mask Enable (b11)	Enable (b3)
	GPT2A1ME(RX24T)	GTIOC2A (PB6) Pin Port Mode	GTIOC2A Pin Port Mode Mask
	GPT2AME(RX66T)	Mask Enable (b12)	Enable (b4)
	GPT2B1ME(RX24T)	GTIOC2B (PB5) Pin Port Mode	GTIOC2B Pin Port Mode Mask
	GPT2BME(RX66T)	Mask Enable (b13)	Enable (b5)
	GPT3A1ME(RX24T)	GTIOC3A/MTIOC9A (PD7) Pin	GTIOC3A Pin Port Mode Mask
	GPT3AME(RX66T)	Port Mode Mask Enable (b14)	Enable (b6)
	GPT3B1ME(RX24T)	GTIOC3B/MTIOC9C (PD6) Pin	GTIOC3B Pin Port Mode Mask
	GPT3BME(RX66T)	Port Mode Mask Enable (b15)	Enable (b7)
	GPT4AME	_	GTIOC4A Pin Port Mode Mask Enable
	GPT4BME	_	GTIOC4B Pin Port Mode Mask Enable
	GPT5AME	_	GTIOC5A Pin Port Mode Mask Enable

Register	Bit	RX24T(POE3b, POE3A)	RX66T(POE3B)
PMMCR2	GPT5BME	_	GTIOC5B Pin Port Mode Mask
			Enable
	GPT6AME	_	GTIOC6A Pin Port Mode Mask
			Enable
	GPT6BME	_	GTIOC6B Pin Port Mode Mask
			Enable
	GPT7AME	_	GTIOC7A Pin Port Mode Mask
			Enable
	GPT7BME	_	GTIOC7B Pin Port Mode Mask
			Enable
PMMCR3	MTU9AME	MTIOC9A/GTIOC3A (PD7) Pin	<u> </u>
		Port Mode Mask Enable	
	MTU9BME	MTIOC9B (PE0) Pin Port Mode	<b>-</b>
		Mask Enable	
	MTU9CME	MTIOC9C/GTIOC3B (PD6) Pin	<u> </u>
		Port Mode Mask Enable	
	MTU9DME	MTIOC9D (PE1) Pin Port Mode	_
		Mask Enable	
	MTU9A1ME	MTIOC9A (P21) Pin Port Mode	_
		Mask Enable	
	MTU9B1ME	MTIOC9B (P10) Pin Port Mode	_
		Mask Enable	
	MTU9C1ME	MTIOC9C (P20) Pin Port Mode	_
		Mask Enable	
	MTU9D1ME	MTIOC9D (P02) Pin Port Mode	_
		Mask Enable	
	GPT8AME	_	GTIOC8A Pin Port Mode Mask
			Enable
	GPT8BME	_	GTIOC8B Pin Port Mode Mask
			Enable
	GPT9AME	_	GTIOC9A Pin Port Mode Mask
			Enable
	GPT9BME	_	GTIOC9B Pin Port Mode Mask
			Enable
POECMPFR	C4FLAG	_	Comparator Channel 4 Output
			Detection Flag
	C5FLAG	_	Comparator Channel 5 Output
			Detection Flag
POECMPSEL	POEREQ4	_	Comparator Channel 4 Output
			Disabling Request Enable
	POEREQ5	_	Comparator Channel 5 Output
			Disabling Request Enable
POECMPEXm	_	Port Output Enable Comparator	Port Output Enable Comparator
		Request Extended Selection	Request Extended Selection
		Register m (m = 0 to 2, 4, 5)	Register m
			(m = 0 to 8)
	POEREQ4	_	Comparator Channel 4 Output
			Disabling Request Enable
	POEREQ5	_	Comparator Channel 5 Output
			Disabling Request Enable
		· ·	

Note 1. Pins GPT and MTU are controlled by this register in RX24T, however, these pins are controlled by separate registers in RX66T.

#### 2.16 General PWM Timer

Table 2.35 lists Comparison of Specifications for General PWM Timer and Table 2.36 lists Comparison of Registers for General PWM Timer.

Table 2.35 Comparison of Specifications for General PWM Timer

Item	RX24T(GPTB)	RX66T(GPTW)
Function	Selectable from 16 bits × 4 channels, 16 bits × 2 channels + 32 bits × 1 channel, and 32 bits × 2 channels	32 bits × 10 channels
	Up-counting or down-counting (saw waves) or up/down-counting (triangle waves) for each counter.	Up-counting or down-counting (sawtooth waves) or up/down-counting (triangle waves) for each counter.
	Operating mode     Saw-wave PWM mode     Saw-wave one-shot pulse mode	Operating mode     Sawtooth-wave PWM mode     Sawtooth-wave one-shot pulse mode
	Triangle-wave PWM mode 1 Triangle-wave PWM mode 2 Triangle-wave PWM mode 3	Triangle-wave PWM mode 1 Triangle-wave PWM mode 2 Triangle-wave PWM mode 3
	Clock sources (nine internal clocks and four external clocks) independently selectable for each channel	Clock sources independently selectable for each channel
	<ul> <li>Two I/O pins per channel</li> <li>Noise filter can be set on each input path. (Note 1)</li> </ul>	<ul> <li>Two I/O pins per channel</li> <li>Noise filter can be set on each input path. (Note 1)</li> </ul>
	Two output compare/input capture registers per channel	Two output compare/input capture registers per channel
	For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use.	For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use.
	<ul> <li>In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveforms.</li> </ul>	In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveforms.
	Registers for setting up frame cycles in each channel (with capability for generating interrupts at overflow or underflow)	Registers for setting up frame cycles in each channel (with capability for generating interrupts at overflow or underflow)
	Synchronous operation of the several counters	Simultaneous start/stop/clearing of desired channel counters
	Synchronous operation modes: simultaneous start or phase shifting start by desired times	Modes of synchronous operation (synchronized or displaced by a desired time to obtain relative phase shifts)
	Generation of dead times in PWM operation	Generation of dead times in PWM operation

Itam	DV24T(CDTD)	DV66T/CDTW/\
Item	RX24T(GPTB)	RX66T(GPTW)
Function	Starting, clearing, and stopping counters in response to external or internal triggers (hardware sources)     Internal trigger sources: comparator output, MTU count start, software, and compare match	<ul> <li>Operation of count start/count stop/counter clearing/up-counting/down-counting/in put capture by maximum of eight ELC events based on the ELC setting</li> <li>Operation of count start/count stop/counter clearing/up-counting/down-counting/in put capture by detecting two input signal conditions</li> <li>Operation of count start/count stop/counter clearing/up-counting/down-counting/in put capture by maximum of four</li> </ul>
	• A/D converter start trigger generation	<ul> <li>external triggers</li> <li>Function to control output negation by requests for disabling of output from the POEG</li> </ul>
	A/D converter start trigger generation function	<ul> <li>A/D converter start trigger generation function</li> <li>Event signals for compare match A to F and for overflow/underflow can be output to the ELC</li> <li>Input capture input can select noise filter function</li> <li>Bus clock: PCLKA, GPTW count reference clock: PCLKC, Frequency ratio between PCLKA: PCLKC = 1: N (N = 1/2)</li> </ul>
	<ul> <li>Through combination of three counters, generation of three-phase PWM waveforms incorporating dead times</li> <li>Monitors the clock output from the main clock oscillator, low- and high-speed on-chip oscillators, the PLL frequency synthesizer, IWDT-dedicated on-chip oscillator, and PCLKB (refer to the Clock Frequency Accuracy Measurement Circuit (CAC) chapter.)</li> </ul>	<ul> <li>Through combination of three counters, generation of three-phase PWM waveforms incorporating dead times</li> <li>Monitors the clock output from the main clock oscillator, low- and high-speed on-chip oscillators, the PLL frequency synthesizer, IWDT-dedicated on-chip oscillator, and PCLKB (refer to the Clock Frequency Accuracy Measurement Circuit (CAC) chapter.)</li> <li>Capable of adjusting rising/falling timing at PWM waveforms with resolution of PCLKC cycles x 1/32 for maximum of 4 channels of complementary PWM output pins (refer to the High Resolution PWM Waveform Generation Circuit (HRPWM) chapter.)</li> </ul>

l;	tem	RX24T(GPTB)	RX66T(GPTW)
Synchronous operation	Target channels for synchronization	Synchronous operation is supported on channels 0 to 3.	Synchronous operation is supported on channels 0 to 9.
	Method of synchronous clear	Software source: Simultaneously setting multiple bits among GTHCCR.CCSW0 to GTHCCR.CCSW3 to 1.	Software source: Simultaneously setting multiple bits in the GTCLR register to 1.
		Hardware source: Bits GTSYNC.SYNCn[1:0] specify which channel's clear source is used as the synchronous clear source.	Hardware source: The GTCSR register is used to set the synchronous clear source to the same clear source as the synchronous channels (either external trigger or ELC event input).
	Method of synchronous start	Software source: Simultaneously setting multiple bits in the GTSTR register to 1.	Software source: Simultaneously setting multiple bits in the GTSTR register to 1.
		Hardware source: The GTHSSR and GTHSCR registers are used to set the same start source as that of the channels on which synchronous operation will start (COMPC0/COMPC1/COMPC2/COMPC3 comparator output, MTU0/MTU1/MTU2/MTU4/MTU7/MTU9 count start, GTIOC3A/GTIOC3B/GTETRG pin input, or GTIOC3A/GTIOC3B internal output (output compare)).	Hardware source: The GTSSR register is used to set the same start source as that of the channels on which synchronous operation will start (either external trigger or ELC event input).
	Method of synchronous stop	Software source: Simultaneously setting multiple bits in the GTSTR register to 0.	Software source: Simultaneously setting multiple bits in the GTSTP register to 1.
		Hardware source: The GTHPSR and GTHSCR registers are used to set the same stop source as that of the channels on which synchronous operation will stop (COMPC0/COMPC1/COMPC2/COMPC3 comparator output, GTIOC3A/GTIOC3B/GTETRG pin input, or GTIOC3A/GTIOC3B internal output (output compare)).	Hardware source: The GTPSR register is used to set the same stop source as that of the channels on which synchronous operation will stop (either external trigger or ELC event input).

Note 1. On the RX24T Group the input capture input pins, external trigger input pins, and external clock input pins, and on the RX66T Group the input capture input pins and external trigger input pins, have a noise filter function.

Table 2.36 Comparison of Registers for General PWM Timer

Register	Bit	RX24T(GPTB)	RX66T(GPTW)
GTSTR	CST0(RX24T)	GPT0.GTCNT Count Start	Channel 0 Count Start
	CSTRT0(RX66T)		
	CST1(RX24T)	GPT1.GTCNT/GPT01.GTCNTLW	Channel 1 Count Start
	CSTRT1(RX66T)	Count Start	
	CST2(RX24T)	GPT2.GTCNT Count Start	Channel 2 Count Start
	CSTRT2(RX66T)		
	CST3(RX24T)	GPT3.GTCNT/GPT23.GTCNTLW	Channel 3 Count Start
	CSTRT3(RX66T)	Count Start	
	CSTRT4 to CSTRT9	_	Channel 4 to 9 Count Start
NFCR	_	Noise Filter Control Register	_
GTHSCR	_	General PWM Timer Hardware	_
		Source Start/Stop Control Register	
GTHCCR	_	General PWM Timer Hardware	_
		Source Clear Control Register	
GTHSSR	_	General PWM Timer Hardware	_
		Start Source Select Register	
GTHPSR	_	General PWM Timer Hardware	_
		Stop/Clear Source Select Register	
GTWP	WP0 to WP3(RX24T)	GPT0, GPT1/GPT01, GPT2,	Register Write Disabled
	WP(RX66T)	GPT3/GPT23 Register Write	l togictor trino Disables
	(10.001)	Disable	
	STRWP		GTSTR.CSTRT Bit Write
			Disabled
	STPWP		GTSTP.CSTOP Bit Write
			Disabled
	CLRWP	_	GTCLR.CCLR Bit Write Disabled
	CMNWP	<u> </u>	Common Register Write Disabled
	PRKEY[7:0]		GTWP Key Code
GTSYNC		Conservat DIMM Time or Orace Descietors	•
	_	General PWM Timer Sync Register	_
GTETINT	_	General PWM Timer External	-
		Trigger Input Interrupt Register	
GTBDR	_	General PWM Timer Buffer	<del>-</del>
		Operation Disable Register	
GTSWP	_	General PWM Timer Start	<u> </u>
		Write-Protection Register	
GTCWP	_	General PWM Timer Clearing	<u> </u>
		Write-Protection Register	
GTCMNWP	_	General PWM Timer Common	_
		Register Write-Protection Register	
GTMDR	_	General PWM Timer Mode Register	_
GTECNFCR	_	General PWM Timer External Clock	_
-		Noise Filter Control Register	

Dominto-	D:1	DV24T/CDTD\	and the RX241 Group
Register	Bit A DOMOGIO (OL/DVOAT)	RX24T(GPTB)	RX66T(GPTW)
GTADSMR	ADSMS0[3:0](RX24T) ADSMS0[1:0](RX66T)	A/D Conversion Start Request Signal Monitor 0 Selection	A/D Conversion Start Request Signal Monitor 0 Selection
		b3 b0 0 0 0 0:  A/D conversion start request signal generated by the GPT0.GTADTRA register during up-counting 0 0 0 1:  A/D conversion start request signal	b1 b0 0 0: A/D conversion start request signal generated by the GTADTRA register during up-counting 0 1: A/D conversion start request signal
		generated by the GPT0.GTADTRA register during down-counting 0 0 1 0:  A/D conversion start request signal generated by the GPT0.GTADTRB	generated by the GTADTRA register during down-counting 1 0:  A/D conversion start request signal generated by the GTADTRB register
		register during up-counting 0 0 1 1:  A/D conversion start request signal generated by the GPT0.GTADTRB	during up-counting 1 1:  A/D conversion start request signal generated by the GTADTRB register
		register during down-counting 0 1 0 0:  A/D conversion start request signal	during down-counting
		generated by the GPT1.GTADTRA/GPT01.GTADTRALW register during up-counting	
		0 1 0 1:  A/D conversion start request signal generated by the	
		GPT1.GTADTRA/GPT01.GTADTRALW register during down-counting 0 1 1 0:	
		A/D conversion start request signal generated by the GPT1.GTADTRB/GPT01.GTADTRBLW register during up-counting	
		0 1 1 1:  A/D conversion start request signal generated by the	
		GPT1.GTADTRB/GPT01.GTADTRBLW register during down-counting 1 0 0 0:	
		A/D conversion start request signal generated by the GPT2.GTADTRA register during up-counting	
		1 0 0 1:  A/D conversion start request signal generated by the GPT2.GTADTRA register during down-counting	
		1 0 1 0:  A/D conversion start request signal generated by the GPT2.GTADTRB register during up-counting	

### **RX66T Group, RX24T Group**

Register	Bit	RX24T(GPTB)	RX66T(GPTW)
GTADSMR	ADSMS0[3:0](RX24T)	1011:	
	ADSMS0[1:0](RX66T)	A/D conversion start request signal	
		generated by the GPT2.GTADTRB	
		register during down-counting	
		1 1 0 0:	
		A/D conversion start request signal	
		generated by the	
		GPT3.GTADTRA/GPT23.GTADTRALW	
		register during up-counting	
		1 1 0 1:	
		A/D conversion start request signal	
		generated by the	
		GPT3.GTADTRA/GPT23.GTADTRALW	
		register during down-counting	
		1 1 1 0:	
		A/D conversion start request signal	
		generated by the	
		GPT3.GTADTRB/GPT23.GTADTRBLW	
		register during up-counting	
		1 1 1 1:	
		A/D conversion start request signal	
		generated by the	
		GPT3.GTADTRB/GPT23.GTADTRBL	
		W register during down-counting	

D	F.,	DV04T/2DTD\	DV00T/CDTV0
Register	Bit	RX24T(GPTB)	RX66T(GPTW)
GTADSMR	ADSMS1[3:0](RX24T) ADSMS1[1:0](RX66T)	A/D Conversion Start Request Signal Monitor 1 Selection	A/D Conversion Start Request Signal Monitor 1 Selection
		b19 b16 0 0 0 0: A/D conversion start request signal	b17 b16 0 0: A/D conversion start request signal
		generated by the GPT0.GTADTRA register during up-counting	generated by the GTADTRA register during up-counting
		0 0 0 1:	0 1:
		A/D conversion start request signal generated by the GPT0.GTADTRA register during down-counting	A/D conversion start request signal generated by the GTADTRA register during down-counting
		0 0 1 0:	1 0:
		A/D conversion start request signal generated by the GPT0.GTADTRB register during up-counting	A/D conversion start request signal generated by the GTADTRB register during up-counting
		0011:	1 1:
		A/D conversion start request signal generated by the GPT0.GTADTRB register during down-counting	A/D conversion start request signal generated by the GTADTRB register during down-counting
		0 1 0 0:	
		A/D conversion start request signal	
		generated by the GPT1.GTADTRALW	
		register during up-counting	
		0 1 0 1:	
		A/D conversion start request signal	
		generated by the	
		GPT1.GTADTRA/GPT01.GTADTRALW	
		register during down-counting	
		0110:	
		A/D conversion start request signal	
		generated by the GPT1.GTADTRB/GPT01.GTADTRBLW	
		register during up-counting	
		0 1 1 1:	
		A/D conversion start request signal generated by the	
		GPT1.GTADTRB/GPT01.GTADTRBLW register during down-counting	
		1 0 0 0:	
		A/D conversion start request signal	
		generated by the GPT2.GTADTRA	
		register during up-counting	
		1 0 0 1:	
		A/D conversion start request signal	
		generated by the GPT2.GTADTRA	
		register during down-counting 1 0 1 0:	
		A/D conversion start request signal	
		generated by the GPT2.GTADTRB	
		register during up-counting	

Register	Bit	RX24T(GPTB)	RX66T(GPTW)
GTADSMR	ADSMS1[3:0](RX24T)	1011:	KX001(GF1W)
GTADSIVIK	ADSMS1[3:0](RX66T)	A/D conversion start request signal	
	7120MO1[1:0](101001)	generated by the GPT2.GTADTRB	
		register during down-counting	
		1 1 0 0:	
		A/D conversion start request signal	
		generated by the	
		GPT3.GTADTRA/GPT23.GTADTRALW	
		register during up-counting	
		1 1 0 1:	
		A/D conversion start request signal	
		generated by the	
		GPT3.GTADTRA/GPT23.GTADTRALW	
		register during down-counting	
		1110:	
		A/D conversion start request signal	
		generated by the	
		GPT3.GTADTRB/GPT23.GTADTRBLW	
		register during up-counting	
		1111:	
		A/D conversion start request signal	
		generated by the GPT3.GTADTRBLW	
		register during down-counting	
GTIOR	GTIOA[5:0](RX24T)	GTIOCnA Pin Function Select	GTIOCnA Pin Function Select
CHOK	GTIOA[4:0](RX66T)	(b5 to b0)	(b4 to b0)
	1 1 1 1	(**************************************	
		Refer to the User's Manual:	Refer to the User's Manual:
		Hardware for details.	Hardware for details.
	OAE	_	GTIOCnA Pin Output Enable
	OADF[1:0]	_	GTIOCnA Pin Negate Value
			Setting
ļ			
	NFAEN	-	GTIOCnA Pin Input Noise Filter
			Enable
	NECOAM.O.		OTIOGRA Die lasset Naise Filter
	NFCSA[1:0]	_	GTIOCnA Pin Input Noise Filter Sampling Clock Select
	GTIOB[5:0](RX24T)	GTIOCnB Pin Function Select	GTIOCnB Pin Function Select
	GTIOB[3:0](RX66T)	(b13 to b8)	(b20 to b16)
	C1102[1.0](10.001)	(5.10.10.50)	(520 to 510)
		Refer to the User's Manual:	Refer to the User's Manual:
		Hardware for details.	Hardware for details.
	OBDFLT	GTIOCnB Pin Output Value Setting	GTIOCnB Pin Output Value
		at the Count Stop (b14)	Setting at the Count Stop (b22)
	OBHLD	GTIOCnB Pin Output Setting at the	GTIOCnB Pin Output Retention at
		Start/Stop Count (b15)	the Start/Stop Count (b23)
	OBE	_	GTIOCnB Pin Output Enable
			·
	OBDF[1:0]	_	GTIOCnB Pin Negate Value
			Setting

Register	Bit	RX24T(GPTB)	RX66T(GPTW)
GTIOR	NFBEN		GTIOCnB Pin Input Noise Filter Enable
	NFCSB[1:0]	_	GTIOCnB Pin Input Noise Filter Sampling Clock Select
GTCR	CST	_	Count Start
	ICDS	_	Input Capture Operation Select at Count Stop
	MD[2:0]	Mode Select (b2 to b0)	Mode Select (b18 to b16)
		b2 b0 0 0 0: Saw-wave PWM mode (single buffer or double buffer possible) 0 0 1: Saw-wave one-shot pulse mode (fixed buffer operation) 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: Triangle-wave PWM mode 1	b18 b16 0 0 0: Sawtooth-wave PWM mode (single buffer or double buffer possible) 0 0 1: Sawtooth-wave one-shot pulse mode (fixed buffer operation) 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: Triangle-wave PWM mode 1
		(16-bit transfer at crest) (single buffer or double buffer possible) 1 0 1: Triangle-wave PWM mode 2 (16-bit transfer at crest and trough) (single buffer or double buffer possible)	(32-bit transfer at trough) (single buffer or double buffer possible) 1 0 1: Triangle-wave PWM mode 2 (32-bit transfer at crest and trough) (single buffer or double buffer possible)
		1 1 0: Triangle-wave PWM mode 3 (32-bit transfer at trough) fixed buffer operation) 1 1 1: Setting prohibited	1 1 0: Triangle-wave PWM mode 3 (64-bit transfer at trough) (fixed buffer operation) 1 1 1: Setting prohibited

Day 1 con	B:	DV0 (T(0.0TD)	DVCCT/CDTIAN
Register	Bit	RX24T(GPTB)	RX66T(GPTW)
GTCR	TPCS[3:0]	Timer Prescaler Select	Timer Prescaler Select
		(b11 to b8)	(b26 to b23)
		b11 b8	b26 b23
		0 0 0 0: PCLKA	0 0 0 0: PCLKC
		0 0 0 1: PCLKA/2	0 0 0 1: PCLKC/2
		0 0 1 0: PCLKA/4	0 0 1 0: PCLKC/4
		0 0 1 1: PCLKA/8	0 0 1 1: PCLKC/8
		0 1 0 0: PCLKA/16	0 1 0 0: PCLKC/16
		0 1 0 1: PCLKA/32	0 1 0 1: PCLKC/32
		0 1 1 0: PCLKA/64	0 1 1 0: PCLKC/64
		0 1 1 1: PCLKA/256	0 1 1 1: Setting prohibited
		1 0 0 0: PCLKA/1024	1 0 0 0: PCLKC/256
		1 0 0 1: Setting prohibited	1 0 0 1: Setting prohibited
		1 0 1 0: Setting prohibited	1 0 1 0: PCLKC/1024
		1 0 1 1: Setting prohibited	1 0 1 1: Setting prohibited
		1 1 0 0: GTECLKA	1 1 0 0: GTETRGA (via the POEG)
		1 1 0 1: GTECLKB	1 1 0 1: GTETRGB (via the POEG)
		1 1 1 0: GTECLKC	1 1 1 0: GTETRGC (via the POEG)
		1 1 1 1: GTECLKD	1 1 1 1: GTETRGD (via the POEG)
	CCLR[1:0]	Counter Clear Source Select	_
OTU ITA D			
GTINTAD	EINT	Dead Time Error Interrupt Enable	_
	ADTRAUEN	GTADTRA(LW) Compare Match	GTADTRA Register Compare
		(Up-Counting) A/D Converter Start Request Enable (b12)	Match (Up-Counting) A/D Converter Start Request Enable
		Request Ellable (b12)	(b16)
	ADTRADEN	GTADTRA(LW) Compare Match	GTADTRA Register Compare
	7.5.1.0.5.2.1	(Down-Counting) A/D Converter	Match (Down-Counting) A/D
		Start Request Enable (b13)	Converter Start Request Enable
		,	(b17)
	ADTRBUEN	GTADTRB(LW) Compare Match	GTADTRB Register Compare
		(Up-Counting) A/D Converter Start	Match (Up-Counting) A/D
		Request Enable (b14)	Converter Start Request Enable
			(b18)
	ADTRBDEN	GTADTRB(LW) Compare Match	GTADTRB Register Compare
		(Down-Counting) A/D Converter	Match (Down-Counting) A/D
		Start Request Enable (b15)	Converter Start Request Enable
	00014 01		(b19)
	GRP[1:0]	-	Output Stop Group Select
	GRPDTE	_	Dead Time Error Output Stop
			Detection Enable
	GRPABH	_	Simultaneous High Output Stop
			Detection Enable
	GRPABL	_	Simultaneous Low Output Stop
			Detection Enable
GTBER	BD[0]	_	GTCCRA/GTCCRB Registers
··	[-]		Buffer Operation Disable
	BD[1]	_	GTPR Register Buffer Operation
	[.]		Disable
	BD[2]	_	GTADTRA/GTADTRB Registers
			Buffer Operation Disable
		l .	

	_		
Register	Bit	RX24T(GPTB)	RX66T(GPTW)
GTBER	BD[3]	_	GTDVU/GTDVD Registers Buffer Operation Disable
	DBRTECA	_	GTCCRA Register Double Buffer Repeat Operation Enable
	DBRTECB	_	GTCCRB Register Double Buffer Repeat Operation Enable
	CCRA[1:0]	GTCCRA(LW) Buffer Operation	GTCCRA Register Buffer
		(b1 to b0)	Operation (b17 to b16)
	CCRB[1:0]	GTCCRB(LW) Buffer Operation (b3 to b2)	GTCCRB Register Buffer Operation (b19 to b18)
	PR[1:0]	GTPR(LW) Buffer Operation (b5 to b4)	GTPR Register Buffer Operation (b21 to b20)
	CCRSWT	GTCCRA(LW) and GTCCRB(LW) Forcible Buffer Operation (b6)	GTCCRA and GTCCRB Registers Forcible Buffer Operation (b22)
	ADTTA[1:0]	GTADTRA(LW) Buffer Transfer Timing Select (b9 to b8)	GTADTRA Register Buffer Transfer Timing Select (b25 to b24)
	ADTDA	GTADTRA(LW) Double Buffer Operation (b10)	GTADTRA Register Double Buffer Operation (b26)
	ADTTB[1:0]	GTADTRB(LW) Buffer Transfer Timing Select (b13 to b12)	GTADTRB Register Buffer Transfer Timing Select (b29 to b28)
	ADTDB	GTADTRB(LW) Double Buffer Operation (b14)	GTADTRB Register Double Buffer Operation (b30)
GTUDC	_	General PWM Timer Count Direction Register	
GTST	DTEF	Dead Time Error Flag (b11)	Dead Time Error Flag (b28)
	ADTRAUF		GTADTRA Register Compare Match (Up-Counting) A/D Converter Start Request Flag
	ADTRADF	_	GTADTRA Register Compare Match (Down-Counting) A/D Converter Start Request Flag
	ADTRBUF	_	GTADTRB Register Compare Match (Up-Counting) A/D Converter Start Request Flag
	ADTRBDF		GTADTRB Register Compare Match (Down-Counting) A/D Converter Start Request Flag
	ODF	_	Output Stop Request Flag
	OABHF	<u> </u>	Simultaneous High Output Flag
	OABLF	_	Simultaneous Low Output Flag
GTCNT	_	General PWM Timer Counter	General PWM Timer Counter
		The GTCNT counter is a 16-bit readable/writable counter.	The GTCNT counter is a 32-bit readable/writable counter.
		Access in 8-bit units to the GTCNT counter is prohibited, and it should be accessed in 16-bit units.	Access in 8-bit or 16-bit units to the GTCNT counter is prohibited, and it should be accessed in 32-bit units.
			Set the range of the GTCNT counter within the range of 0 ≤ GTCNT counter ≤ GTPR register.

Register	Bit	RX24T(GPTB)	RX66T(GPTW)
GTCNTLW	_	General PWM Timer Longword Counter	_
GTCCRm	_	General PWM Timer Compare Capture Register m (m = A to F)	General PWM Timer Compare Capture Register m (m = A to F)
		The GTCCRm registers are 16-bit readable/writable registers.	The GTCCRm register is a 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTCCRm register is prohibited, and it should be accessed in 32-bit units.
GTCCRmLW	_	General PWM Timer Longword Compare Capture Register m (m = A to F)	
GTPR	_	General PWM Timer Period Setting Register	General PWM Timer Period Setting Register
		The GTPR register is a 16-bit readable/writable register.	The GTPR register is a 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTPR register is prohibited, and it should be accessed in 32-bit units.
GTPRLW	_	General PWM Timer Longword Period Setting Register	_
GTPBR	_	General PWM Timer Period Setting Buffer Register	General PWM Timer Period Setting Buffer Register
		The GTPBR register is a 16-bit readable/writable register.	The GTPBR register is a 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTPBR register is prohibited, and it should be accessed in 32-bit units.
GTPBRLW	_	General PWM Timer Longword Period Setting Buffer Register	_
GTPDBR	_	General PWM Timer Period Setting Double Buffer Register	General PWM Timer Period Setting Double-Buffer Register
		The GTPDBR register is a 16-bit readable/writable register.	The GTPDBR register is a 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTPDBR register is prohibited, and it should be accessed in 32-bit units.
GTPDBRLW	_	General PWM Timer Longword Period Setting Double Buffer Register	_

Register	Bit	RX24T(GPTB)	RX66T(GPTW)
GTADTRm	_	A/D Converter Start Request Timing	A/D Converter Start Request
GIADIKIII		Register m	Timing Register m
		(m = A, B)	(m = A, B)
		(III – A, D)	(III = A, D)
		The CTADTEM registers are 16 hit	The CTADTEM register is 22 bit
		The GTADTRm registers are 16-bit readable/writable registers.	The GTADTRm register is 32-bit readable/writable register.
		Access in 8-bit units to the	Access in 8-bit or 16-bit units to
		GTADTRm registers is prohibited,	the GTADTRm register is
		and they should be accessed in	prohibited, and it should be
		16-bit units.	accessed in 32-bit units.
GTADTRmLW		Longword A/D Converter Start	
OTABITATIEW		Request Timing Register m	
		(m = A, B)	
GTADTBRm		A/D Converter Start Request Timing	A/D Converter Start Request
GIADIBRIII		Buffer Register m	Timing Buffer Register m
		(m = A, B)	(m = A, B)
		(III – A, D)	(m-A, B)
		The GTADTBRm registers are	The GTADTBRm register is 32-bit
		16-bit readable/writable registers.	readable/writable register.
		Access in 8-bit units to the	Access in 8-bit or 16-bit units to
		GTADTBRm registers is prohibited,	the GTADTBRm register is
		and they should be accessed in	prohibited, and it should be
		16-bit units.	accessed in 32-bit units.
GTADTBRmLW	_	Longword A/D Converter Start	_
O 17 to 1 bit time 1		Request Timing Buffer Register m	
		(m = A, B)	
GTADTDBRm	_	A/D Converter Start Request Timing	A/D Converter Start Request
		Double Buffer Register m	Timing Double-Buffer Register m
		(m = A, B)	(m = A, B)
		The GTADTDBRm registers are	The GTADTDBRm register is
		16-bit readable/writable registers.	32-bit readable/writable register.
		Access in 8-bit units to the	Access in 8-bit or 16-bit units to
		GTADTDBRm registers is	the GTADTDBRm register is
		prohibited, and they should be	prohibited, and it should be
		accessed in 16-bit units.	accessed in 32-bit units.
GTADTDBRmLW	_	Longword A/D Converter Start	_
		Request Timing Double Buffer	
		Register m	
		(m = A, B)	
GTONCR	-	General PWM Timer Output Negate	-
		Control Register	
GTDVm	-	General PWM Timer Dead Time	General PWM Timer Dead Time
		Value Register m	Value Register m
		(m = U, D)	(m = U, D)
		The GTDVm registers are 16-bit	The GTDVm register is 32-bit
		readable/writable registers.	readable/writable register
		Access in 8-bit units to the GTDVm	Access in 8-bit or 16-bit units to
		registers is prohibited, and they	the GTDVm register is prohibited,
		should be accessed in 16-bit units.	and it should be accessed in 32-bit
OTDV 134		O LEWALT:	units.
GTDVmLW	-	General PWM Timer Longword	-
		Dead Time Value Register m	

Register	Bit	RX24T(GPTB)	RX66T(GPTW)
GTDBm	DIL		General PWM Timer Dead Time
GIDBM	_	General PWM Timer Dead Time	
		Buffer Register m	Value Buffer Register m
		(m = U, D)	(m = U, D)
		The GTDBm registers are 16-bit	The GTDBm register is 32-bit
		readable/writable registers.	readable/writable register.
			Access in 8-bit or 16-bit units to
			the GTDBm register is prohibited,
			and it should be accessed in 32-bit units.
GTDBmLW		Constant DWM Times I are several	units.
GIDBIILW	_	General PWM Timer Longword	
		Dead Time Buffer Register m	
OTOTO		(m = U, D)	O LEWINET OF
GTSTP	_	_	General PWM Timer Software
OTOLD			Stop Register
GTCLR	_	_	General PWM Timer Software
OTOOD			Clear Register
GTSSR	_	_	General PWM Timer Start Source
OTDOD			Select Register
GTPSR	_	_	General PWM Timer Stop Source Select Register
OTOOD			9
GTCSR	_	_	General PWM Timer Clear Source
OTUDOD			Select Register
GTUPSR	_	_	General PWM Timer Count-Up
OTDNOD			Source Select Register
GTDNSR	_	_	General PWM Timer Count-Down
OTIOAOD			Source Select Register
GTICASR		_	General PWM Timer Input
OTIODOD			Capture Source Select Register A
GTICBSR	_	_	General PWM Timer Input
OTUDDTVO			Capture Source Select Register B General PWM Timer Count
GTUDDTYC	_	_	
			Direction and Duty Setting
OTEITO			Register
GTEITC	_	_	General PWM Timer Extended
			Interrupt Skipping Counter Control
GTEITLI1			Register  General PWM Timer Extended
GIEIILII		_	
			Interrupt Skipping Setting Register 1
CTEITLIO			
GTEITLI2			General PWM Timer Extended Interrupt Skipping Setting
			Register 2
GTEITLB	+_		General PWM Timer Extended
SILIILD			Buffer Transfer Skipping Setting
			Register
GTSECSR	+_	_	General PWM Timer Operation
JIOLOGIC			Enable Bit Simultaneous Control
			Channel Select Register
GTSECR	<del> </del>	_	General PWM Timer Operation
GIOLOR	1-		Enable Bit Simultaneous Control
			Register
			register

#### 2.17 8-Bit Timer

Table 2.37 lists Comparison of Specifications for 8-Bit Timer and Table 2.38 lists Comparison of Registers for 8-Bit Timer.

Table 2.37 Comparison of Specifications for 8-Bit Timer

Item	RX24T(TMR)	RX66T(TMR)
Count clock	Internal clock: PCLK/1, PCLK/2, PCLK/8,	Internal clock: PCLK/1, PCLK/2, PCLK/8,
	PCLK/32, PCLK/64, PCLK/1024, PCLK/8192	PCLK/32, PCLK/64, PCLK/1024, PCLK/8192
	External clock: external count clock	External clock: external count clock
Number of channels	(8 bits × 2 channels) × 4 units	(8 bits × 2 channels) × 4 units
Compare match	8-bit mode (compare match A, compare	8-bit mode (compare match A, compare
Compare materi	match B)	match B)
	16-bit mode (compare match A, compare match B)	16-bit mode (compare match A, compare match B)
Counter clear	Selected by compare match A or B, or an external counter reset signal.	Selected by compare match A or B, or an external counter reset signal.
Timer output	Output pulses with a desired duty cycle or PWM output	Output pulses with a desired duty cycle or PWM output
Cascading of two channels	16-bit count mode	16-bit count mode
•	16-bit timer using TMR0 for the upper 8 bits and TMR1 for the lower 8 bits (TMR2 for the upper 8 bits and TMR3 for the lower 8 bits, TMR4 for the upper 8 bits and TMR5 for the lower 8 bits, TMR6 for the upper 8 bits and TMR7 for the lower 8 bits)	16-bit timer using TMR0 for the upper 8 bits and TMR1 for the lower 8 bits (TMR2 for the upper 8 bits and TMR3 for the lower 8 bits, TMR4 for the upper 8 bits and TMR5 for the lower 8 bits, TMR6 for the upper 8 bits and TMR7 for the lower 8 bits)
	Compare match count mode     TMR1 can be used to count TMR0     compare matches (TMR3 can be used to count TMR2 compare matches, TMR5     can be used to count TMR4 compare matches, TMR7 can be used to count TMR6 compare matches).	Compare match count mode     TMR1 can be used to count TMR0     compare matches (TMR3 can be used to count TMR2 compare matches, TMR5     can be used to count TMR4 compare matches, TMR7 can be used to count TMR6 compare matches).
Interrupt sources	Compare match A, compare match B, and overflow	Compare match A, compare match B, and overflow
Event link function (Output)	_	Compare match A, compare match B, and overflow (TMR0 to TMR3)
Event link function (Input)		One of the following three operations proceeds in response to an event reception: (1) Counting start operation (TMR0 to TMR3) (2) Event counting operation (TMR0 to TMR3) (3) Counting restart operation (TMR0 to TMR3)
DTC activation	DTC can be activated by compare match A interrupts or compare match B interrupts.	DTC can be activated by compare match A interrupts or compare match B interrupts.
A/D conversion start trigger of the A/D converter	Compare match A of TMR0, TMR2, TMR4, and TMR6	Compare match A of TMR0, TMR2, TMR4, and TMR6
Capable of generating baud rate clock for SCI	Generates baud rate clock for SCI.	Generates baud rate clock for SCI.
Low power consumption function	Each unit can be placed in a module stop state	Each unit can be placed in a module stop state

#### Table 2.38 Comparison of Registers for 8-Bit Timer

Register	Bit	RX24T(TMR)	RX66T(TMR)
TCSTR	_	_	Timer Counter Start Register

### 2.18 Compare Match Timer

Table 2.39 lists Comparison of Specifications for Compare Match Timer.

Table 2.39 Comparison of Specifications for Compare Match Timer

Item	RX24T(CMT)	RX66T(CMT)
Count clocks	Four frequency dividing clocks	Four frequency dividing clocks
	One clock from PCLK/8, PCLK/32,	One clock from PCLK/8, PCLK/32,
	PCLK/128, and PCLK/512 can be	PCLK/128, and PCLK/512 can be
	selected for each channel.	selected for each channel.
Interrupt	A compare match interrupt can be	A compare match interrupt can be
	requested for each channel.	requested for each channel.
Event link function (output)	_	An event signal is output upon a CMT1
		compare match.
Event link function (input)	_	Linking to the specified module is
		possible.
		CMT1 count start, event counter, or count
		restart operation is possible.
Low power consumption	Each unit can be placed in a module stop	Each unit can be placed in a module stop
function	state.	state.

### 2.19 Independent Watchdog Timer

Table 2.40 lists Comparison of Specifications for Independent Watchdog Timer and Table 2.41 lists Comparison of Registers for Independent Watchdog Timer.

Table 2.40 Comparison of Specifications for Independent Watchdog Timer

Item	RX24T(IWDTa)	RX66T(IWDTa)
Count source	IWDT-dedicated clock (IWDTCLK)	IWDT-dedicated clock (IWDTCLK)
Clock divide ratio	Divide by 1, 16, 32, 64, 128, or 256	Divide by 1, 16, 32, 64, 128, or 256
Counter operation	Counting down using a 14-bit down-counter	Counting down using a 14-bit down-counter
Conditions for starting the counter	<ul> <li>Counting automatically starts after a reset (auto-start mode)</li> <li>Counting is started (register start mode) by refreshing the counter (writing 00h and then FFh to the IWDTRR register).</li> </ul>	<ul> <li>Auto-start mode: Counting automatically starts after a reset is released</li> <li>Register start mode: Counting is started by refresh operation (writing 00h and then FFh to the IWDTRR register).</li> </ul>
Conditions for stopping the counter	<ul> <li>Reset (the down-counter and other registers return to their initial values)</li> <li>In low power consumption states (depends on the register setting)</li> <li>A counter underflows or a refresh error occurs         Counting restarts (In auto-start mode, counting automatically restarts after a reset or after a non-maskable interrupt request is output. In register start mode, counting restarts after refreshing.)     </li> </ul>	<ul> <li>Reset (the down-counter and other registers return to their initial values)</li> <li>In low power consumption states (depends on the register setting)</li> <li>A counter underflows or a refresh error occurs (only in register start mode)</li> </ul>
Window function	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)
Reset output sources	Down-counter underflows     Refreshing outside the refresh-permitted period (refresh error)	Down-counter underflows     Refreshing outside the refresh-permitted period (refresh error)
Non-maskable interrupt/ interrupt sources	<ul> <li>A non-maskable interrupt is generated by an underflow of the down-counter.</li> <li>Refreshing outside the refresh-permitted period (refresh error)</li> </ul>	<ul> <li>A non-maskable interrupt or interrupt         (WUNI) is generated by an underflow of         the down-counter.</li> <li>Refreshing outside the refresh-permitted         period (refresh error)</li> </ul>
Reading the counter value	The down-counter value can be read by the IWDTSR register.	The down-counter value can be read by the IWDTSR register.
Output signal (internal	Reset output	Reset output
signal)	Interrupt request output	Interrupt request output
	Sleep mode count stop control output	Sleep mode count stop control output
Event link function (output)	_	<ul><li>Down-counter underflow event output</li><li>Refresh error event output</li></ul>

Item	RX24T(IWDTa)	RX66T(IWDTa)
Auto-start mode (controlled by option	Selecting the clock frequency divide ratio after a reset (OFS0.IWDTCKS[3:0] bits)	Selecting the clock frequency divide ratio after a reset (OFS0.IWDTCKS[3:0] bits)
function select register 0 (OFS0))	Selecting the timeout period of the independent watchdog timer (OFS0.IWDTTOPS[1:0] bits)     Selecting the window start position in the independent watchdog timer	Selecting the timeout period of the independent watchdog timer (OFS0.IWDTTOPS[1:0] bits)     Selecting the window start position in the independent watchdog timer
	(OFS0.IWDTRPSS[1:0] bits)	(OFS0.IWDTRPSS[1:0] bits)
	Selecting the window end position in the independent watchdog timer (OFS0.IWDTRPES[1:0] bits)	Selecting the window end position in the independent watchdog timer (OFS0.IWDTRPES[1:0] bits)
	Selecting the reset output or interrupt request output (OFS0.IWDTRSTIRQS bit)	Selecting the reset output or interrupt request output (OFS0.IWDTRSTIRQS bit)
	Selecting the down-count stop function at transition to sleep mode, software standby mode, or deep sleep mode (OFS0.IWDTSLCSTP bit)	Selecting the down-count stop function at transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode (OFS0.IWDTSLCSTP bit)
Register start mode (controlled by the IWDT	Selecting the clock frequency divide ratio after refreshing (IWDTCR.CKS[3:0] bits)	Selecting the clock frequency divide ratio after refreshing (IWDTCR.CKS[3:0] bits)
registers)	Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits)	Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits)
	Selecting the window start position in the independent watchdog timer (IWDTCR.RPSS[1:0] bits)	Selecting the window start position in the independent watchdog timer (IWDTCR.RPSS[1:0] bits)
	Selecting the window end position in the independent watchdog timer (IWDTCR.RPES[1:0] bits)	Selecting the window end position in the independent watchdog timer (IWDTCR.RPES[1:0] bits)
	Selecting the reset output or interrupt request output (IWDTRCR.RSTIRQS bit)	Selecting the reset output or interrupt request output (IWDTRCR.RSTIRQS bit)
	Selecting the down-count stop function at transition to sleep mode, software standby mode, or deep sleep mode (IWDTCSTPR.SLCSTP bit)	Selecting the down-count stop function at transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode (IWDTCSTPR.SLCSTP bit)

Table 2.41 Comparison of Registers for Independent Watchdog Timer

Register	Bit	RX24T(IWDTa)	RX66T(IWDTa)
IWDTCR	TOPS[1:0]	Timeout Period Select	Timeout Period Select
		b1 b0	b1 b0
		0 0: 128 cycles (007Fh)	0 0: 1024 cycles (03FFh)
		0 1: 512 cycles (01FFh)	0 1: 4096 cycles (0FFFh)
		1 0: 1024 cycles (03FFh)	1 0: 8192 cycles (1FFFh)
		1 1: 2048 cycles (07FFh)	1 1: 16384 cycles (3FFFh)
IWDTRCR	RSTIRQS	Reset Interrupt Request Select	Reset Interrupt Request Select
		0: Non-maskable interrupt request	0: Non-maskable interrupt request
		output is enabled.	or interrupt request output is enabled. (Note 1)
		1: Reset output is enabled.	1: Reset output is enabled.
IWDTCSTPR	SLCSTP	Sleep Mode Count Stop Control	Sleep Mode Count Stop Control
		0: Count stop is disabled.	0: Count stop is disabled.
		1: Count is stopped at a transition	1: Count is stopped at a transition to
		to sleep mode, software standby	sleep mode, software standby
		mode, or deep sleep mode.	mode, deep software standby
			mode, or all-module clock stop
			mode.

Note 1. When the value of the NMIER.IWDTEN bit is 1 non-maskable interrupts, and when it is 0 maskable interrupts, are generated.

#### 2.20 Serial Communications Interface

Table 2.42 lists Comparison of Specifications for Serial Communications Interface, Table 2.43 lists Comparison of Channels in Serial Communications Interface and Table 2.44 lists Comparison of Registers for Serial Communications Interface.

Table 2.42 Comparison of Specifications for Serial Communications Interface

ı	tem	RX24T(SCIg)	RX66T(SCIj, SCIi, SCIh)
Serial communications mode		Asynchronous	Asynchronous
		Clock synchronous	Clock synchronous
		Smart card interface	Smart card interface
		• Simple I <sup>2</sup> C-bus	Simple I <sup>2</sup> C-bus
		Simple SPI bus	Simple SPI bus
Transfer speed	i	Bit rate specifiable with the on-chip baud	Bit rate specifiable with the on-chip baud
		rate generator.	rate generator.
Full-duplex cor	nmunications	Transmitter: Continuous transmission	Transmitter: Continuous transmission
		possible using double-buffer structure.	possible using double-buffer structure.
		Receiver: Continuous reception	Receiver: Continuous reception
		possible using double-buffer structure.	possible using double-buffer structure.
Data transfer		Selectable as LSB first or MSB first	Selectable as LSB first or MSB first
		transfer	transfer
Interrupt sour	ces	Transmit end, transmit data empty,	Transmit end, transmit data empty,
		receive data full, and receive error	receive data full, receive error, receive data ready (SCI11), and data match
			(SCI1, SCI5, SCI6, SCI8, SCI9, SCI11)
			Completion of generation of a start
		Completion of generation of a start	condition, restart condition, or stop
		condition, restart condition, or stop condition (for simple I2C mode)	condition (for simple I <sup>2</sup> C mode)
Low power con	sumption function	· · · · · · · · · · · · · · · · · · ·	
Low power con	sumption function	Module stop state can be set for each channel.	Module stop state can be set for each channel.
Asynchronous	Data length	7, 8, or 9 bits	7, 8, or 9 bits
mode	Zata iong	., 0, 0. 0 00	, , , , , , , ,
	Transmission	1 or 2 bits	1 or 2 bits
	stop bit		
	Parity	Even parity, odd parity, or no parity	Even parity, odd parity, or no parity
	Receive error	Parity, overrun, and framing errors	Parity, overrun, and framing errors
	detection		
	Hardware flow	CTSn# and RTSn# pins can be used in	CTSn# and RTSn# pins can be used in
	control	controlling transmission/reception.	controlling transmission/
	T		reception
	Transmit/receive FIFO	_	16-stage FIFOs for transmit and receive buffers (SCI11)
	Data match		Compares receive data and comparison
	detection		data, and generates interrupt when they
	dotootion		are matched (SCI1, SCI5, SCI6, SCI8,
			SCI9, SCI11)
	Start-bit detection	Low level or falling edge is selectable.	Low level or falling edge is selectable.
	Break detection	When a framing error occurs, a break	When a framing error occurs, a break
		can be detected by reading the RXDn	can be detected by reading the RXDn pin
		pin level directly.	level directly or reading the
			SPTR.RXDMON flag.

	ltem	RX24T(SCIg)	RX66T(SCIj, SCIi, SCIh)
Asynchronous	Clock source	An internal or external clock can be	An internal or external clock can be
mode		selected.	selected.
		Transfer rate clock input from the TMR can be used. (SCI5, SCI6)	Transfer rate clock input from the TMR can be used. (SCI5, SCI6, SCI12)
	Double-speed mode	Baud rate generator double-speed mode is selectable.	Baud rate generator double-speed mode is selectable.
	Multi-processor	Serial communication among multiple	Serial communication among multiple
	communications function	processors	processors
	Noise cancellation	The signal paths from input on the RXDn pins incorporate digital noise filters.	The signal paths from input on the RXDn pins incorporate digital noise filters.
Clock	Data length	8 bits	8 bits
synchronous mode	Receive error detection	Overrun error	Overrun error
	Hardware flow control	CTSn# and RTSn# pins can be used in controlling transmission/reception.	CTSn# and RTSn# pins can be used in controlling transmission/reception.
	Transmit/receive FIFO	_	16-stage FIFOs for transmit and receive buffers (SCI11)
Smart card interface mode	Error processing	An error signal can be automatically transmitted when detecting a parity error during reception	An error signal can be automatically transmitted when detecting a parity error during reception
		Data can be automatically retransmitted when receiving an error signal during transmission	Data can be automatically retransmitted when receiving an error signal during transmission
	Data type	Both direct convention and inverse convention are supported.	Both direct convention and inverse convention are supported.
Simple I <sup>2</sup> C	Transfer format	I <sup>2</sup> C-bus format	I <sup>2</sup> C-bus format
mode	Operating mode	Master (single-master operation only)	Master (single-master operation only)
	Transfer rate	Fast mode is supported (refer to Bit Rate Register (BRR) to set the transfer rate)	Fast mode is supported (refer to Bit Rate Register (BRR) to set the transfer rate)
	Noise cancellation	The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.	The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.
Simple SPI	Data length	8 bits	8 bits
bus	Detection of errors	Overrun error	Overrun error
	SS input pin function	Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.	Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.
	Clock settings	Four kinds of settings for clock phase and clock polarity are selectable.	Four kinds of settings for clock phase and clock polarity are selectable.
Event link function (supported by SCI5 only)			Error (receive error or error signal detection) event output
		_	Receive data full event output
			Transmit data empty event output

Item		RX24T(SCIg)	RX66T(SCIj, SCIi, SCIh)
Extended serial mode (supported by	Start Frame transmission		<ul> <li>Output of a low level as the Break Field over a specified width and generation of interrupts on completion</li> </ul>
SCI 12 only)			Detection of bus collisions and the generation of interrupts on detection
			<ul> <li>Detection of the Break Field low width and generation of an interrupt on detection</li> </ul>
			<ul> <li>Comparison of Control Fields 0 and 1 and generation of an interrupt when the two match</li> </ul>
			Two kinds of data for comparison (primary and secondary) can be set in Control Field 1.
			A priority interrupt bit can be set in Control Field 1.
			Handling of Start Frames that do not include a Break Field
			<ul> <li>Handling of Start Frames that do not include a Control Field 0</li> </ul>
			<ul> <li>Function for measuring bit rates</li> </ul>
	I/O control function	_	Selectable polarity for TXDX12 and RXDX12 signals
			<ul> <li>Selection of a digital filter for the RXDX12 signal</li> </ul>
			<ul> <li>Half-duplex operation employing RXDX12 and TXDX12 signals multiplexed on the same pin</li> </ul>
			Selectable timing for the sampling of data received through RXDX12
	Timer function	_	Usable as a reloading timer
Bit rate modulation function		Correction of outputs from the on-chip baud rate generator can reduce errors.	Correction of outputs from the on-chip baud rate generator can reduce errors.

 Table 2.43
 Comparison of Channels in Serial Communications Interface

ltem	RX24T(SCIg)	RX66T(SCIj, SCIi, SCIh)
Asynchronous mode	SCI1, SCI5, SCI6	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11, SCI12
Clock synchronous mode	SCI1, SCI5, SCI6	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11, SCI12
Smart card interface mode	SCI1, SCI5, SCI6	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11, SCI12
Simple I <sup>2</sup> C mode	SCI1, SCI5, SCI6	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11, SCI12
Simple SPI mode	SCI1, SCI5, SCI6	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11, SCI12
FIFO mode	_	SCI11
Data match detection	_	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11
Extended serial mode	_	SCI12
TMR clock input	SCI5, SCI6	SCI5, SCI6, SCI12
Event link function	_	SCI5
Peripheral module clock	PCLKB	PCLKB : SCI1, SCI5, SCI6, SCI8, SCI9, SCI12 PCLKA : SCI11

Table 2.44 Comparison of Registers for Serial Communications Interface

FRDR FTDR SCR		— — Clock Enable	Receive FIFO Data Register Transmit FIFO Data Register
	CKE[1:0]	— Clock Enable	Transmit FIFO Data Register
SCR	CKE[1:0]	Clock Enable	
			Clock Enable
		When SCMR.SMIF = 0	When SCMR.SMIF = 0
		• For SCI1	• For SCI1, SCI8, SCI9, and SCI11
		Asynchronous mode:	Asynchronous mode:
		b1 b0	b1 b0
		0 0: On-chip baud rate generator The SCKn pin functions as I/O port.	0 0: On-chip baud rate generator  The SCKn pin becomes high-impedance.
		0 1: On-chip baud rate generator	0 1: On-chip baud rate generator
		The clock with the same frequency as	The clock with the same frequency as
		the bit rate is output from the SCKn pin.	the bit rate is output from the SCKn pin.
		1 x: External clock	1 x: External clock
		The clock with a frequency 16 times the	The clock with a frequency 16 times the
		bit rate should be input from the SCKn	bit rate should be input from the SCKn
		pin. Input a clock signal with a frequency	pin. Input a clock signal with a frequency
		eight times the bit rate when the SEMR.ABCS bit is 1.	eight times the bit rate when the SEMR.ABCS bit is 1.
		Clock synchronous mode:	Clock synchronous mode:
		b1 b0	b1 b0
		0 x: Internal clock	0 x: Internal clock
		The SCKn pin functions as the clock	The SCKn pin functions as the clock
		output pin.	output pin.
		1 x: External clock	1 x: External clock
		The SCKn pin functions as the clock	The SCKn pin functions as the clock
		input pin.	input pin.
		For SCI5 and SCI6	• For SCI5, SCI6, and SCI12
		Asynchronous mode:	Asynchronous mode:
		b1 b0	b1 b0
		0 0: On-chip baud rate generator  The SCKn pin is available for use as an	0 0: On-chip baud rate generator  The SCKn pin becomes high-impedance.
		I/O port according to the I/O port settings.	
		0 1: On-chip baud rate generator	0 1: On-chip baud rate generator
		The clock with the same frequency as	The clock with the same frequency as
		the bit rate is output from the SCKn pin.	the bit rate is output from the SCKn pin.
		1 x: External clock or TMR clock	1 x: External clock or TMR clock
		- The clock with a frequency 16 times	- The clock with a frequency 16 times
		the bit rate should be input from the SCKn pin. Input a clock signal with a	the bit rate should be input from the SCKn pin. Input a clock signal with a
		frequency eight times the bit rate	frequency eight times the bit rate
		when the SEMR.ABCS bit is 1.	when the SEMR.ABCS bit is 1.
		- The TMR clock can be used.	- The SCKn pin becomes
		The SCKn pin is available for use as	high-impedance when the TMR clock
		an I/O port according to the I/O port settings when the TMR clock is used.	is used.
		Clock synchronous mode:	Clock synchronous mode:
		b1 b0	b1 b0
		0 x: Internal clock	0 x: Internal clock
		The SCKn pin functions as the clock	The SCKn pin functions as the clock
		output pin.	output pin.
		1 x: External clock	1 x: External clock
		The SCKn pin functions as the clock	The SCKn pin functions as the clock
		input pin.	input pin.

SCR	Register	Bit	RX24T(SCIg)	RX66T(SCIj,SCIi,SCIh)
When SMR.GM = 0	Register SCR			
	SUK	CKE[1.0]		
0 0: Output disabled				
The SCKn pin is available for use as an I/O port according to the I/O port settings.   0.1: Clock output   1 x: Setting prohibited   1 x: Setting				
			' ·	-
0 1: Clock output			-	The Columbia Secondo High Impedance.
1 x: Setting prohibited   1 x: Setting prohibited				0 1: Clock output
■ When SMR.GM = 1			•	•
SSR				
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			• When SMR.GM = 1	● When SMR.GM = 1
X 1: Clock output			b1 b0	b1 b0
1 0: Output fixed high				0 0: Output fixed low
SSR			<u> </u>	-
(When SCMR.SMIF = 0, FCR.FM = 1)         TEND         —         Transmit End Flag           FER         —         Parity Error Flag           FER         —         Overrun Error Flag           RDF         —         Overrun Error Flag           RDF         —         Receive FIFO Full Flag           SSRFIFO         —         —           SEMR         ACSO         Asynchronous Mode Clock Source Select         Asynchronous Mode Clock Source Select           SEMR         ACSO         Asynchronous Mode Clock Source Select         Asynchronous Mode Clock Source Select           SEMR         ACSO         Asynchronous Mode Clock Source Select         Asynchronous Mode Clock Source Select           SEMR         ACSO         Asynchronous Mode Clock Source Select         Asynchronous Mode Clock Source Select           Select         (Valid only in asynchronous Mode Clock Source Select         Asynchronous Mode Clock Source Select           Select         (Valid only in asynchronous mode)         0: External clock input           1: Logical AND of two compare matchs output from TMR (valid for SCI5 std. And SCI6 only)         Available compare match output varies per SCI channel.           ASYnchronous Mode Base Clock Select Extended         Select Extended           FCR         —         —           FDR         —			1 0: Output fixed high	-
PER			_	
FER	`	TEND	_	Transmit End Flag
ORER	= 0, FCR.FM $= 1$ )	PER	<u> </u>	Parity Error Flag
RDF		FER	_	Framing Error Flag
TDFE		ORER	_	Overrun Error Flag
SSRFIFO		RDF	_	Receive FIFO Full Flag
SEMR         ACS0         Asynchronous Mode Clock Source Select         Asynchronous Mode Clock Source Select           Valid only in asynchronous mode)         (Valid only in asynchronous mode)         (Valid only in asynchronous mode)           0: External clock input         0: External clock input         0: External clock input           1: Logical AND of two compare matches output from TMR (valid for SCI5 and SCI6 only)         1: Logical AND of two compare match output from TMR (valid for SCI5, SCI and SCI12 only)           Available compare match output varies per SCI channel.         Asynchronous Mode Base Clock Select Extended           FCR         —         FIFO Control Register           FDR         —         —           FIFO Data Count Register         FIFO Data Count Register           LINE Status Register         Comparison Data Register           LINE Status Register         Comparison Data Register           DCCR         —         —           DCCR         —         Data Comparison Control Register           ESMER         —         —           ESMER         —         —           CR0         —         —           CR1         —         —           CR2         —         —           CR3         —         —           Control Register <td></td> <td>TDFE</td> <td>_</td> <td>Transmit FIFO Empty Flag</td>		TDFE	_	Transmit FIFO Empty Flag
SEMR         ACS0         Asynchronous Mode Clock Source Select         Asynchronous Mode Clock Source Select           Valid only in asynchronous mode)         (Valid only in asynchronous mode)         (Valid only in asynchronous mode)           0: External clock input         0: External clock input         0: External clock input           1: Logical AND of two compare matches output from TMR (valid for SCI5 and SCI6 only)         1: Logical AND of two compare match output from TMR (valid for SCI5, SCI and SCI12 only)           Available compare match output varies per SCI channel.         Asynchronous Mode Base Clock Select Extended           FCR         —         —           FDR         —         —           FDR         —         —           LSR         —         —           LSR         —         —           CDR         —         —           DCCR         —         —           SPTR         —         —           ESMER         —         —           CR0         —         —           CR1         —         —           CR2         —         —           CR3         —         —           Control Register         —           Control Register           Control Regist	SSRFIFO	_	_	Serial Status Register
Select	SEMR	ACS0	Asynchronous Mode Clock Source	
Diagonal Cock input			-	I -
O: External clock input 1: Logical AND of two compare matches output from TMR (valid for SCI5 and SCI6 only) Available compare match output varies per SCI channel.  ABCSE  —  ABCSE  —  ABCSE  —  ASynchronous Mode Base Clock Select Extended  FCR  —  FIFO Control Register  CDR  —  Comparison Data Register  ESMER  —  Serial Port Register 0  CR1  —  Control Register 1  CR2  —  Control Register 2  CR3  —  Control Register 2  CR3  —  Control Register 3  PCR  —  Control Register 3  Port Control Register  Interrupt Control Register  Interrupt Control Register  Interrupt Control Register  Interrupt Control Register				
Diagonal Cock input			(Valid only in asynchronous mode)	(Valid only in asynchronous mode)
1: Logical AND of two compare matches output from TMR (valid for SCI5 and SCI6 only) Available compare match output varies per SCI channel.  ABCSE			, , , ,	
output from TMR (valid for SCI5 and SCI6 only) Available compare match output varies per SCI channel.  ABCSE				'
SCI6 only) Available compare match output varies per SCI channel.  ABCSE  —  ASynchronous Mode Base Clock Select Extended  FCR  —  FIFO Control Register  FDR  —  FIFO Data Count Register  Line Status Register  CDR  —  Comparison Data Register  DCCR  —  Data Comparison Control Register  SPTR  —  Serial Port Register  CR0  —  Control Register  CR1  CR2  —  CR3  —  CR3  —  CR3  —  CONTROL REGISTER  CONTROL R			-	_
Available compare match output varies per SCI channel.  ABCSE — Asynchronous Mode Base Clock Select Extended  FCR — — FIFO Control Register  FDR — — FIFO Data Count Register  LSR — — Comparison Data Register  CDR — — Comparison Control Register  DCCR — — Data Comparison Control Register  SPTR — — Serial Port Register  EXMER — — Extended Serial Module Enable Register  CR0 — — — Control Register 0  CR1 — — Control Register 1  CR2 — — Control Register 2  CR3 — — Port Control Register  ICR — — Port Control Register				
ABCSE — Asynchronous Mode Base Clock Select Extended  FCR — — FIFO Control Register  FDR — — FIFO Data Count Register  LSR — — Line Status Register  CDR — — Comparison Data Register  DCCR — Data Comparison Control Register  SPTR — Serial Port Register  ESMER — Extended Serial Module Enable Register  CR0 — — Control Register 0  CR1 — — Control Register 1  CR2 — — Control Register 3  PCR — — Port Control Register  Interrupt Control Register				Available compare match output varies
FCR         —         —         FIFO Control Register           FDR         —         —         FIFO Data Count Register           LSR         —         —         Line Status Register           CDR         —         —         Comparison Data Register           DCCR         —         —         Data Comparison Control Register           SPTR         —         —         Serial Port Register           ESMER         —         —         Extended Serial Module Enable Register           CR0         —         —         Control Register 0           CR1         —         —         Control Register 1           CR2         —         —         Control Register 2           CR3         —         —         Control Register 3           PCR         —         —         Port Control Register           ICR         —         —         Interrupt Control Register			per SCI channel.	per SCI channel.
FCR — — FIFO Control Register  FDR — — FIFO Data Count Register  LSR — — Line Status Register  CDR — — Comparison Data Register  DCCR — — Data Comparison Control Register  SPTR — — Serial Port Register  ESMER — — Extended Serial Module Enable Register  CR0 — — Control Register 0  CR1 — — Control Register 1  CR2 — — Control Register 2  CR3 — — Port Control Register  ICR — — Interrupt Control Register		ABCSE	_	Asynchronous Mode Base Clock
FDR — — — — — — — — — — Line Status Register  LSR — — — — — — — — Comparison Data Register  DCCR — — — — Data Comparison Control Register  SPTR — — — Serial Port Register  ESMER — — — Extended Serial Module Enable Register  CR0 — — — Control Register 0  CR1 — — — Control Register 1  CR2 — — — Control Register 2  CR3 — — — Control Register 3  PCR — — Port Control Register  Interrupt Control Register				Select Extended
LSR         —         —         Line Status Register           CDR         —         —         Comparison Data Register           DCCR         —         —         Data Comparison Control Register           SPTR         —         —         Serial Port Register           ESMER         —         —         Extended Serial Module Enable Register           CR0         —         —         Control Register 0           CR1         —         —         Control Register 1           CR2         —         —         Control Register 2           CR3         —         —         Control Register 3           PCR         —         —         Port Control Register           ICR         —         —         Interrupt Control Register	FCR	_	_	FIFO Control Register
LSR — — — Comparison Data Register  DCCR — — Data Comparison Control Register  SPTR — — Serial Port Register  ESMER — — Extended Serial Module Enable Register  CR0 — — Control Register 0  CR1 — — Control Register 1  CR2 — — Control Register 2  CR3 — — Port Control Register 3  PCR — — Interrupt Control Register	FDR	_	_	FIFO Data Count Register
CDR         —         —         Comparison Data Register           DCCR         —         —         Data Comparison Control Register           SPTR         —         —         Serial Port Register           ESMER         —         —         Extended Serial Module Enable Register           CR0         —         —         Control Register 0           CR1         —         —         Control Register 1           CR2         —         —         Control Register 2           CR3         —         —         Control Register 3           PCR         —         —         Port Control Register           ICR         —         Interrupt Control Register		_	_	-
DCCR         —         —         Data Comparison Control Register           SPTR         —         —         Serial Port Register           ESMER         —         —         Extended Serial Module Enable Register           CR0         —         —         Control Register 0           CR1         —         —         Control Register 1           CR2         —         —         Control Register 2           CR3         —         —         Control Register 3           PCR         —         —         Port Control Register           ICR         —         Interrupt Control Register		_	_	~
SPTR         —         —         Serial Port Register           ESMER         —         —         Extended Serial Module Enable Register           CR0         —         —         Control Register 0           CR1         —         —         Control Register 1           CR2         —         —         Control Register 2           CR3         —         —         Control Register 3           PCR         —         —         Port Control Register           ICR         —         Interrupt Control Register		1_	_	
ESMER         —         Extended Serial Module Enable Register           CR0         —         —           CR1         —         —           CR2         —         —           CR3         —         —           PCR         —         —           ICR         —         —           ICR         —         Interrupt Control Register		_	<u> </u>	
CR0         —         —         Control Register 0           CR1         —         —         Control Register 1           CR2         —         —         Control Register 2           CR3         —         —         Control Register 3           PCR         —         —         Port Control Register           ICR         —         —         Interrupt Control Register			<u> </u>	Š
CR0         —         —         Control Register 0           CR1         —         —         Control Register 1           CR2         —         —         Control Register 2           CR3         —         —         Control Register 3           PCR         —         —         Port Control Register           ICR         —         —         Interrupt Control Register	LOWLIN			
CR1         —         —         Control Register 1           CR2         —         —         Control Register 2           CR3         —         —         Control Register 3           PCR         —         —         Port Control Register           ICR         —         —         Interrupt Control Register	CPO			· ·
CR2         —         —         Control Register 2           CR3         —         —         Control Register 3           PCR         —         —         Port Control Register           ICR         —         —         Interrupt Control Register		<del>-</del>		
CR3         —         —         Control Register 3           PCR         —         —         Port Control Register           ICR         —         —         Interrupt Control Register		-	<u> </u>	
PCR — — Port Control Register ICR — Interrupt Control Register			<del>  -</del>	
ICR — Interrupt Control Register		-	<del>  -</del>	3
		_	-	
STR   —   Status Register		_	_	
	STR		_	Status Register
STCR — Status Clear Register	STCR		_	Status Clear Register
CF0DR — Control Field 0 Data Register	CF0DR		_	Control Field 0 Data Register
CF0CR — Control Field 0 Compare Enable	CF0CR		_	Control Field 0 Compare Enable
Register		<u> </u>		Register

Register	Bit	RX24T(SClg)	RX66T(SCIj,SCIi,SCIh)
CF0RR	_	_	Control Field 0 Receive Data Register
PCF1DR	_	_	Primary Control Field 1 Data Register
SCF1DR	_		Secondary Control Field 1 Data Register
CF1CR	_	_	Control Field 1 Compare Enable Register
CF1RR	_	_	Control Field 1 Receive Data Register
TCR	_	_	Timer Control Register
TMR	_	_	Timer Mode Register
TPRE	_	_	Timer Prescaler Register
TCNT	_	_	Timer Count Register

#### 2.21 I<sup>2</sup>C-bus Interface

Table 2.45 lists Comparison of Specifications for  $I^2C$ -bus Interface.

Table 2.45 Comparison of Specifications for I<sup>2</sup>C-bus Interface

Item	RX24T(RIICa)	RX66T(RIICa)
Number of channels	One channel	One channel
Communications format	I <sup>2</sup> C-bus format or SMBus format	I <sup>2</sup> C-bus format or SMBus format
	Master mode or slave mode selectable	Master mode or slave mode selectable
	Automatic securing of the various setup	<ul> <li>Automatic securing of the various setup</li> </ul>
	times, hold times, and bus-free times for the	times, hold times, and bus-free times for the
	transfer rate	transfer rate
Transfer rate	Fast-mode is supported (up to 400 kbps)	Fast-mode is supported (up to 400 kbps)
SCL clock	For master operation, the duty cycle of the	For master operation, the duty cycle of the
	SCL clock is selectable in the range from 4 to	SCL clock is selectable in the range from 4 to
	96%.	96%.
Issuing and detecting conditions	Start, restart, and stop conditions are automatically generated.	Start, restart, and stop conditions are automatically generated.
Conditions	Start conditions (including restart conditions)	Start conditions (including restart conditions)
	and stop conditions are detectable.	and stop conditions are detectable.
Slave address	Up to three different slave addresses can	Up to three different slave addresses can
	be set.	be set.
	7-bit and 10-bit address formats are	7-bit and 10-bit address formats are
	supported (along with the use of both at	supported (along with the use of both at
	once).	once).
	General call addresses, device ID	General call addresses, device ID
	addresses, and SMBus host addresses are	addresses, and SMBus host addresses are
	detectable.	detectable.
Acknowledgment	For transmission, the acknowledge bit is	For transmission, the acknowledge bit is
	automatically loaded.	automatically loaded.
	Transfer of the next data for transmission can be automatically suspended on	<ul> <li>Transfer of the next data for transmission can be automatically aborted on</li> </ul>
	detection of a not-acknowledge bit.	detection of a not-acknowledge bit.
	For reception, the acknowledge bit is	For reception, the acknowledge bit is
	automatically transmitted.	automatically transmitted.
	- If a wait between the eighth and ninth	- If a wait between the eighth and ninth
	clock cycles has been selected, software	clock cycles has been selected, software
	control of the value in the acknowledge	control of the value in the acknowledge
	field in response to the received value is	field in response to the received value is
	possible.	possible.
Wait function	In reception, the following periods of waiting	In reception, the following periods of waiting
	can be obtained by holding the SCL clock at	can be obtained by holding the SCL clock at
	the low level:	the low level:
	Waiting between the eighth and ninth clock cycles	<ul> <li>Waiting between the eighth and ninth clock cycles</li> </ul>
	Waiting between the ninth clock cycle and	Waiting between the ninth clock cycle and
	the first clock cycle of the next transfer	the first clock cycle of the next transfer
SDA output delay	Timing of the output of transmitted data,	Timing of the output of transmitted data,
function	including the acknowledge bit, can be	including the acknowledge bit, can be
	delayed.	delayed.

ltom	DV24T/DIICa\	DVssT/DIICa)
Item Arbitration	RX24T(RIICa)	RX66T(RIICa)
Arbitration	For multi-master operation     Operation to synchronize the SCL clock in cases of conflict with the SCL signal from another master is possible.	<ul> <li>For multi-master operation</li> <li>Operation to synchronize the SCL clock in cases of conflict with the SCL signal from another master is possible.</li> </ul>
	- When issuing the start condition would create conflict on the bus, loss of arbitration is detected by testing for non-matching between the internal signal for the SDA line and the level on the SDA line.	- When issuing the start condition would create conflict on the bus, loss of arbitration is detected by testing for non-matching between the internal signal for the SDA line and the level on the SDA line.
	<ul> <li>In master operation, loss of arbitration is detected by testing for non-matching between the signal on the SDA line and the internal signal for the SDA line.</li> </ul>	<ul> <li>In master operation, loss of arbitration is detected by testing for non-matching between the signal on the SDA line and the internal signal for the SDA line.</li> </ul>
	Loss of arbitration due to detection of the start condition while the bus is busy is detectable (to prevent the issuing of double start conditions).	Loss of arbitration due to detection of the start condition while the bus is busy is detectable (to prevent the issuing of double start conditions).
	Loss of arbitration in transfer of a not-acknowledge bit due to the internal signal for the SDA line and the level on the SDA line not matching is detectable.	Loss of arbitration in transfer of a not-acknowledge bit due to the internal signal for the SDA line and the level on the SDA line not matching is detectable.
	Loss of arbitration due to non-matching of internal and line levels for data is detectable in slave transmission.	Loss of arbitration due to non-matching of internal and line levels for data is detectable in slave transmission.
Timeout function	The internal timeout function is capable of detecting long-interval stop of the SCL clock.	The internal timeout function is capable of detecting long-interval stop of the SCL clock.
Noise cancellation	The interface incorporates digital noise filters for both the SCL and SDA signals, and the width for noise cancellation by the filters is adjustable by software.	The interface incorporates digital noise filters for both the SCL and SDA signals, and the width for noise cancellation by the filters is adjustable by software.
Interrupt sources	Four sources:  • Error in transfer or occurrence of events  Detection of arbitration, NACK, timeout, a start condition including a restart condition, or a stop condition	Four sources:  • Error in transfer or occurrence of events  Detection of arbitration, NACK, timeout, a start condition including a restart condition, or a stop condition
	<ul> <li>Receive data full (including matching with a slave address)</li> <li>Transmit data empty (including matching</li> </ul>	<ul> <li>Receive data full (including matching with a slave address)</li> <li>Transmit data empty (including matching</li> </ul>
	with a slave address)  Transmit end	with a slave address)  Transmit end
Low power consumption function	Module stop state can be set.	Module stop state can be set.
RIIC operating modes	Four modes:  • Master transmit mode  • Master receive mode	Four modes:  • Master transmit mode  • Master receive mode
	Slave transmit mode     Slave receive mode	Slave transmit mode     Slave receive mode

Item	RX24T(RIICa)	RX66T(RIICa)
Event link function	_	Four sources:
(output)		Error in transfer or occurrence of events
		Detection of arbitration, NACK, timeout, a start condition including a restart condition, or a stop condition
		Receive data full (including matching with a slave address)
		Transmit data empty (including matching with a slave address)
		Transmit end

#### 2.22 CAN Module

Table 2.46 lists Comparison of Specifications for CAN Module and Table 2.47 lists Comparison of Registers for CAN Module.

Table 2.46 Comparison of Specifications for CAN Module

Item	RX24T(RSCAN)	RX66T(CAN)
Number of channels	One channel	One channel
Protocol	ISO 11898-1 compliant	ISO 11898-1 compliant (standard and extended frames)
Bit rate	Maximum 1 Mbps	<ul> <li>Programmable bit rate up to 1 Mbps (fCAN ≥ 8 MHz)</li> </ul>
		fCAN: CAN clock source
Message box	<ul> <li>20 buffers in total</li> <li>Individual buffers: 4 buffers (4 buffers for one channel)</li> <li>Transmit buffer: 4 buffers per a channel</li> <li>Shared buffers: 16 buffers</li> <li>Receive buffer: 0 to 16 buffers</li> <li>Receive FIFO buffer: 2 FIFO buffers (up to 16 buffers allocatable to each)</li> <li>Transmit/receive FIFO buffer: A FIFO buffer per a channel (up to 16 buffers</li> </ul>	
	allocatable to each)	<ul> <li>32 mailboxes: Two selectable mailbox modes</li> <li>Normal mailbox mode: 32 mailboxes can be configured for either transmission or reception.</li> <li>FIFO mailbox mode: 24 mailboxes can be configured for either transmission or reception.</li> <li>Of the other mailboxes, four FIFO stages can be configured for transmission and four FIFO stages for reception.</li> </ul>
Reception	<ul> <li>Receives data frames and remote frames.</li> <li>Selects ID format (standard ID, extended ID, or both IDs) to be received.</li> <li>Sets interrupt enable/disable for each FIFO.</li> <li>Mirror function (to receive messages transmitted from the own CAN node)</li> <li>Timestamp function (to record message reception time as a 16-bit timer value)</li> </ul>	<ul> <li>Data frame and remote frame can be received.</li> <li>Selectable receiving ID format (only standard ID, only extended ID, or both IDs)</li> </ul>
		<ul> <li>Programmable one-shot reception function</li> <li>Selectable from overwrite mode (message overwritten) and overrun mode (message discarded)</li> <li>The reception complete interrupt can be individually enabled or disabled for each mailbox.</li> </ul>

Item	RX24T(RSCAN)	RX66T(CAN)
Acceptance filter	See description of reception filter function.	<ul> <li>Eight acceptance masks (one mask for every four mailboxes)</li> <li>The mask can be individually enabled or disabled for each mailbox</li> </ul>
Reception filter function	<ul> <li>Selects receive messages according to 16 receive rules.</li> <li>Sets the number of receive rules (0 to 16) for each channel.</li> <li>Acceptance filter processing: Sets ID and mask for each receive rule.</li> <li>DLC filter processing: Sets DLC check value for each receive rule.</li> </ul>	
Receive message transfer function	<ul> <li>Routing function to transfer receive messages to arbitrary destinations (can be transferred to up to 2 buffers).</li> <li>Transfer destination: Receive buffer, receive FIFO buffer, and transmit/receive FIFO buffer</li> <li>Label addition function</li> <li>Stores label information together when storing a message in a receive buffer and FIFO buffer.</li> </ul>	
Transmission	<ul> <li>Transmits data frames and remote frames.</li> <li>Selects ID format (standard ID, extended ID, or both IDs) to be transmitted.</li> <li>Sets interrupt enable/disable for each transmit buffer and transmit/receive FIFO buffer.</li> <li>One-shot transmission function</li> <li>Selects ID priority transmission or transmit buffer number priority transmission.</li> <li>Transmit abort function (completion of the abort can be confirmed with the flag)</li> </ul>	<ul> <li>Data frame and remote frame can be transmitted.</li> <li>Selectable transmitting ID format (only standard ID, only extended ID, or both IDs)</li> <li>Programmable one-shot transmission function</li> <li>Selectable from ID priority mode and mailbox number priority mode</li> <li>Transmission request can be aborted (the completion of abort can be confirmed with a flag)</li> <li>The transmission complete interrupt can be individually enabled or disabled for each mailbox.</li> </ul>
Interval transmission function	Sets message transmission interval time (transmit mode of transmit/receive FIFO buffers)	_
Transmit history function	Stores the history information of transmitted messages.	_

		and the KA241 Group
Item	RX24T(RSCAN)	RX66T(CAN)
Mode transition for bus-off recovery	Selects a method of returning from bus off state.	Mode transition for the recovery from the bus-off state can be selected:
	ISO 11898-1 compliant	ISO 11898-1 Standards compliant
	<ul> <li>Automatic transition to channel halt mode at bus-off entry</li> </ul>	Automatic entry to CAN halt mode at bus-off entry
	<ul> <li>Automatic transition to channel halt mode at bus-off end</li> </ul>	Automatic entry to CAN halt mode at bus-off end
	<ul> <li>Transition to channel halt mode by a program</li> </ul>	Entry to CAN halt mode by a program
	<ul> <li>Transition to the error-active state by a program (forcible return from the bus off state)</li> </ul>	Transition into error-active state by a program
Error status monitoring	<ul> <li>Monitors CAN protocol errors (stuff error, form error, ACK error, CRC error, bit error, ACK delimiter error, and bus dominant lock).</li> </ul>	CAN bus errors (stuff error, form error, ACK error, CRC error, bit error, and ACK delimiter error) can be monitored.
	<ul> <li>Detects error status transitions (error warning, error passive, bus off entry, and bus off recovery)</li> </ul>	Transition to error states can be detected (error-warning, error-passive, bus-off entry, and bus-off recovery).
	Reads the error counter.	The error counters can be read.
	Monitors DLC errors.	
Time stamp function	See description of reception.	<ul> <li>Time stamp function using a 16-bit counter</li> <li>The reference clock can be selected from 1-, 2-, 4- and 8-bit time periods.</li> </ul>
Interrupt function	5 sources	Five types of interrupt sources (reception
	Global (2 sources)	complete, transmission complete, receive
	Global receive FIFO interrupt	FIFO, transmit FIFO, and error interrupts)
	Global error interrupt	
	Channel (3 sources/channel)	
	Channel transmit interrupt	
	- Transmit complete interrupt	
	- Transmit abort interrupt	
	<ul> <li>Transmit/receive FIFO transmit complete interrupt</li> </ul>	
	- Transmit history interrupt	
	Transmit/receive FIFO receive interrupt	
	Channel error interrupt	
CAN sleep mode	_	Current consumption can be reduced by
		stopping the CAN clock.
Software support unit	<del>-</del>	Three software support units:
		Acceptance filter support
		<ul> <li>Mailbox search support (receive mailbox search, transmit mailbox search, and message lost search)</li> </ul>
		Channel search support
CAN clock source	Peripheral module clock (PCLK), CANMCLK	Peripheral module clock (PCLKB) or CANMCLK

Item	RX24T(RSCAN)	RX66T(CAN)
Test mode	Test function for user evaluation	Three test modes available for user evaluation
	Listen-only mode	Listen-only mode
	Self-test mode 0 (external loopback)	Self-test mode 0 (external loopback)
	Self-test mode 1 (internal loopback)	Self-test mode 1 (internal loopback)
	RAM test (read/write test)	
Power consumption reducing function	Module stop state can be set.	Module-stop state can be set.

Table 2.47 Comparison of Registers for CAN Module

Register	Bit	RX24T(RSCAN)	RX66T(CAN)
CFGL	_	Bit Configuration Register L	_
CFGH	_	Bit Configuration Register H	_
CTRL	_	Control Register L	_
CTRH	_	Control Register H	_
STSL	_	Status Register L	_
STSH	_	Status Register H	_
ERFLL	_	Error Flag Register L	_
ERFLH	_	Error Flag Register H	_
GCFGL	_	Global Configuration Register L	_
GCFGH	_	Global Configuration Register H	_
GCTRL	_	Global Control Register L	_
GCTRH	_	Global Control Register H	_
GSTS	_	Global Status Register	_
GERFLL	_	Global Error Flag Register	_
GTINTSTS	_	Global Transmit Interrupt Status	<u> </u>
		Register	
GTSC	_	Timestamp Register	_
GAFLCFG	_	Receive Rule Number	_
		Configuration Register	
GAFLIDLj	_	Receive Rule Entry Register jAL	_
		(j = 0  to  15)	
GAFLIDHj	_	Receive Rule Entry Register jAH	_
		(j = 0  to  15)	
GAFLMLj	_	Receive Rule Entry Register jBL	_
		(j = 0  to  15)	
GAFLMHj	_	Receive Rule Entry Register jBH	_
		(j = 0  to  15)	
GAFLPLj	_	Receive Rule Entry Register jCL	<u> </u>
		(j = 0  to  15)	
GAFLPHj	_	Receive Rule Entry Register jCH	_
		(j = 0  to  15)	
RMNB	_	Receive Buffer Number	<u> </u>
		Configuration Register	
RMND0	_	Receive Buffer Receive Complete	-
		Flag Register	
RMIDLn	_	Receive Buffer Register nAL	_
		(n = 0 to 15)	
RMIDHn		Receive Buffer Register nAH	_
		(n = 0 to 15)	
RMTSn	_	Receive Buffer Register nBL	_
		(n = 0 to 15)	
RMPTRn		Receive Buffer Register nBH	_
		(n = 0 to 15)	
RMDF0n		Receive Buffer Register nCL	_
		(n = 0 to 15)	
RMDF1n		Receive Buffer Register nCH	_
55		(n = 0 to 15)	
RMDF2n		Receive Buffer Register nDL	_
		(n = 0 to 15)	

RMDF3n         —         Receive Buffer Register nDH (n = 0 to 15)         —         Receive FIFO Control Register m (m = 0.1)         —         —         Receive FIFO Control Register m (m = 0.1)         —         —         Receive FIFO Status Register m (m = 0.1)         —         —         Receive FIFO Status Register m (m = 0.1)         —         —         Receive FIFO Access Register mAL (m = 0.1)         —         —         Receive FIFO Access Register mAL (m = 0.1)         —	Register	Bit	RX24T(RSCAN)	RX66T(CAN)
(n = 0 to 15)		DIL		KA001(CAN)
RFCCm         —         Receive FIFO Control Register m (m = 0, 1)         —	KIVIDESTI			_
RESTSM	DECCm			
RESTSM	KFCCIII		_	
RFPCTRM	DESTS			
REPORTED   Receive FIFO Pointer Control Register m (m = 0, 1)	KF313III	_	_	_
RefibLm         Register m (m = 0, 1)         Receive FIFO Access Register mAL (m = 0, 1)         —           RFIDHm         —         Receive FIFO Access Register mAH (m = 0, 1)         —           RFTSm         —         Receive FIFO Access Register mBL (m = 0, 1)         —           RFPTRm         —         Receive FIFO Access Register mBH (m = 0, 1)         —           RFDF0m         —         Receive FIFO Access Register mBH (m = 0, 1)         —           RFDF1m         —         Receive FIFO Access Register mCL (m = 0, 1)         —           RFDF2m         —         Receive FIFO Access Register mCH (m = 0, 1)         —           RFDF3m         —         Receive FIFO Access Register mDL (m = 0, 1)         —           RFDF3m         —         Receive FIFO Access Register mDL (m = 0, 1)         —           CFCCL0         —         Transmit/Receive FIFO Control Register Oll (m = 0, 1)         —           CFCCL0         —         Transmit/Receive FIFO Control Register Oll Promiter Control Register Oll Promite	DEDCED			
RFIDLM	REPORTITION			_
Receive FIFO Access Register mAL (m = 0, 1)			-	
MAL	RFIDI m	<u> </u>		
RFIDHM	I I I I I I I I I I I I I I I I I I I		_	
RFIDHm				
MAH	RFIDHm			<u> </u>
Marconic   Marconic	TA IDTIIII		_	
RFTSM         —         Receive FIFO Access Register mBL (m = 0, 1)         —           RFPTRM         —         Receive FIFO Access Register mBH (m = 0, 1)         —           RFDF0m         —         Receive FIFO Access Register mCL (m = 0, 1)         —           RFDF1m         —         Receive FIFO Access Register mCH (m = 0, 1)         —           RFDF2m         —         Receive FIFO Access Register mDL (m = 0, 1)         —           RFDF3m         —         Receive FIFO Access Register mDH (m = 0, 1)         —           CFCCL0         —         Transmit/Receive FIFO Control Register 0L         —           CFCCH0         —         Transmit/Receive FIFO Control Register 0L         —           CFSTS0         —         Transmit/Receive FIFO Status Register 0L         —           CFPCTR0         —         Transmit/Receive FIFO Access Register 0Access Register 0Bcceive FIFO Access Register				
MBL   (m = 0, 1)   Receive FIFO Access Register   MBH   (m = 0, 1)   Receive FIFO Access Register   MBH   (m = 0, 1)   Receive FIFO Access Register   MCL   (m = 0, 1)   Receive FIFO Access Register   MCH   (m = 0, 1)   Receive FIFO Access Register   MCH   (m = 0, 1)   REDF2m   Receive FIFO Access Register   MDL   (m = 0, 1)   REDF3m   Receive FIFO Access Register   MDH   (m = 0, 1)   REDF3m   Receive FIFO Access Register   MDH   (m = 0, 1)   REDF3m   Receive FIFO Control   Register OL   Register OL   Register OL   Register OL   Register OL   Register OH   Register OH   Register OH   Register OH   Register OH   Register OL   Register OL	RFTSm	1_		
REPTRM			· ·	
RFPTRM         —         Receive FIFO Access Register mBH (m = 0, 1)         —           RFDF0m         —         Receive FIFO Access Register mCL (m = 0, 1)         —           RFDF1m         —         Receive FIFO Access Register mCH (m = 0, 1)         —           RFDF2m         —         Receive FIFO Access Register mDL (m = 0, 1)         —           RFDF3m         —         Receive FIFO Access Register mDH (m = 0, 1)         —           CFCCL0         —         Transmit/Receive FIFO Control Register 0L         —           CFCCH0         —         Transmit/Receive FIFO Control Register 0L         —           CFSTS0         —         Transmit/Receive FIFO Status Register 0AL         —           CFPCTR0         —         Transmit/Receive FIFO Pointer Control Register 0         —           CFIDL0         —         Transmit/Receive FIFO Access Register OAL         —           CFIDH0         —         Transmit/Receive FIFO Access Register OAL         —           CFTS0         —         Transmit/Receive FIFO Access Register OBL         —           CFPTR0         —         Transmit/Receive FIFO Access Register OBH         —           CFDF00         —         Transmit/Receive FIFO Access Register OBH         —				
MBH	RFPTRm	_		_
RFDF0m			_	
RFDF0m         —         Receive FIFO Access Register mCL (m = 0, 1)         —           RFDF1m         —         Receive FIFO Access Register mCH (m = 0, 1)         —           RFDF2m         —         Receive FIFO Access Register mDL (m = 0, 1)         —           RFDF3m         —         Receive FIFO Access Register mDH (m = 0, 1)         —           CFCCL0         —         Transmit/Receive FIFO Control Register 0L         —           CFCCH0         —         Transmit/Receive FIFO Control Register 0L         —           CFSTS0         —         Transmit/Receive FIFO Status Register 0H         —           CFPCTR0         —         Transmit/Receive FIFO Pointer Control Register 0         —           CFIDL0         —         Transmit/Receive FIFO Access Register 0AL         —           CFIDH0         —         Transmit/Receive FIFO Access Register 0AH         —           CFTS0         —         Transmit/Receive FIFO Access Register 0BL         —           CFPTR0         —         Transmit/Receive FIFO Access Register 0BL         —           CFDF00         —         Transmit/Receive FIFO Access Register OBL         —           CFDF00         —         Transmit/Receive FIFO Access Register OBL         —				
MCL	RFDF0m	_		_
RFDF1m         —         Receive FIFO Access Register mCH (m = 0, 1)         —         —         Receive FIFO Access Register mDL (m = 0, 1)         —         —         —         Receive FIFO Access Register mDL (m = 0, 1)         —				
RFDF1m         —         Receive FIFO Access Register mCH (m = 0, 1)         —           RFDF2m         —         Receive FIFO Access Register mDL (m = 0, 1)         —           RFDF3m         —         Receive FIFO Access Register mDH (m = 0, 1)         —           CFCCL0         —         Transmit/Receive FIFO Control Register 0L         —           CFCCH0         —         Transmit/Receive FIFO Control Register 0L         —           CFSTS0         —         Transmit/Receive FIFO Status Register 0H         —           CFPCTR0         —         Transmit/Receive FIFO Pointer Control Register 0         —           CFIDL0         —         Transmit/Receive FIFO Access Register 0AL         —           CFIDH0         —         Transmit/Receive FIFO Access Register 0AL         —           CFTS0         —         Transmit/Receive FIFO Access Register 0BH         —           CFDF00         —         Transmit/Receive FIFO Access Register 0BH         —			(m = 0, 1)	
RFDF2m         —         Receive FIFO Access Register mDL (m = 0, 1)         —           RFDF3m         —         Receive FIFO Access Register mDH (m = 0, 1)         —           CFCCL0         —         Transmit/Receive FIFO Control Register 0L         —           CFCCH0         —         Transmit/Receive FIFO Control Register 0H         —           CFSTS0         —         Transmit/Receive FIFO Status Register 0         —           CFPCTR0         —         Transmit/Receive FIFO Pointer Control Register 0         —           CFIDL0         —         Transmit/Receive FIFO Access Register 0Access Register 0AL         —           CFIDH0         —         Transmit/Receive FIFO Access Register 0AL         —           CFTS0         —         Transmit/Receive FIFO Access Register 0BL         —           CFPTR0         —         Transmit/Receive FIFO Access Register 0BH         —           CFDF00         —         Transmit/Receive FIFO Access Register 0BH         —	RFDF1m	_		_
RFDF2m         —         Receive FIFO Access Register mDL (m = 0, 1)         —           RFDF3m         —         Receive FIFO Access Register mDH (m = 0, 1)         —           CFCCL0         —         Transmit/Receive FIFO Control Register 0L         —           CFCCH0         —         Transmit/Receive FIFO Control Register 0H         —           CFSTS0         —         Transmit/Receive FIFO Status Register 0H         —           CFPCTR0         —         Transmit/Receive FIFO Pointer Control Register 0         —           CFIDL0         —         Transmit/Receive FIFO Access Register 0AL         —           CFIDH0         —         Transmit/Receive FIFO Access Register 0AL         —           CFTS0         —         Transmit/Receive FIFO Access Register 0BL         —           CFPTR0         —         Transmit/Receive FIFO Access Register 0BH         —           CFDF00         —         Transmit/Receive FIFO Access PIFO Access PRegister 0BH         —				
MDL			(m = 0, 1)	
RFDF3m	RFDF2m	_	Receive FIFO Access Register	_
RFDF3m         —         Receive FIFO Access Register mDH (m = 0, 1)         —           CFCCL0         —         Transmit/Receive FIFO Control Register 0L         —           CFCCH0         —         Transmit/Receive FIFO Control Register 0H         —           CFSTS0         —         Transmit/Receive FIFO Status Register 0         —           CFPCTR0         —         Transmit/Receive FIFO Pointer Control Register 0         —           CFIDL0         —         Transmit/Receive FIFO Access Register 0AL         —           CFIDH0         —         Transmit/Receive FIFO Access Register 0AH         —           CFTS0         —         Transmit/Receive FIFO Access Register 0BL         —           CFPTR0         —         Transmit/Receive FIFO Access Register 0BH         —           CFDF00         —         Transmit/Receive FIFO Access FIFO Access Register 0BH         —			mDL	
MDH (m = 0, 1)         mDH (m = 0, 1)           CFCCL0         —         Transmit/Receive FIFO Control Register 0L         —           CFCCH0         —         Transmit/Receive FIFO Control Register 0H         —           CFSTS0         —         Transmit/Receive FIFO Status Register 0         —           CFPCTR0         —         Transmit/Receive FIFO Pointer Control Register 0         —           CFIDL0         —         Transmit/Receive FIFO Access Register 0AL         —           CFIDH0         —         Transmit/Receive FIFO Access Register 0AH         —           CFTS0         —         Transmit/Receive FIFO Access Register 0BL         —           CFPTR0         —         Transmit/Receive FIFO Access Register 0BH         —           CFDF00         —         Transmit/Receive FIFO Access         —				
CFCCL0         —         Transmit/Receive FIFO Control Register 0L         —           CFCCH0         —         Transmit/Receive FIFO Control Register 0H         —           CFSTS0         —         Transmit/Receive FIFO Status Register 0         —           CFPCTR0         —         Transmit/Receive FIFO Pointer Control Register 0         —           CFIDL0         —         Transmit/Receive FIFO Access Register 0AL         —           CFIDH0         —         Transmit/Receive FIFO Access Register 0AH         —           CFTS0         —         Transmit/Receive FIFO Access Register 0BL         —           CFPTR0         —         Transmit/Receive FIFO Access Register 0BH         —           CFDF00         —         Transmit/Receive FIFO Access HIFO Access Access FRegister 0BH         —	RFDF3m	_	_	_
CFCCL0 — Transmit/Receive FIFO Control Register 0L  CFCCH0 — Transmit/Receive FIFO Control Register 0H  CFSTS0 — Transmit/Receive FIFO Status Register 0  CFPCTR0 — Transmit/Receive FIFO Pointer Control Register 0  CFIDL0 — Transmit/Receive FIFO Access Register 0AL  CFIDH0 — Transmit/Receive FIFO Access Register 0AH  CFTS0 — Transmit/Receive FIFO Access Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BL  CFDF00 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access Register 0BH				
Register 0L  CFCCH0 — Transmit/Receive FIFO Control Register 0H  CFSTS0 — Transmit/Receive FIFO Status Register 0  CFPCTR0 — Transmit/Receive FIFO Pointer Control Register 0  CFIDL0 — Transmit/Receive FIFO Access Register 0AL  CFIDH0 — Transmit/Receive FIFO Access Register 0AH  CFTS0 — Transmit/Receive FIFO Access Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BL  CFDF00 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access Register 0BH				
CFCCH0 — Transmit/Receive FIFO Control Register 0H  CFSTS0 — Transmit/Receive FIFO Status Register 0  CFPCTR0 — Transmit/Receive FIFO Pointer Control Register 0  CFIDL0 — Transmit/Receive FIFO Access Register 0AL  CFIDH0 — Transmit/Receive FIFO Access Register 0AH  CFTS0 — Transmit/Receive FIFO Access Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BL  CFDF00 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access — Register 0BH	CFCCL0	-		-
Register 0H  CFSTS0 — Transmit/Receive FIFO Status Register 0  CFPCTR0 — Transmit/Receive FIFO Pointer Control Register 0  CFIDL0 — Transmit/Receive FIFO Access Register 0AL  CFIDH0 — Transmit/Receive FIFO Access Register 0AH  CFTS0 — Transmit/Receive FIFO Access Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access — Register 0BH			•	
CFSTS0 — Transmit/Receive FIFO Status Register 0  CFPCTR0 — Transmit/Receive FIFO Pointer Control Register 0  CFIDL0 — Transmit/Receive FIFO Access Register 0AL  CFIDH0 — Transmit/Receive FIFO Access Register 0AH  CFTS0 — Transmit/Receive FIFO Access Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access — Register 0BH  CFDF00 — Transmit/Receive FIFO Access — Register 0BH	CFCCH0	-		-
Register 0  CFPCTR0 — Transmit/Receive FIFO Pointer Control Register 0  CFIDL0 — Transmit/Receive FIFO Access Register 0AL  CFIDH0 — Transmit/Receive FIFO Access Register 0AH  CFTS0 — Transmit/Receive FIFO Access Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access —				
CFPCTR0 — Transmit/Receive FIFO Pointer Control Register 0  CFIDL0 — Transmit/Receive FIFO Access Register 0AL  CFIDH0 — Transmit/Receive FIFO Access Register 0AH  CFTS0 — Transmit/Receive FIFO Access Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access — Register 0BH	CFSTS0			_
CFIDLO CFIDLO Transmit/Receive FIFO Access Register 0AL  CFIDHO Transmit/Receive FIFO Access Register 0AH  CFTSO Transmit/Receive FIFO Access Register 0BL  CFPTRO Transmit/Receive FIFO Access Register 0BH  CFDF00 Transmit/Receive FIFO Access Register 0BH  CFDF00 Transmit/Receive FIFO Access  Transmit/Receive FIFO Access  Transmit/Receive FIFO Access  Transmit/Receive FIFO Access	OFDOTO		-	
CFIDL0 — Transmit/Receive FIFO Access Register 0AL  CFIDH0 — Transmit/Receive FIFO Access Register 0AH  CFTS0 — Transmit/Receive FIFO Access Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access — Register 0BH	CFPCTRO	_		_
Register 0AL  CFIDH0 — Transmit/Receive FIFO Access Register 0AH  CFTS0 — Transmit/Receive FIFO Access Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access —	OFIDI O		_	
CFIDH0 — Transmit/Receive FIFO Access Register 0AH  CFTS0 — Transmit/Receive FIFO Access Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access —	CFIDLO			_
CFTS0         —         Transmit/Receive FIFO Access Register 0BL         —           CFPTR0         —         Transmit/Receive FIFO Access Register 0BH         —           CFDF00         —         Transmit/Receive FIFO Access —	CEIDHO			
CFTS0 — Transmit/Receive FIFO Access — Register 0BL  CFPTR0 — Transmit/Receive FIFO Access — Register 0BH  CFDF00 — Transmit/Receive FIFO Access —	CLIDU0			_
Register 0BL  CFPTR0 — Transmit/Receive FIFO Access Register 0BH  CFDF00 — Transmit/Receive FIFO Access —	CETSO	1_	-	+_
CFPTR0 — Transmit/Receive FIFO Access — Register 0BH  CFDF00 — Transmit/Receive FIFO Access —	01 100			
Register 0BH  CFDF00 — Transmit/Receive FIFO Access —	CEPTRO	<u> </u>	-	+_
CFDF00 — Transmit/Receive FIFO Access —	OI I III			
	CFDF00	_		+_
Register 0CL	J. D. 00		Register 0CL	
CFDF10 — Transmit/Receive FIFO Access —	CFDF10	_	-	+_
Register 0CH	2. 2. 10			

Decision	Dir	DV04T/D004NI\	and the KA241 Group
Register	Bit	RX24T(RSCAN)	RX66T(CAN)
CFDF20	_	Transmit/Receive FIFO Access	_
		Register 0DL	
CFDF30	_	Transmit/Receive FIFO Access	_
		Register 0DH	
RFMSTS	_	Receive FIFO Message Lost Status	_
		Register	
CFMSTS	_	Transmit/Receive FIFO Message	_
5=:0=0		Lost Status Register	
RFISTS	_	Receive FIFO Interrupt Status	_
OFIOTO		Register Transmit/Receive FIFO Receive	
CFISTS	_		_
TMC=		Interrupt Status Register	
ТМСр	_	Transmit Buffer Control Register p	_
T1.40T0		(p = 0 to 3)	
TMSTSp	_	Transmit Buffer Status Register p	_
		(p = 0 to 3)	
TMTRSTS	_	Transmit Buffer Transmit Request	_
		Status Register	
TMTCSTS	_	Transmit Buffer Transmit Complete	_
		Status Register	
TMTASTS	_	Transmit Buffer Transmit Abort	_
T1.1150		Status Register	
TMIEC	_	Transmit Buffer Interrupt Enable	_
TAUDI		Register	
TMIDLp	_	Transmit Buffer Register pAL	_
		(p = 0 to 3)	
TMIDHp	_	Transmit Buffer Register pAH	_
		(p = 0  to  3)	
TMPTRp	_	Transmit Buffer Register pBH	_
		(p = 0 to 3)	
TMDF0p	_	Transmit Buffer Register pCL	_
		(p = 0 to 3)	
TMDF1p	_	Transmit Buffer Register pCH	_
		(p = 0  to  3)	
TMDF2p	_	Transmit Buffer Register pDL	_
		(p = 0  to  3)	
TMDF3p	_	Transmit Buffer Register pDH	_
		(p = 0  to  3)	
THLCC0	_	Transmit History Buffer Control	_
		Register	
THLSTS0	_	Transmit History Buffer Status	_
		Register	
THLACC0	_	Transmit History Buffer Access	_
		Register	
THLPCTR0	_	Transmit History Buffer Pointer	_
		Control Register	
GRWCR	-	Global RAM Window Control	-
		Register	
GTSTCFG	_	Global Test Configuration Register	_
GTSTCTRL	_	Global Test Control Register	<u> </u>
GLOCKK	-	Global Test Protection Unlock	-
		Register	

Register	Bit	RX24T(RSCAN)	RX66T(CAN)
RPGACCr	_	RAM Test Register r	
		(r = 0  to  127)	
CTLR	_	_	Control Register
BCR	_	_	Bit Configuration Register
MKRk	_	_	Mask Register k
			(k = 0  to  7)
FIDCR0	_	_	FIFO Received ID Compare
			Registers 0
FIDCR1	_	_	FIFO Received ID Compare
			Registers 1
MKIVLR	_	_	Mask Invalid Register
MBj	_	<del>-</del>	Mailbox Register j
			(j = 0  to  31)
MIER	_	_	Mailbox Interrupt Enable Register
MCTLj	_	<u> </u>	Message Control Register j
			(j = 0  to  31)
RFCR	_	_	Receive FIFO Control Register
RFPCR	_	_	Receive FIFO Pointer Control
			Register
TFCR	_		Transmit FIFO Control Register
TFPCR	<u> </u>	<u> </u>	Transmit FIFO Pointer Control
			Register
STR			Status Register
MSMR	_		Mailbox Search Mode Register
MSSR	_		Mailbox Search Status Register
CSSR	_	<u> </u>	Channel Search Support Register
AFSR	_	_	Acceptance Filter Support Register
EIER	_	_	Error Interrupt Enable Register
EIFR	_	_	Error Interrupt Factor Judge
			Register
RECR	_	<u> </u>	Receive Error Count Register
TECR	_	_	Transmit Error Count Register
ECSR	_	_	Error Code Store Register
TSR	_		Time Stamp Register
TCR	_	_	Test Control Register

#### 2.23 Serial Peripheral Interface

Table 2.48 lists Comparison of Specifications for Serial Peripheral Interface and Table 2.49 lists Comparison of Registers for Serial Peripheral Interface.

Table 2.48 Comparison of Specifications for Serial Peripheral Interface

Item	RX24T(RSPIb)	RX66T(RSPIc)	
Number of channels	One channel	One channel	
RSPI transfer functions	Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method).  Transmit-only operation is available.  Capable of serial communications in master/slave mode  Communication mode: Full-duplex or transmit-only can be selected.  Switching of the polarity of RSPCK	Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method).  Transmit-only operation is available.  Capable of serial communications in master/slave mode  Communication mode: Full-duplex or transmit-only can be selected.  Switching of the polarity of RSPCK	
Data format	<ul> <li>MSB first/LSB first selectable</li> <li>Transfer bit length is selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits.</li> <li>128-bit transmit/receive buffers</li> <li>Up to four frames can be transferred in one round of transmission/reception (each frame consisting of up to 32 bits).</li> </ul>	<ul> <li>MSB first/LSB first selectable</li> <li>Transfer bit length is selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits.</li> <li>128-bit transmit/receive buffers</li> <li>Up to four frames can be transferred in one round of transmission/reception (each frame consisting of up to 32 bits).</li> <li>Byte swapping of transmit and receive data is selectable</li> </ul>	
Bit rate	<ul> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from divided by 2 to divided by 4096).</li> <li>In slave mode, the minimum PCLK clock divided by 6 can be input as RSPCK (the maximum frequency of RSPCK is that of PCLK divided by 6).</li> <li>Width at high level: 3 cycles of PCLK; width at low level: 3 cycles of PCLK</li> </ul>	<ul> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from divided by 2 to divided by 4096).</li> <li>In slave mode, the minimum PCLK clock divided by 4 can be input as RSPCK (the maximum frequency of RSPCK is that of PCLK divided by 4).</li> <li>Width at high level: 2 cycles of PCLK; width at low level: 2 cycles of PCLK</li> </ul>	
Buffer configuration	Double buffer configuration for the transmit/receive buffers     128 bits for the transmit/receive buffers	<ul> <li>Double buffer configuration for the transmit/receive buffers</li> <li>128 bits for the transmit/receive buffers</li> </ul>	
Error detection	<ul> <li>Mode fault error detection</li> <li>Overrun error detection</li> <li>Parity error detection</li> <li>Underrun error detection</li> </ul>	<ul> <li>Mode fault error detection</li> <li>Overrun error detection</li> <li>Parity error detection</li> <li>Underrun error detection</li> </ul>	
Interrupt sources	Interrupt sources  Receive buffer full interrupt  Transmit buffer empty interrupt  RSPI error interrupt (mode fault, overrun, underrun, or parity error)  RSPI idle interrupt (RSPI idle)	Interrupt sources  Receive buffer full interrupt  Transmit buffer empty interrupt  RSPI error interrupt (mode fault, overrun, underrun, or parity error)  RSPI idle interrupt (RSPI idle)	

		and the RAZ41 Group
Item	RX24T(RSPIb)	RX66T(RSPIc)
SSL control function	Four SSL pins (SSLA0 to SSLA3) for each channel	Four SSL pins (SSLA0 to SSLA3) for each channel
	In single-master mode, SSLA0 to SSLA3 pins are output.	In single-master mode, SSLA0 to SSLA3 pins are output.
	<ul> <li>In multi-master mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for either output or unused.</li> </ul>	In multi-master mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for either output or unused.
	In slave mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for unused.	In slave mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for unused.
	Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay)	Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay)
	<ul> <li>Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> </ul>	- Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)
	Controllable delay from RSPCK stop to SSL output negation (SSL negation delay)	Controllable delay from RSPCK stop to SSL output negation (SSL negation delay)
	<ul> <li>Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> </ul>	- Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)
	Controllable wait for next-access SSL output assertion (next-access delay)	Controllable wait for next-access SSL output assertion (next-access delay)
	<ul> <li>Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> </ul>	- Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)
	Function for changing SSL polarity	Function for changing SSL polarity
Control in master transfer	A transfer of up to eight commands can be executed sequentially in looped execution.	A transfer of up to eight commands can be executed sequentially in looped execution.
	For each command, the following can be set:     SSL signal value, bit rate, RSPCK     polarity/phase, transfer data length,     MSB/LSB first, burst, RSPCK delay, SSL     negation delay, and next-access delay	For each command, the following can be set:     SSL signal value, bit rate, RSPCK     polarity/phase, transfer data length,     MSB/LSB first, burst, RSPCK delay, SSL     negation delay, and next-access delay
	A transfer can be initiated by writing to the transmit buffer.	A transfer can be initiated by writing to the transmit buffer.
	MOSI signal value specifiable in SSL negation	MOSI signal value specifiable in SSL negation
	RSPCK auto-stop function	RSPCK auto-stop function
Event link function (output)	_	The following events can be output to the event link controller. (RSPI0)
		Receive buffer full signal
		Transmit buffer empty signal
		Mode fault, overrun, underrun, or parity error signal
		RSPI idle signal
		Transmission-completed signal
Others	Function for switching between CMOS output and open-drain output	Function for switching between CMOS output and open-drain output
	(switched by ODRn.Bi bit)	(switched by ODRn.Bi bit)
	Function for initializing the RSPI	Function for initializing the RSPI
	Loopback mode	Loopback mode
Low power	Module stop state can be set.	Module stop state can be set.
consumption function	2000	33. 3 3.3 5 3.3 3.3 3.3 3.3 3.3 3.3 3.3
1011011		

Table 2.49 Comparison of Registers for Serial Peripheral Interface

Register	Bit	RX24T(RSPIb)	RX66T(RSPIc)
SPDR	_	RSPI Data Register	RSPI Data Register
		Available access size:	Available access size:
		<ul><li>Longwords (SPDCR.SPLW=1)</li></ul>	<ul><li>Longwords (SPDCR.SPLW=1,</li></ul>
		(or borner in the	SPDCR.SPBYT=0)
		Words	Words
		(SPDCR.SPLW=0)	(SPDCR.SPLW=0, SPDCR.SPBYT=0)
			Bytes
			(SPDCR.SPBYT=1)
SPDCR	SPBYT	_	RSPI Byte Access Specification
SPDCR2	_	_	RSPI Data Control Register 2

#### 2.24 CRC Calculator

Table 2.50 lists Comparison of Specifications for CRC Calculator and Table 2.51 lists Comparison of Registers for CRC Calculator.

Table 2.50 Comparison of Specifications for CRC Calculator

Item	RX24T(CRC)	RX66T	(CRCA)
Data size	8 bits	8 bits	32 bits
Data for CRC calculation	CRC codes are generated for any desired data in 8n-bit units (where n is a whole number)	CRC codes are generated for any desired data in 8n-bit units (where n is a whole number)	CRC codes are generated for any desired data in 32n-bit units (where n is a whole number)
CRC processor unit	8-bit parallel processing	8-bit parallel processing	32-bit parallel processing
CRC generating polynomial	One of three generating polynomials is selectable  8-bit CRC:  • X <sup>8</sup> + X <sup>2</sup> + X + 1  16-bit CRC:  • X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1  • X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1	One of three generating polynomials is selectable  8-bit CRC:  • X <sup>8</sup> + X <sup>2</sup> + X + 1  16-bit CRC:  • X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1  • X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1	One of two generating polynomials is selectable  32-bit CRC:
			<ul> <li>X<sup>32</sup> + X<sup>26</sup> + X<sup>23</sup> + X<sup>22</sup> + X<sup>16</sup> + X<sup>12</sup> + X<sup>11</sup> + X<sup>10</sup> + X<sup>8</sup> + X<sup>7</sup> + X<sup>5</sup> + X<sup>4</sup> + X<sup>2</sup> + X + 1</li> <li>X<sup>32</sup> + X<sup>28</sup> + X<sup>27</sup> + X<sup>26</sup> + X<sup>25</sup> + X<sup>23</sup> + X<sup>22</sup> + X<sup>20</sup> + X<sup>19</sup> + X<sup>18</sup> + X<sup>14</sup> + X<sup>13</sup> + X<sup>11</sup> + X<sup>10</sup> + X<sup>9</sup> + X<sup>8</sup> + X<sup>6</sup> + 1</li> </ul>
CRC calculation switching	The bit order of CRC calculation results can be switched for LSB first or MSB first communication	The order of the bits produced by CRC calculation can be switched for LSB first or MSB first communication	
Low power consumption	Module stop state can be set.	Module stop state can be set.	

Table 2.51 Comparison of Registers for CRC Calculator

Register	Bit	RX24T(CRC)	RX66T(CRCA)
CRCCR	GPS[1:0]:RX24T	CRC Generating Polynomial	CRC Generating Polynomial
	GPS[2:0]:RX66T	Switching	Switching
		b1 b0	b2 b0
		0 0: No calculation is executed.	0 0 0: No calculation is executed.
		0 1: 8-bit CRC (X <sup>8</sup> + X <sup>2</sup> + X + 1)	0 0 1: 8-bit CRC (X <sup>8</sup> + X <sup>2</sup> + X + 1)
		1 0: 16-bit CRC (X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1)	0 1 0: 16-bit CRC (X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1)
		1 1: 16-bit CRC (X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1)	0 1 1: 16-bit CRC (X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1)
			1 0 0: 32-bit CRC (X <sup>32</sup> + X <sup>26</sup> + X <sup>23</sup> + X <sup>22</sup> +
			$X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 +$
			$X^5 + X^4 + X^2 + X + 1$
			1 0 1 : 32-bit CRC (X <sup>32</sup> + X <sup>28</sup> + X <sup>27</sup> + X <sup>26</sup>
			$+ X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18}$
			$+ X^{14} + X^{13} + X^{11} + X^{10} + X^{9} + X^{8} +$
			X <sup>6</sup> + 1)
			1 1 0: No calculation is executed.
			1 1 1: No calculation is executed.
	LMS	CRC Calculation Switching (b2)	CRC Calculation Switching (b6)
CRCDIR	_	CRC Data Input Register	CRC Data Input Register
			A status and at
		Available access size:	Available access size:
			Longwords (When generating     32 bit CBC)
			a 32-bit CRC)
		Bytes	Bytes (When generating a
			16-bit/8-bit CRC)
CRCDOR	_	CRC Data Output Register	CRC Data Output Register
		Available access size:	Available access size:
			Longwords (When generating
			a 32-bit CRC)
		Words	Words (When generating a
		When generating 8-bit CRC,	16-bit CRC)
		the valid CRC code is	
		obtained from the lower-order	
		byte (b7 to b0).	
			Bytes (When generating a
			8-bit CRC)

#### 2.25 12-Bit A/D Converter

Table 2.52 lists Comparison of Specifications for 12-Bit A/D Converter and Table 2.53 lists Comparison of Registers for 12-Bit A/D Converter.

Table 2.52 Comparison of Specifications for 12-Bit A/D Converter

Item	RX24T(S12ADF)	RX66T(S12ADH)
Number of units	Three units (S12AD, S12AD1, and S12AD2)	Three units (S12AD, S12AD1, and S12AD2)
Input channels	Five channels for S12AD, five channels for S12AD1, and 12 channels for S12AD2	Eight channels for S12AD, eight channels for S12AD1, and 14 channels for S12AD2
Extended analog function	Internal reference voltage (S12AD2 only)	Temperature sensor output, internal reference voltage (S12AD2 only)
A/D conversion method	Successive approximation method	Successive approximation method
Resolution	12 bits	12 bits
Conversion time	• 1 µs per channel (when A/D conversion clock ADCLK = 40 MHz)	• 0.9 µs per channel (when A/D conversion clock ADCLK = 60 MHz)
A/D conversion clock	<ul> <li>Peripheral module clock PCLK and A/D conversion clock ADCLK can be set so that the frequency ratio should be one of the following.</li> <li>PCLK to ADCLK frequency ratio = 1:1, 1:2, 2:1, 4:1, 8:1</li> </ul>	Peripheral module clock PCLK and A/D conversion clock ADCLK can be set with one of the following frequency ratio: PCLK to ADCLK frequency ratio = 1:1, 1:2, 2:1, 4:1
	ADCLK is set using the clock generation circuit.	<ul> <li>ADCLK is set using the clock generation circuit.</li> <li>A/D conversion clock (ADCLK) can operate between 8 MHz at a minimum and 60 MHz at a maximum.</li> </ul>
Data registers	22 registers for analog input (five for S12AD, five for S12AD1, and 12 for S12AD2), 1 for A/D-converted data duplication in double trigger mode, and 2 for A/D-converted data duplication during extended operation in double trigger mode unit.	30 registers for analog input (eight for S12AD, eight for S12AD1, and 14 for S12AD2), 1 for A/D-converted data duplication in double trigger mode per unit, and 2 for A/D-converted data duplication during extended operation in double trigger mode per unit.  One register for temperature sensor (S12AD2)
	One register for internal reference (S12AD2)	One register for internal reference (S12AD2)
	One register for self-diagnosis per unit	One register for self-diagnosis per unit
	The results of A/D conversion are stored in 12-bit A/D data registers.	The results of A/D conversion are stored in 12-bit A/D data registers.
	12-bit accuracy output for the results of A/D conversion	
	The value obtained by adding up A/D-converted results is stored as a value in the number of bit for conversion accuracy + 2 bits/4 bits in the A/D data registers in A/D-converted value addition mode.	The value obtained by adding up A/D-converted results is stored as a value in the number of bit for conversion accuracy + 2 bits/4 bits in the A/D data registers in A/D-converted value addition mode.
	Double trigger mode (selectable in single scan and group scan modes):  The first piece of A/D-converted analog-input data on one selected channel is stored in the data register for the channel, and the second piece is stored in the duplication register.	Double trigger mode (selectable in single scan and group scan modes): The first piece of A/D-converted analog-input data on one selected channel is stored in the data register for the channel, and the second piece is stored in the duplication register.
	Extended operation in double trigger mode     (available for specific triggers):     A/D-converted analog-input data on one selected channel is stored in the duplication register that is prepared for each type of trigger.	Extended operation in double trigger mode     (available for specific triggers): A/D-converted     analog-input data on one selected channel is     stored in the duplication register that is prepared     for each type of trigger.

ltom.	DV0/T/C/10/DC\	DVccT/C42ADU\\
Item	RX24T(S12ADF)	RX66T(S12ADH)
Operating modes	Operating modes can be set independently for three units.	Operating modes can be set independently for three units.
	Single scan mode:	Single scan mode:
	- A/D conversion is performed only once on the analog inputs arbitrarily selected.	- A/D conversion is performed only once on the analog inputs arbitrarily selected.
	anareg inpute arbitrarily corocted.	- A/D conversion is performed only once on the
		temperature sensor output (S12AD2).
	- A/D conversion is performed only once on the internal reference voltage (S12AD2).	- A/D conversion is performed only once on the internal reference voltage (S12AD2).
	Continuous scan mode:     A/D conversion is performed repeatedly on the analog inputs arbitrarily selected.	Continuous scan mode:     A/D conversion is performed repeatedly on the analog inputs arbitrarily selected.
	Group scan mode:	Group scan mode:
	- Two (groups A and B) or three (groups A, B, and C) can be selected as the number of the groups to be used.	- Two (groups A and B) or three (groups A, B, and C) can be selected as the number of the groups to be used. (Only the combination of groups A and B
	Only the combination of groups A and B can be selected when the number of the groups is two.	can be selected when the number of the groups is two.)
	<ul> <li>Analog inputs arbitrarily selected are divided into two groups (group A and B) or three groups (group A, B, and C), and A/D conversion of the analog input selected on a group basis is performed only once.</li> </ul>	<ul> <li>Analog inputs, temperature sensor output (S12AD2), and internal reference voltage (S12AD2) that are arbitrarily selected are divided into two groups (group A and B) or three groups (group A, B, and C), and A/D conversion of the analog input selected on a group basis is performed only once.</li> </ul>
	- The conditions for scanning start of groups A, B, and C (synchronous trigger) can be independently selected, thus allowing A/D conversion of each group to be started independently.	- The conditions for scanning start of groups A, B, and C (synchronous trigger) can be independently selected, thus allowing A/D conversion of each group to be started independently.
	Group scan mode (when group priority control selected) :	Group scan mode (when group priority control selected):
	- If a priority-group trigger is input during scanning of the low-priority group, scan of the low-priority	- If a priority-group trigger is input during scanning of the low-priority group, scan of the low-priority
	group is stopped and scan of the priority group is started. The priority order is group A (highest) >	group is stopped and scan of the priority group is started. The priority order is group A (highest) >
	group B > group C (lowest).	group B > group C (lowest). Whether or not to
	Whether or not to restart scanning of the	restart scanning of the low-priority group after
	low-priority group after processing for the	processing for the high-priority group completes, is
	high-priority group completes, is selectable.	selectable. Rescan can also be set to start either
	Rescan can also be set to start either from the beginning of the selected channel or the channel on which A/D conversion is not completed.	from the beginning of the selected channel or the channel on which A/D conversion is not completed.
Conditions for A/D conversion start	Software trigger     Synchronous trigger	Software trigger     Synchronous trigger
	<ul> <li>Trigger by the multi-function timer pulse unit (MTU), general PWM timer (GPT), or 8-bit timer (TMR).</li> </ul>	Trigger by the multi-function timer pulse unit (MTU), 8-bit timer (TMR), or event link controller (ELC).
	Asynchronous trigger	Asynchronous trigger
	<ul> <li>A/D conversion can be triggered by the external trigger ADTRG0# (S12AD), ADTRG1# (S12AD1), or ADTRG2# (S12AD2) pin (independently for three units).</li> </ul>	<ul> <li>A/D conversion can be triggered by the external trigger ADTRG0# (S12AD), ADTRG1# (S12AD1), or ADTRG2# (S12AD2) pin (independently for three units).</li> </ul>

II	DV04T/0404 DE\	and the RAZ41 Group
ltem	RX24T(S12ADF)	RX66T(S12ADH)
Function	Channel-dedicated sample-and-hold function (three channels for S12AD1 only)	Channel-dedicated sample-and-hold function (three channels for S12AD and three channels for S12AD1) (Constant sampling can be set)
	Variable sampling state count (settable for each channel)	Variable sampling time (can be set per channel)
	Self-diagnosis of 12-bit A/D converter	Self-diagnosis of 12-bit A/D converter
	Selectable A/D-converted value addition mode or average mode	Selectable A/D-converted value addition mode or average mode
	Analog input disconnection detection assist function (discharge function/precharge function)	Analog input disconnection detection assist function (discharge function/precharge function)
	Double trigger mode (duplication of A/D conversion data)	Double trigger mode (duplication of A/D conversion data)
	Automatic clear function of A/D data registers	<ul> <li>Automatic clear function of A/D data registers</li> <li>Comparison function (windows A and B)</li> <li>Order of channel conversion in each unit can be set.</li> </ul>
	Input signal amplification function of the programmable gain amplifier (1 channel for S12AD and 3 channels for S12AD1)	Input signal amplification function of the programmable gain amplifier (each unit has 3 channels; either single-ended input or pseudo-differential input can be selected)
Interrupt sources	<ul> <li>In the modes except double trigger mode and group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of single scan. (Independently for three units).</li> <li>In double trigger mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can</li> </ul>	<ul> <li>In the modes except double trigger mode and group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of single scan. (Independently for three units).</li> <li>In double trigger mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can</li> </ul>
	be generated on completion of double scan. (Independently for three units).	be generated on completion of double scan. (Independently for three units).
	In group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of group A scan, whereas a scan end interrupt request (GBADI, GBADI1, or GBADI2) for group B can be generated on completion of group B scan, and a group C scan end interrupt request (GCADI, GCADI1, or GCADI2) can be generated on completion of group C scan.	In group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of group A scan, whereas a group B scan end interrupt request (S12GBADI, S12GBADI1, or S12GBADI2) can be generated on completion of group B scan, and a group C scan end interrupt request (S12GCADI, S12GCADI1, or S12GCADI2) can be generated on completion of group C scan.
	When double trigger mode is selected in group scan mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of double scan of group A, and the corresponding scan end interrupt request (GBADI/GCADI, GBADI1/GCADI1, or GBADI2/GCADI2) can be generated on completion of group B and group C scan.	When double trigger mode is selected in group scan mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of double scan of group A, and the corresponding scan end interrupt request (S12GBADI/S12GCADI, S12GBADI1/S12GCADI1, or S12GBADI2/S12GCADI2) can be generated on completion of group B and group C scan.  A compare interrupt request (S12CMPAI,
	The S12ADI/S12ADI1/S12ADI2, GBADI/GBADI1/GBADI2, and GCADI/GCADI1/GCADI2 interrupts can activate the data transfer controller (DTC).	S12CMPAI1, S12CMPAI2, S12CMPBI, S12CMPBI1, or S12CMPBI2) can be generated upon a match with the comparison condition for the digital compare function.  The S12ADI/S12ADI1/S12ADI2, S12GBADI/S12GBADI1/S12GBADI2, and S12GCADI/S12GCADI1/S12GCADI2 interrupts can trigger the DMA controller (DMAC) and data transfer controller (DTC).

Item	RX24T(S12ADF)	RX66T(S12ADH)
Event link	_	The event signal is generated when all scans are finished.
		The event signal is generated depending on conditions for comparison function window in single scan mode.
		Able to start scanning by a trigger from the ELC.
Low power consumption function	Module stop state can be set.	Module stop state can be set.

Table 2.53 Comparison of Registers for 12-Bit A/D Converter

Register	Bit	RX24T(S12ADF)	RX66T(S12ADH)
ADDRy	_	A/D Data Registers y	A/D Data Registers y
		$(S12AD: y = 0 \text{ to } 3, \frac{16}{16},$	(S12AD: y = 0  to  7,
		S12AD1: $y = 0$ to 3, 16,	S12AD1: $y = 0 \text{ to } 7$ ,
		S12AD2: y = 0 to 11)	S12AD2: y = 0 to 11, 16, 17)
ADTSDR	_	_	A/D Temperature Sensor Data
			Register
ADANSA0	[S12AD.ADANSA0]	A/D Conversion Channel Select	A/D Conversion Channel Select
	ANSA000 to 003		
	(RX24T)		
	ANSA000 to 007		
	(RX66T)		
	[S12AD1.ADANSA0]		
	ANSA000 to 003		
	(RX24T)		
	ANSA000 to 007		
	(RX66T)		
ADANSA1	[S12AD.ADANSA1]	A/D Conversion Channel Select	A/D Conversion Channel Select
	ANSA100 (RX24T)		
	— (RX66T)		
	[S12AD1.ADANSA1]		
	ANSA100 (RX24T)		
	— (RX66T)		
	[S12AD2.ADANSA1]		
	— (RX24T)		
	ANSA100, 101 (RX66T)		
ADANSB0	[S12AD.ADANSB0]	A/D Conversion Channel Select	A/D Conversion Channel Select
	ANSB000 to 003		
	(RX24T)		
	ANSB000 to 007		
	(RX66T)		
	[S12AD1.ADANSB0]		
	ANSB000 to 003		
	(RX24T)		
	ANSB000 to 007		
	(RX66T)		
ADANSB1	[S12AD.ADANSB1]	A/D Conversion Channel Select	A/D Conversion Channel Select
	ANSB100 (RX24T)		
	— (RX66T)		
	[S12AD1.ADANSB1]		
	ANSB100 (RX24T)		
	— (RX66T)		
	[S12AD2.ADANSB1]		
	— (RX24T)		
	ANSB100, 101 (RX66T)		

Register	Bit	RX24T(S12ADF)	RX66T(S12ADH)
ADANSC0	[S12AD.ADANSC0]	A/D Conversion Channel Select	A/D Conversion Channel Select
	ANSC000 to 003 (RX24T) ANSC000 to 007 (RX66T) [S12AD1.ADANSC0] ANSC000 to 003 (RX24T) ANSC000 to 007 (RX66T)	A/D Conversion Channel Select	A/D Conversion Charmer Select
ADANSC1	[S12AD.ADANSC1] ANSC100 (RX24T) — (RX66T) [S12AD1.ADANSC1] ANSC100 (RX24T) — (RX66T) [S12AD2.ADANSC1] — (RX24T) ANSC100, 101 (RX66T)	A/D Conversion Channel Select	A/D Conversion Channel Select
ADSCSn	_	_	A/D Channel Conversion Order Setting Register n (n = 0 to 13)
ADADS0	[S12AD.ADADS0] ADS000 to 003 (RX24T) ADS000 to 007 (RX66T) [S12AD1.ADADS0] ADS000 to 003 (RX24T) ADS000 to 007 (RX66T)	A/D-Converted Value Addition/Average Channel Select	A/D-Converted Value Addition/Average Channel Select
ADADS1	[S12AD.ADADS1] ADS100 (RX24T) — (RX66T) [S12AD1.ADADS1] ADS100 (RX24T) — (RX66T) [S12AD2.ADADS1] — (RX24T) ADS100, 101 (RX66T)	A/D-Converted Value Addition/Average Channel Select	A/D-Converted Value Addition/Average Channel Select
ADSTRGR	TRSA[5:0]	A/D Conversion Start Trigger Select  When scanning is executed in group scan mode or double trigger mode, set the ADCSR.TRGE bit to 1.	A/D Conversion Start Trigger Select  When performing scanning in group scan mode or double trigger mode, set the ADCSR.TRGE bit to 1 and set the ADCSR.EXTRG bit to 0.
ADEXICR	TSSAD	_	Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select

			and the RA241 Group
Register	Bit	RX24T(S12ADF)	RX66T(S12ADH)
ADEXICR	TSSA	_	Temperature Sensor Output A/D Conversion Select
	TSSB	_	Group B Temperature Sensor Output A/D Conversion Select
	OCSB	_	Group B Internal Reference Voltage A/D Conversion Select
ADGCEXCR	_	_	A/D Group C Extended Input Control Register
ADSSTRn	_	A/D Sampling State Register n (n = 0 to 11, L, O)	A/D Sampling State Register n (n = 0 to 11, L, T, O)
		Set a value that is 5 states or more when PCLK to ADCLK frequency ratio = 1:1, 2:1, 4:1, or 8:1.  Set a value that is 6 states or more when PCLK to ADCLK frequency ratio = 1:2.  Initial values after a reset are differen	Specify the value for the register as a multiples of 3 in the range from 12 to 252 (clock cycles).
ADSHCR	CCTCLITIO		Set a sampling time between 12
ADSHCK	SSTSH[7:0]	Set the sampling time (4 to 255 states).	and 252 clock cycles.
		Initial values after a reset are differen	· 
ADSHMSR	_	_	A/D Sample-and-Hold Operating Mode Select Register
ADDISCR	ADNDIS[4:0]	A/D Disconnection Detection Assist Setting	A/D Disconnection Detection Assist Setting
		ADNDIS[3:0]: Discharge/precharge period	ADNDIS[3:0]: Specify the period for discharging or precharging as a number of ADCLK cycles.
		The setting value is a value other than 0000b or 0001b.	The setting value is one of the following:
			0 0 0 0: No charging (disconnection detection assist function is disabled.)
			0 0 1 1: Charging period of 3 clock cycles 0 1 1 0: Charging period of 6
			clock cycles 1 0 0 1: Charging period of 9
			clock cycles 1 1 0 0: Charging period of 12
			clock cycles 1 1 1 1: Charging period of 15 clock cycles
ADELCCR	_	_	A/D Event Link Control Register

Register	Bit	RX24T(S12ADF)	RX66T(S12ADH)
ADPGACR	b0	The write value should be 1.	(P000CR[3:0])
[S12AD.	b1	(P000SEL1)	P000 Amplifier Control
ADPGACR]		PGA P000 Amplifier	·
		Pass-Through Enable	
	b2	(P000ENAMP)	
		PGA P000 Amplifier Enable	
	b3	The write value should be 1.	
	b4		(P001CR[3:0])
	b5	The write value should be 0.	P001 Amplifier Control
	b6		
	b7	The write value should be 1.	
	b8		(P002CR[3:0])
	b9	The write value should be 0.	P002 Amplifier Control
	b10		
	b11	The write value should be 1.	
	b12		The write value should be 0.
	b13	The write value should be 0.	
	b14		
	b15	The write value should be 1.	
ADPGACR	b0	The write value should be 1.	(P100CR[3:0])
[S12AD1.	b1	(P100SEL1)	P100 Amplifier Control
ADPGACR]		PGA P100 Amplifier	1 100 Ampliner Control
		Pass-Through Enable	
	b2	(P100ENAMP)	
		PGA P100 Amplifier Enable	
	b3	The write value should be 1.	
	b4		(P101CR[3:0])
	b5	(P101SEL1)	P101 Amplifier Control
		PGA P101 Amplifier	
		Pass-Through Enable	
	b6	(P101ENAMP)	
		PGA P101 Amplifier Enable	
	b7	The write value should be 1.	
	b8		(P102CR[3:0])
	b9	(P102SEL1)	P102 Amplifier Control
		PGA P102 Amplifier	·
		Pass-Through Enable	
	b10	(P102ENAMP)	
		PGA P102 Amplifier Enable	
	b11	The write value should be 1.	
	b12		The write value should be 0.
	b13	The write value should be 0.	
		The write value should be 1	
	b14 b15	The write value should be 1.	_

Register	Bit	RX24T(S12ADF)	RX66T(S12ADH)
ADPGAGS0	P000GAIN[3:0]	PGA P000 Gain Setting	P000 Amplifier Gain Setting
[S12AD.	1 000GAIN[3.0]	1 GA 1 000 Gain Setting	1 000 Ampliner Gain Setting
ADPGAGS0]			When pseudo-differential input is
ADI GAGGO]			disabled (ADPGADCR0.PxDEN
			bit = 0)
			b3 b0
		b3 b0 0 0 0: <b>x</b> 2.000	0 0 0 0: × 2.000
		0 0 0 0. x 2.000 0 0 0 1: x 2.500	0 0 0 1: × 2.500
		0 1 0 0: × 3.077	0 0 1 1: × 3.077
		0 1 0 0. × 3.677 0 1 1 0: × 3.636	0 1 0 1: × 3.636
		0 1 1 0. × 3.636 0 1 1 1: × 4.000	0 1 1 0: × 4.000
		1 0 0 0: × 4.444	0 1 1 1: × 4.444
		Settings other than above are	1 0 0 0: × 5.000
		prohibited.	1 0 1 0: × 6.667
		promotion.	1 0 1 1: × 8.000
			1 1 0 0: × 10.000
			1 1 0 1: × 13.333
			1 1 1 0: × 20.000
			Settings other than above are
			prohibited.
			When pseudo-differential input is
			enabled (ADPGADCR0.PxDEN
			bit = 1 and ADPGACR.PxCR[2]
			bit = 1)
			b3 b0
			0 0 0 1: × 1.500
			1 0 0 0: × 4.000
			1 0 1 1: × 7.000
			1 1 0 1: x 12.333
			Settings other than above are
			prohibited.
	P001GAIN[3:0]	_	P001 Amplifier Gain Setting
	P002GAIN[3:0]	<u> </u>	P002 Amplifier Gain Setting

- · · ·		DV047/04045-1	and the RAZ41 Group
Register	Bit	RX24T(S12ADF)	RX66T(S12ADH)
ADPGAGS0	P100GAIN[3:0]	PGA P100 Gain Setting	P100 Amplifier Gain Setting
[S12AD1.			
ADPGAGS0]			When pseudo-differential input is
			disabled (ADPGADCR0.PxDEN
			bit = 0)
		b3 b0	b3 b0
		0 0 0 0: × 2.000	0 0 0 0: × 2.000
		0 0 0 1: × 2.500	0 0 0 1: × 2.500
		0 1 0 0: × 3.077	0 0 1 1: × 3.077
		0 1 1 0: × 3.636	0 1 0 1: <b>x</b> 3.636
		0 1 1 1: × 4.000	0 1 1 0: × 4.000
		1 0 0 0: × 4.444	0 1 1 1: × 4.444
		Settings other than above are	1 0 0 0: × 5.000
		prohibited.	1 0 1 0: × 6.667
		•	1 0 1 1: × 8.000
			1 1 0 0: × 10.000
			1 1 0 1: x 13.333
			1 1 1 0: × 20.000
			Settings other than above are
			prohibited.
			When pseudo-differential input is
			enabled (ADPGADCR0.PxDEN
			bit = 1 and ADPGACR.PxCR[2]
			bit = 1)
			b3 b0
			0 0 0 1: × 1.500
			1 0 0 0: × 4.000
			1 0 1 1: × 7.000
			1 1 0 1: × 12.333
			Settings other than above are
			prohibited.

Pogisto:	Dia	DV24T/\$42ADE\	DV66T/642ADU\
Register	Bit	RX24T(S12ADF)	RX66T(S12ADH)
ADPGAGS0	P101GAIN[3:0]	PGA P101 Gain Setting	P101 Amplifier Gain Setting
[S12AD1.			
ADPGAGS0]			When pseudo-differential input is
			disabled (ADPGADCR0.PxDEN
			bit = 0)
		b3 b0	b3 b0
		0 0 0 0: <b>x</b> 2.000	0 0 0 0: × 2.000
		0 0 0 1: × 2.500	0 0 0 1: × 2.500
		0 1 0 0: × 3.077	0 0 1 1: x 3.077
		0 1 1 0: × 3.636	0 1 0 1: × 3.636
		0 1 1 1: × 4.000	0 1 1 0: × 4.000
		1 0 0 0: × 4.444	0 1 1 1: <b>x</b> 4.444
		Settings other than above are	1 0 0 0: × 5.000
		prohibited.	1 0 1 0: × 6.667
			1 0 1 1: × 8.000
			1 1 0 0: × 10.000
			1 1 0 1: x 13.333
			1 1 1 0: × 20.000
			Settings other than above are
			prohibited.
			When pseudo-differential input is
			enabled (ADPGADCR0.PxDEN
			bit = 1 and ADPGACR.PxCR[2]
			bit = 1)
			b3 b0
			0 0 0 1: x 1.500
			1 0 0 0: × 4.000
			1 0 1 1: × 7.000
			1 1 0 1: x 12.333
			Settings other than above are
			prohibited.

Register   Bit   RX24T(\$12ADF)   RX66T(\$12ADF)	ting al input is PxDEN
[S12AD1. ADPGAGS0]    When pseudo-differential disabled (ADPGADCR0 bit = 0)	al input is PXDEN
ADPGAGS0]  ADPGAGS0]  When pseudo-differentic disabled (ADPGADCR0 bit = 0)	PXDEN
0 0 0 0: x 2.000 0 0 0 1: x 2.500 0 1 0 0: x 2.500 0 1 0 0: x 3.077 0 1 1 0: x 3.636 0 1 1 1: x 4.000 1 0 0 0: x 4.404 Settings other than above are prohibited.	e are
When pseudo-differentia enabled (ADPGADCR0. bit = 1 and ADPGACR.F bit = 1)    b3	
0 0 0 1: x 1.500   1 0 0 0: x 4.000   1 0 1 1: x 7.000   1 1 0 1: x 12.333   Settings other than above prohibited.   ADCMPCR	al input is PxDEN
ADCMPANSR0 — Control Register  A/D Comparison Function	'e are
	n
Window A Channel Sele Register 0	
ADCMPANSR1 — A/D Comparison Function Window A Channel Selection Register 1	
ADCMPANSER — — A/D Comparison Function Window A Extended Input Register	
ADCMPLR0 — A/D Comparison Function Window A Comparison Condition Setting Regis	on n
ADCMPLR1 — A/D Comparison Function Window A Comparison Condition Setting Regis	er 0

Register	Bit	RX24T(S12ADF)	RX66T(S12ADH)
ADCMPLER	_	_	A/D Comparison Function Window A Extended Input Comparison Condition Setting Register
ADCMPDR0	_	_	A/D Comparison Function Window A Lower Level Setting Register
ADCMPDR1		_	A/D Comparison Function Window A Upper Level Setting Register
ADCMPSR0	_	_	A/D Comparison Function Window A Channel Status Register 0
ADCMPSR1	_	_	A/D Comparison Function Window A Channel Status Register 1
ADCMPSER	_	_	A/D Comparison Function Window A Extended Input Channel Status Register
ADWINMON			A/D Comparison Function Window A/B Status Monitoring Register
ADCMPBNSR	_	_	A/D Comparison Function Window B Channel Select Register
ADWINLLB	_	_	A/D Comparison Function Window B Lower Level Setting Register
ADWINULB	_	_	A/D Comparison Function Window B Upper Level Setting Register
ADCMPBSR	_	_	A/D Comparison Function Window B Channel Status Register
ADPGADCR0	_	_	A/D Programmable Gain Amplifier Differential Input Control Register
ADVMONCR	_	_	A/D Internal Reference Voltage Monitoring Circuit Enable Register
ADVMONO	_	_	A/D Internal Reference Voltage Monitoring Circuit Output Enable Register

### 2.26 D/A Converter

Table 2.54 lists Comparison of Specifications for D/A Converter and Table 2.55 lists Comparison of Registers for D/A Converter.

Table 2.54 Comparison of Specifications for D/A Converter

Item	RX24T(DA, DAa)	RX66T(R12DAb)
Resolution	8 bits	12 bits
Output channels	One channel (chip version A) or Two channels (chip version B)	Two channels
Measure against mutual interference between analog modules	Measure against interference between D/A and A/D conversion     D/A converted data update timing is controlled by the 12-bit A/D converter synchronous D/A conversion enable input signal from the 12-bit A/D converter (unit 2). Therefore, the degradation of A/D conversion accuracy due to interference is reduced by controlling the timing in which the 8-bit D/A converter inrush current occurs, with the enable signal.	Measure against interference between D/A and A/D conversion     D/A converted data update timing is controlled by the 12-bit A/D converter synchronous D/A conversion enable signal from the 12-bit A/D converter (unit 2).     Therefore, the degradation of A/D conversion accuracy due to interference is reduced by controlling the timing in which the 12-bit D/A converter inrush current occurs, with the enable signal.
Low power consumption function	Module stop state can be set.	Module stop state can be set.
Event link function (input)	_	DA0 conversion can be started when an event signal is input.
Destination Selection	_	Outputs to the external pin and to the comparator C are separately controllable.

Table 2.55 Comparison of Registers for D/A Converter

Register	Bit	RX24T(DA, DAa)	RX66T(R12DAb)
DACR	DAE	_	D/A Enable
DADSELR	_	_	D/A Destination Select Register

### 2.27 Comparator C

Table 2.56 lists Comparison of Specifications for Comparator C and Table 2.57 lists Comparison of Registers for Comparator C.

Table 2.56 Comparison of Specifications for Comparator C

Item	RX24T(CMPC)	RX66T(CMPC)
Number of channels	Four (comparator C0 to comparator C3)	Six (comparator C0 to comparator C5)
Analog input voltages	Input voltage to the CMPCnm pin	Input voltage from the CMPCnm pin
	(n = channel number; m = 0 to 3)	(n = channel number; m = 0 to 3)
Reference input voltage	[Chip version A] Input voltage to the CVREFC0/CVREFC1 pin or on-chip D/A converter 0 output voltage	Either of the output voltage from the on-chip D/A converter 0 or D/A converter 1, or the input voltage from the CVREFC0 or CVREFC1 pin
	[Chip version B] Output voltage from on-chip D/A converter 0 or on-chip D/A converter 1	Either of the output voltage from the on-chip D/A converter 0 or D/A converter 1, or the input voltage from the CVREFC0 or CVREFC1 pin
Comparison result	The comparison result can be output externally.	The comparison result can be output externally.
Digital filter function	<ul> <li>One of three sampling periods can be selected.</li> <li>The filter function can also be disabled.</li> <li>A noise-filtered signal can be used to generate the interrupt request output, POE source output, and GPT internal trigger source output, and the signal can be used to read the comparison result via registers.</li> </ul>	<ul> <li>One of three sampling periods can be selected.</li> <li>The filter function can also be disabled.</li> <li>A noise-filtered signal can be used to generate the interrupt request output, event output to the ELC, and POE source output, and the signal can be used to read the comparison result via registers.</li> </ul>
Interrupt request	<ul> <li>An interrupt request is generated upon detecting a valid edge of the comparison result.</li> <li>Rising edge, falling edge, or both edges of the comparison result can be selected.</li> </ul>	<ul> <li>An interrupt request is generated upon detecting a valid edge of the comparison result.</li> <li>A valid edge can be selected from a rising or a falling edge or both edges.</li> </ul>
Low power consumption function	Module stop state can be set.	Module stop state can be set.

Item	RX24T(CMPC)	RX66T(CMPC)
Precautions when the	The programmable gain amplifier (PGA) and	The programmable gain amplifier (PGA) and
12-bit A/D converter is	12-bit A/D converter are controlled by the	12-bit A/D converter are controlled by the
in the module-stop state	same module-stop signal, so PGA output for	same module-stop signal, so PGA output for
	the following pins cannot be compared when	the following pins cannot be compared when
	the 12-bit A/D converter is in the module-stop	the 12-bit A/D converter is in the module-stop
	state.	state.
	PGA output for AN000 pin	PGA output for AN000 pin
	PGA output for AN100 pin	PGA output for AN001 pin
	PGA output for AN101 pin	PGA output for AN002 pin
	PGA output for AN102 pin	PGA output for AN100 pin
		PGA output for AN101 pin
		PGA output for AN102 pin
	The comparison for the following analog input pins is possible since they are directly connected to the comparator.	The comparison for the following analog input pins is not possible.  • AN000 pin
	• AN000 pin	• AN001 pin
	• AN100 pin	• AN002 pin
	AN101 pin	• AN100 pin
	• AN102 pin	• AN101 pin
		• AN102 pin

Table 2.57 Comparison of Registers for Comparator C

Register	Bit	RX24T(CMPC)	RX66T(CMPC)
CMPSEL0	CMPSEL[3:0]	Comparator Input Select	Comparator Input Select
CMPSELO	CMPSEL[3:0]	Comparator Input Select  Comparator C0  b3 b0  0 0 0 0: No input  0 0 1: CMPC00 selected  0 1 0: CMPC02 selected  1 0 0 0: CMPC03 selected  Settings other than above are prohibited.  Comparator C1  b3 b0  0 0 0 0: No input  0 0 0 1: CMPC10 selected  0 1 0: CMPC11 selected  0 1 0 0: CMPC12 selected  1 0 0 0: CMPC13 selected  Settings other than above are prohibited.  Comparator C2  b3 b0  0 0 0 0: No input  0 0 0 1: CMPC20 selected  0 1 0: CMPC21 selected  1 0 0 0: CMPC21 selected  5 b1  0 0 0 0: No input  0 0 0 1: CMPC20 selected  0 1 0: CMPC21 selected  1 0 0: CMPC23 selected  1 0 0: CMPC23 selected  5 cettings other than above are prohibited.  Comparator C3  b3 b0  0 0 0: CMPC33 selected  0 1 0: CMPC31 selected  0 1 0: CMPC31 selected  5 cettings other than above are prohibited.  Comparator C3  b3 b0  0 0 0 0: No input  0 0 0 1: CMPC31 selected  0 1 0: CMPC31 selected  Settings other than above are prohibited.	Comparator Input Select  Comparator C0  Comparator C0  Comparator C0  Comparator C0  Comparator C1  Comparator C2  Comparator C1  Comparator C2  Comparator C2  Comparator C2  Comparator C2  Comparator C2  Comparator C3  Comparator C4  Comparator
			prohibited.

			and the KA241 Group
Register	Bit	RX24T(CMPC)	RX66T(CMPC)
CMPSEL0	CMPSEL[3:0]		Comparator C5
			b3 b0
			0 0 0 0: No input
			0 0 0 1: CMPC50 selected
			0 0 1 0: CMPC51 selected
			0 1 0 0: CMPC52 selected
			1 0 0 0: CMPC53 selected
			Settings other than above are
			prohibited.
CMPSEL1	CVRS[1:0](RX2	Reference Input Voltage Select	Reference Input Voltage Select
	4T)		·
	CVRS[3:0](RX6	[Chip version A]	
	6T)	Comparator C0	
	,	·	h2 h2
		b1 b0 0 0: No input	b3 b0 0 0 0 0: No input
		'	'
		0 1: Input voltage to the CVREFC0 pin selected as reference input	0 0 0 1: On-chip D/A converter 1 output voltage selected as reference
		voltage	input voltage
		1 0: On-chip D/A converter 0 output	·
		voltage selected as reference	0 0 1 0: On-chip D/A converter 0 output voltage selected as reference
		input voltage	input voltage
		Settings other than above are	, ,
		prohibited.	0 1 0 0: Input voltage to the CVREFC1 pin selected as reference input
		profibited.	voltage
			1 0 0 0: Input voltage to the CVREFC0
			pin selected as reference input
			voltage
			Settings other than above are
			prohibited.
			·
		Comparator C1 to comparator C3	b3 b0
		b1 b0	0 0 0 0: No input
		0 0: No input	0 0 0 1: On-chip D/A converter 1 output
		0 1: Input voltage to the CVREFC1	voltage selected as reference
		pin selected as reference input	input voltage
		voltage	0 0 1 0: On-chip D/A converter 0 output
		1 0: On-chip D/A converter 0 output	voltage selected as reference
		voltage selected as reference	input voltage
		input voltage	0 1 0 0: Input voltage to the CVREFC1
		Settings other than above are	pin selected as reference input
		prohibited.	voltage
			1 0 0 0: Input voltage to the CVREFC0
			pin selected as reference input
			voltage
			Settings other than above are
			prohibited.
L	1	ı	i ·

### **RX66T Group, RX24T Group**

Register	Bit	RX24T(CMPC)	RX66T(CMPC)
CMPSEL1	CVRS[1:0](RX2	[Chip version B]	
	4T) CVRS[3:0](RX6	b1 b0	b3 b0
	6T)	0 0: No input     1: On-chip D/A converter 1 output     voltage selected as reference input     voltage     1 0: On-chip D/A converter 0 output     voltage selected as reference input     voltage     Settings other than above are prohibited.	0 0 0 0: No input 0 0 0 1: On-chip D/A converter 1 output voltage selected as reference input voltage 0 0 1 0: On-chip D/A converter 0 output voltage selected as reference input voltage 0 1 0 0: Input voltage to the CVREFC1 pin selected as reference input voltage 1 0 0 0: Input voltage to the CVREFC0 pin selected as reference input voltage Settings other than above are prohibited.

### 2.28 Data Operation Circuit

Table 2.58 lists Comparison of Specifications for Data Operation Circuit.

Table 2.58 Comparison of Specifications for Data Operation Circuit

Item	RX24T(DOC)	RX66T(DOC)
Data operation function	16-bit data comparison, addition, and	16-bit data comparison, addition, and
	subtraction	subtraction
Lower power consumption	Module stop state can be set.	Module stop state can be set.
function		
Interrupts	The compared values either match or mismatch	The compared values either match or mismatch
	The result of data addition is greater than FFFFh	The result of data addition is greater than FFFFh
	The result of data subtraction is less than 0000h	The result of data subtraction is less than 0000h
Event link function (output)	_	The compared values either match or mismatch
		The result of data addition is greater than FFFFh
		The result of data subtraction is less than 0000h

### 2.29 RAM

Table 2.59 lists Comparison of RAM Specifications and Table 2.60 lists Comparison of RAM Registers.

Table 2.59 Comparison of RAM Specifications

		RX66T		
Item	RX24T(RAM)	Without ECC Error Correction (RAM)	With ECC Error Correction (ECCRAM)	
Capacity	32 Kbytes, 16 Kbytes	64 Kbytes, 128 Kbytes	16 Kbytes	
Memory bus	Memory bus 1	Memory bus 1	Memory bus 3	
Access	<ul> <li>Single-cycle access is possible for both reading and writing.</li> <li>On-chip RAM can be enabled</li> </ul>	<ul> <li>Single-cycle access is possible for both reading and writing.</li> <li>Enabling or disabling of the</li> </ul>		
	or disabled.	RAM is selectable.		
			Enabling or disabling of the ECC function is selectable.  [When MEMWAIT is set to 0]  The ECC function is disabled: Access takes	
			two cycles whether for reading or writing.  • The ECC function is enabled (when no error	
			has occurred): Access takes two cycles whether for reading or writing.	
			The ECC function is enabled (when an error has occurred): Access takes three cycles whether for reading or writing.	
			<ul> <li>[When MEMWAIT is set to 1]</li> <li>The ECC function is disabled: Access takes three cycles whether for reading or writing.</li> </ul>	
			The ECC function is enabled (when no error has occurred): Reading takes three cycles and writing takes four cycles.	
			The ECC function is enabled (when an error has occurred): Access takes five cycles whether for reading or writing.	
Address	RAM capacity: 32 Kbytes		00FF C000h to 00FF FFFFh	
	0000 0000h to 0000 7FFFh			
	RAM capacity: 16 Kbytes			
	0000 0000h to 0000 3FFFh	- DAM consoit :: C4 Kb: 4		
		RAM capacity: 64 Kbytes     0000 0000h to 0000 FFFh		
		RAM capacity: 128 Kbytes		
		0000 0000h to 0001 FFFFh		
Data retention function	_	Not available in deep software	standby mode	

		RX66T		
Item	RX24T(RAM)	Without ECC Error Correction (RAM)	With ECC Error Correction (ECCRAM)	
Low power consumption function	The module stop state is selectable for RAM0.	Transition to the module stop s the RAM and ECCRAM.	state is separately possible for	
Error checking	_	Detection of 1-bit errors	ECC Error Correction:     Correction of 1-bit errors     and detection of 2-bit     errors	
		A non-maskable interrupt or interrupt is generated in response to an error.	A non-maskable interrupt or interrupt is generated in response to an error.	

### Table 2.60 Comparison of RAM Registers

Register	Bit	RX24T(RAM)	RX66T(RAM,ECCRAM)
ECCRAMMODE	_	_	ECCRAM Operating Mode Control
			Register
ECCRAM2STS	_	_	ECCRAM 2-Bit Error Status
			Register
ECCRAM1STSEN	_	_	ECCRAM 1-Bit Error Information
			Update Enable Register
ECCRAM1STS	_	_	ECCRAM 1-Bit Error Status
			Register
ECCRAMPRCR	_	_	ECCRAM Protection Register
ECCRAM2ECAD	_	_	ECCRAM 2-Bit Error Address
			Capture Register
ECCRAM1ECAD	_	_	ECCRAM 1-Bit Error Address
			Capture Register
ECCRAMPRCR2	_	_	ECCRAM Protection Register 2
ECCRAMETST	_	_	ECCRAM Test Control Register
RAMMODE	_	_	RAM Operating Mode Control
			Register
RAMSTS	_	_	RAM Error Status Register
RAMECAD	_	_	RAM Error Address Capture
			Register
RAMPRCR	_	_	RAM Protection Register

### 2.30 Flash Memory

Table 2.61 lists Comparison of Specifications for Flash Memory and Table 2.62 lists Comparison of Registers for the Flash Memory.

Table 2.61 Comparison of Specifications for Flash Memory

lt a ma	RX	24T	RX	66T
Item	ROM	E2 DataFlash	Code Flash Memory	Data Flash Memory
Memory capacity	User area:     512 Kbytes, 384     Kbytes, 256 Kbytes,     128 Kbytes	Data area: 8 Kbytes	<ul> <li>User area:</li> <li>1 Mbyte, 512 Kbytes,</li> <li>256 Kbytes</li> <li>User boot area:</li> <li>32 Kbytes</li> </ul>	Data area: 32 Kbytes
ROM cache	Cache size: 2 Kbytes		<ul> <li>Capacity: 8 Kbytes</li> <li>Mapping method: direct mapping</li> <li>Line size: 16 bytes</li> </ul>	_
Read cycle	No ROM wait cycles when ICLK ≤ 32 MHz, ROM wait cycle when ICLK > 32 MHz		While ROM cache operation is enabled: When the cache is hit, one cycle; When the cache is missed,     One to two cycles if ICLK ≤ 120 MHz     Two to three cycles if ICLK > 120 MHz      When ROM cache operation is disabled:     One cycle if ICLK ≤ 120 MHz     Two cycles if ICLK > 120 MHz      Two cycles if ICLK > 120 MHz	A read operation takes eight cycles of FCLK in word or byte access
Value after erasure	FFh	FFh	FFh	Undfined
Interrupt	An interrupt (FRDYI) is generated upon completion of software command processing or forced stop processing.		<ul> <li>A flash ready interrupt request (FRDYI) is generated upon completion of FACI command execution.</li> <li>An interrupt or a code flash memory access error interrupt</li> </ul>	<ul> <li>A flash ready interrupt request (FRDYI) is generated upon completion of FACI command execution.</li> <li>An interrupt or a data flash memory access error interrupt</li> </ul>
			(FIFERR) is generated when the flash sequencer transitions to the command-lock state.	(FIFERR) is generated when the flash sequencer transitions to the command-lock state.

	RX24T ROM E2 DataFlash		RX6	
Item			Code Flash Memory	Data Flash Memory
Programming /erasing method	The following commands are implemented: Program, blank check, block erase, all-block erase  The following commands are implemented for			cer (FCU) is incorporated flash memory.
	programming the extra Start-up area informati window information pro	area: on program, access	memory/data flash mer FACI commands speci command issuing area	mory is handled by the fied in the FACI
			Programming/erasure flash-memory program (serial programming)	through transfer by a mer via a serial interface
			Programming/erasure of program (self-program)	of flash memory by a user ming)
Security function	Protects against illicit tampering with or reading out of data in flash memory		Protects against illicit tan out of data in flash memo	
Protection function	Protects against erroneous rewriting of the flash memory		Protects against erroneous memory	us rewriting of the flash
Trusted memory (TM) function	_		Protects against illicit rea the code flash memory	ding of blocks 8 and 9 in
Background operation (BGO)	Programs on the ROM can be executed while rewriting the E2 DataFlash.		The user area can be rebeing programmed or expenses.	ead while the data area is erased.
Units of programming and erasure	Units of programming for the user area:     8 bytes	Unit of programming for the data area:     1 bytes	Units of programming for the user area or user boot area: 256 bytes	Unit of programming for the data area:     4 bytes
	Units of erasure for the user area: Block units	Unit of erasure for the data area: Block units	Units of erasure for the user area: Block units	Unit of erasure for the data area: Block units
Other functions	_		Interrupts can be accepted self-programming.	ed during

11	RX	24T	RX	66T
Item	ROM	E2 DataFlash	Code Flash Memory	ROM
On-board programming (Serial programming/	Channel 1 of the serial communications		Programming/erasure in interface)  • The asynchronous seriused.	·
Self-program	<ul><li>communication.</li><li>The transfer rate is adj</li></ul>	usted automatically	. The transfer rate is adi	usted sutematically
ming)	The transfer rate is adj     The user area and data		<ul><li>The transfer rate is adj</li><li>The user boot area car erased.</li></ul>	•
	Boot mode (FINE interface	ce)	Programming/erasure in interface)	boot mode (for the FINE
	The FINE is used.		FINE is used.	
	The user area and data	a area are rewritable.		
			Programming/erasure in interface)  • USBb is used.	boot mode (for the USB
			<ul> <li>Dedicated hardware is connection to a PC is p</li> </ul>	
			Programming/erasure in Able to create original user's making.	
	Self-programming in single-chip mode  The user area and data area are rewritable using the flash rewrite routine in the user program.		Programming/erasure by     This allows user area/o     and erasure without re-	data area programming
Off-board programming (Programmin g and Erasure by Parallel Programmer)	The user area and data a a flash programmer (serial programmer) compatible	al programmer or parallel	Programming and erasure of the user area and user boot area by using a parallel programmer is possible.	Programming or erasure of the data area by a parallel programmer is not possible.
Unique ID	A 16-byte ID code provid	ed for each MCU	A 12-byte ID code provid	ed for each MCU

Table 2.62 Comparison of Registers for the Flash Memory

Register	Bit	RX24T	RX66T
DFLCTL	_	E2 DataFlash Control Register	_
FENTRYR	FENTRY0(RX24T) FENTRYC(RX66T)	ROM P/E Mode Entry 0	Code Flash Memory P/E Mode Entry
	FEKEY[7:0](RX24T) KEY[7:0](RX66T)	Key Code	Key Code
FPR	_	Protection Unlock Register	_
FPSR	_	Protection Unlock Status Register	_
FPMCR	_	Flash P/E Mode Control Register	_
FISR	_	Flash Initial Setting Register	_
FRESETR	_	Flash Reset Register	_
FASR	_	Flash Area Select Register	_
FCR	_	Flash Control Register	_
FEXCR	_	Flash Extra Area Control Register	_
FSARH	_	Flash Processing Start Address Register H	_
FSARL	_	Flash Processing Start Address Register L	_
FEARH	_	Flash Processing End Address Register H	_
FEARL		Flash Processing End Address Register L	_
FWBn	_	Flash Write Buffer n Register (n = 0 to 3)	_
FSTATR0	ERERR (RX24T)	Erase Error Flag (b0)	Erasure Error Flag (b13)
(RX24T)	ERSERR (RX66T)	-	
FSTATR	PRGERR	Program Error Flag (b1)	Programming Error Flag (b12)
(RX66T)	BCERR	Blank Check Error Flag	_
	ILGLERR	Illegal Command Error Flag (b4)	Illegal Error Command Flag (b14)
	EILGLERR	Extra Area Illegal Command Error Flag	_
	FLWEERR	_	Flash Write/Erase Protect Error Flag
	PRGSPD	_	Programming Suspend Status Flag
	ERSSPD	_	Erasure Suspend Status Flag
	DBFULL	_	Data Buffer Full Flag
	SUSRDY	_	Suspend Ready Flag
	FRDY	_	Flash Ready Flag
FSTATR1	_	Flash Status Register 1	_
FEAMH	_	Flash Error Address Monitor Register H	_
FEAML	_	Flash Error Address Monitor Register L	_
FSCMR	_	Flash Start-Up Setting Monitor Register	_
FAWSMR	_	Flash Access Window Start Address Monitor Register	_
FAWEMR	_	Flash Access Window End Address Monitor Register	_
UIDRn	_	Unique ID Register n (n = 0 to 3)	Unique ID Register n (n = 0 to 2)

### **RX66T Group, RX24T Group**

	_		<u>.</u>
Register	Bit	RX24T	RX66T
NCRGn	_	_	Non-Cacheable Area n Address
			Register
			(n = 0, 1)
NCRCn	_	_	Non-Cacheable Area n Setting
			Register
			(n = 0, 1)
FWEPROR	_	_	Flash P/E Protect Register
FASTAT	_	_	Flash Access Status Register
FAEINT	_	_	Flash Access Error Interrupt Enable
			Register
FRDYIE	_	_	Flash Ready Interrupt Enable
			Register
FSADDR	_	_	FACI Command Processing Start
			Address Register
FEADDR	_	_	FACI Command Processing End
			Address Register
FPROTR	_	_	Flash Protection Register
FSUINITR	_	_	Flash Sequencer Set-Up
			Initialization Register
FLKSTAT	_	_	Lock Bit Status Register
FCMDR	_	_	FACI Command Register
FPESTAT	_	_	Flash P/E Status Register
FBCCNT	_	_	Data Flash Blank Check Control
			Register
FBCSTAT	_	_	Data Flash Blank Check Status
			Register
FPSADDR	_	_	Data Flash Programming Start
			Address Register
FCPSR	_		Flash Sequencer Processing
			Switching Register
FPCKAR	_	_	Flash Sequencer Processing Clock
			Frequency Notification Register

### 3. Comparison of Pin Functions

This section describes comparison of pin functions as well as comparison of pins for power supply, clocks, and system control. The item which exists only in either of the Group is indicated by blue text. The item which exists in both Groups with different specifications is indicated by red text. Black text indicates there is no differences in specifications of the item between Groups.

## 3.1 100-Pin Package (RX24T: Chip Version B, RX66T: With PGA Pseudo-Differential Input and USB Pins)

Table 3.1 lists Comparison of Pin Functions for 100-Pin Packages (RX24T: Chip Version B, RX66T: With PGA Pseudo-Differential Input and USB Pins).

Table 3.1 Comparison of Pin Functions for 100-Pin Packages (RX24T: Chip Version B, RX66T: With PGA Pseudo-Differential Input and USB Pins)

400 51	RX24T	RX66T
100 Pins	(Chip Version B)	(with PGA pseudo-differential input and USB pins)
1	PE5/IRQ0	PE5/BCLK/MTIOC9D/MTIOC9D#/GTIOC3A/ GTETRGB/GTIOC3A#/GTETRGD/SCK9/
		CTS9#/RTS9#/SS9#/IRQ0/ADST0
2	P02/MTIOC9D/MTIOC9D#/CTS1#/RTS1#/	EMLE
	SS1#/IRQ5/ADST0	
3	VSS	VSS
4	P00/IRQ2/ADST1	UB/P00/A11/MTIOC9A/MTIOC9A#/CACREF/ RXD9/SMISO9/SSCL9/RXD12/SMISO12/
		SSCL12/RXDX12/IRQ2/ADST1/COMP0
5	VCL	VCL
6	MD/FINED	MD/FINED
7	P01/POE12#/IRQ4/ADST2	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/POE12#/ TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12/IRQ4/ADST2/ COMP1
8	PE4/MTCLKC/MTCLKC#/POE10#/IRQ1	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/POE10#/ SCK9/IRQ1
9	PE3/MTCLKD/MTCLKD#/POE11#/IRQ2	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/POE11#/ CTS9#/RTS9#/SS9#/IRQ2_DS
10	RES#	RES#
11	XTAL/P37	XTAL/P37
12	VSS	VSS
13	EXTAL/P36	EXTAL/P36
14	VCC	VCC
15	PE2/POE10#/NMI	UPSEL/PE2/POE10#/NMI
16	PE1/MTIOC9D/MTIOC9D#/TMO5/CTS5#/ RTS5#/SS5#/SSLA3	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/ TMO5/CTS5#/RTS5#/SS5#/CTS12#/ RTS12#/SS12#/SSLA3/IRQ15
17	PE0/MTIOC9B/MTIOC9B#/TMCI1/TMCI5/ RXD5/SMISO5/SSCL5/SSLA2	PE0/WR1#/BC1#/WAIT#/MTIOC9B/ MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/ SSCL5/SSLA2/CRX0/USB0_OVRCURB/IRQ7
18	PD7/MTIOC9A/MTIOC9A#/TMRI1/TMRI5/ GTIOC3A/GTIOC3A#/TXD5/SMOSI5/ SSDA5/SSLA1	TRST#/PD7/MTIOC9A/MTIOC9A#/ GTIOC0A/GTIOC3A/GTIOC0A#/ GTIOC3A#/TMRI1/TMRI5/TXD5/SMOSI5/ SSDA5/SSLA1/CTX0/IRQ8

		and the RA241 Grou
100 Pins	RX24T	RX66T
100 Pins	(Chip Version B)	(with PGA pseudo-differential input and USB pins)
19	PD6/MTIOC9C/MTIOC9C#/TMO1/	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/
	GTIOC3B/GTIOC3B#/CTS1#/RTS1#/SS1#/	GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/
	SSLA0/IRQ5/ADST0	CTS1#/RTS1#/SS1#/CTS11#/RTS11#/
	33LAU/INQ3/AD310	SS11#/SSLA0/IRQ5/ADST0
20	PD5/TMRI0/TMRI6/GTECLKA/RXD1/	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/
20		TMRI0/TMRI6/RXD1/SMISO1/SSCL1/
	SMISO1/SSCL1/IRQ3	RXD11/SMISO11/SSCL11/IRQ6
0.4		· · · · · · · · · · · · · · · · · · ·
21	PD4/TMCI0/TMCI6/GTECLKB/SCK1/IRQ2	TCK/PD4/GTIOC1B/GTETRGB/
		GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ2
22	PD3/TMO0/GTECLKC/TXD1/SMOSI1/	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/
	SSDA1	TMO0/TXD1/SMOSI1/SSDA1/TXD11/
		SMOSI11/SSDA11
23	PD2/TMCI1/TMO4/GTIOC0A/GTIOC0A#/	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/
	SCK5/MOSIA	GTIOC2B#/GTIOC0A#/TMCI1/TMO4/
		SCK5/SCK8/MOSIA/USB0_VBUS
24	PD1/TMO2/GTIOC0B/GTIOC0B#/MISOA	USB0 DM
25	PD0/TMO6/GTIOC1A/GTIOC1A#/RSPCKA	USB0 DP
26	PB7/GTIOC1B/GTIOC1B#/SCK5	VCC USB
27	PB6/GTIOC2A/GTIOC2A#/RXD5/SMISO5/	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/
21	SSCL5/IRQ5	RXD5/SMISO5/SSCL5/RXD11/SMISO11/
	SSCL3/IRQ3	SSCL11/RXD12/SMISO12/SSCL12/
		RXDX12/CRX0/USB0_OVRCURA/IRQ2
	DD5/071000D/071000D#/TVD5/0M0015/	
28	PB5/GTIOC2B/GTIOC2B#/TXD5/SMOSI5/	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/
	SSDA5	TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/
		SSDA11/TXD12/SMOSI12/SSDA12/
		TXDX12/SIOX12/CTX0/USB0_VBUSEN
29	VCC	VCC
30	PB4/POE8#/GTETRG/GTECLKD/CTS5#/	PB4/A1/GTETRGA/GTETRGB/GTETRGC/
	RTS5#/SS5#/IRQ3	GTETRGD/POE8#/CTS5#/RTS5#/SS5#/
		SCK11/CTS11#/RTS11#/SS11#/
		USB0_OVRCURB/IRQ3_DS
31	VSS	VSS/VSS_USB
32	PB3/MTIOC0A/MTIOC0A#/CACREF/SCK6/	PB3/A7/MTIOC0A/MTIOC0A#/CACREF/
	RSPCKA	SCK6/RSPCKA/IRQ9
33	PB2/MTIOC0B/MTIOC0B#/TMRI0/ADSM0/	PB2/A6/MTIOC0B/MTIOC0B#/GTADSM0/
	TXD6/SMOSI6/SSDA6/SDA0	TMRI0/TXD6/SMOSI6/SSDA6/SDA/ADSM0
34	PB1/MTIOC0C/MTIOC0C#/TMCI0/ADSM1/	PB1/A5/MTIOC0C/MTIOC0C#/GTADSM1/
04	RXD6/SMISO6/SSCL6/SCL0	TMCI0/RXD6/SMISO6/SSCL6/SCL/IRQ4/
	KAD0/31VII3O0/33CL0/3CL0	ADSM1
35	PB0/MTIOC0D/MTIOC0D#/TMO0/TXD6/	PB0/A0/A4/BC0#/MTIOC0D/MTIOC0D#/
33	SMOSI6/SSDA6/MOSIA/ADTRG2#	TMO0/TXD6/SMOSI6/SSDA6/CTS11#/
	3WO310/33DA0/WO31A/AD1KG2#	RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
20		
36	PA5/MTIOC1A/MTIOC1A#/TMCI3/RXD6/	PA5/A3/MTIOC1A/MTIOC1A#/TMCI3/
	SMISO6/SSCL6/MISOA/IRQ1/ADTRG1#	RXD6/SMISO6/SSCL6/RXD8/SMISO8/
	DA ANATIO CADA TICO ADATE CONTRACTOR CONTRAC	SSCL8/MISOA/IRQ1/ADTRG1#
37	PA4/MTIOC1B/MTIOC1B#/TMCI7/SCK6/	PA4/A2/MTIOC1B/MTIOC1B#/TMCI7/
	RSPCKA/ADTRG0#	SCK6/TXD8/SMOSI8/SSDA8/RSPCKA/
		ADTRG0#
38	PA3/MTIOC2A/MTIOC2A#/TMRI7/	PA3/A1/MTIOC2A/MTIOC2A#/GTADSM0/
	GTADSM0/SSLA0	TMRI7/TXD9/SMOSI9/SSDA9/SCK8/SSLA0
39	PA2/MTIOC2B/MTIOC2B#/TMO7/	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/
- 55		
33	GTADSM1/CTS6#/RTS6#/SS6#/SSLA1	GTADSM1/TMO7/CTS6#/RTS6#/SS6#/

		and the RX241 Grou
100 Pins	RX24T	RX66T
100 1 1113	(Chip Version B)	(with PGA pseudo-differential input and USB pins)
40	PA1/MTIOC6A/MTIOC6A#/TMO4/SSLA2/	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/
	CRXD0/ADTRG0#	SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/
		SSLA2/CRX0/USB0_ID/USB0_OVRCURA/
		IRQ14_DS/ADTRG0#
41	PA0/MTIOC6C/MTIOC6C#/TMO2/SSLA3/	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/
	CTXD0	TXD11/SMOSI11/SSDA11/SSLA3/CTX0/
	1400	USB0_EXICEN/USB0_VBUSEN
42	VCC	VCC
43	P96/POE4#/IRQ4	P96/CS0#/WAIT#/GTETRGA/GTETRGB/
		GTETRGC/GTETRGD/POE4#/CTS8#/ RTS8#/SS8#/IRQ4_DS
44	VSS	VSS
45	P95/MTIOC6B/MTIOC6B#	P95/MTIOC6B/MTIOC6B#/GTIOC4A/
45	P95/WTTOC6B/WTTOC6B#	GTIOC7A/GTIOC4A#/GTIOC7A#
46	P94/MTIOC7A/MTIOC7A#	P94/MTIOC7A/MTIOC7A#/GTIOC5A/
40	P94/WITIOC/A/WITIOC/A#	GTIOC8A/GTIOC5A#/GTIOC8A#
47	P93/MTIOC7B/MTIOC7B#	P93/MTIOC7B/MTIOC7B#/GTIOC6A/
47	F 95/WITIOC1 B/WITIOC1 B#	GTIOC9A/GTIOC6A#/GTIOC9A#
48	P92/MTIOC6D/MTIOC6D#	P92/MTIOC6D/MTIOC6D#/GTIOC4B/
40	1 32/W11000D/W11000D#	GTIOC7B/GTIOC4B#/GTIOC7B#
49	P91/MTIOC7C/MTIOC7C#	P91/MTIOC7C/MTIOC7C#/GTIOC5B/
10	1 6 1/MTTGGT G/MTTGGT G/I	GTIOC8B/GTIOC5B#/GTIOC8B#
50	P90/MTIOC7D/MTIOC7D#	P90/MTIOC7D/MTIOC7D#/GTIOC6B/
00	1 60/11116 61 5/11116 61 5/11	GTIOC9B/GTIOC6B#/GTIOC9B#
51	P76/MTIOC4D/MTIOC4D#/GTIOC2B/	P76/D0[A0/D0]/MTIOC4D/MTIOC4D#/
	GTIOC2B#	GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
52	P75/MTIOC4C/MTIOC4C#/GTIOC1B/	P75/D1[A1/D1]/MTIOC4C/MTIOC4C#/
	GTIOC1B#	GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
53	P74/MTIOC3D/MTIOC3D#/GTIOC0B/	P74/D2[A2/D2]/MTIOC3D/MTIOC3D#/
	GTIOC0B#	GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
54	P73/MTIOC4B/MTIOC4B#/GTIOC2A/	P73/D3[A3/D3]/MTIOC4B/MTIOC4B#/
	GTIOC2A#	GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
55	P72/MTIOC4A/MTIOC4A#/GTIOC1A/	P72/D4[A4/D4]/MTIOC4A/MTIOC4A#/
	GTIOC1A#	GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
56	P71/MTIOC3B/MTIOC3B#/GTIOC0A/	P71/D5[A5/D5]/MTIOC3B/MTIOC3B#/
	GTIOC0A#	GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#
57	P70/POE0#/IRQ5	P70/D6[A6/D6]/GTETRGA/GTETRGB/
		GTETRGC/GTETRGD/POE0#/CTS9#/
		RTS9#/SS9#/IRQ5_DS
58	P33/MTIOC3A/MTIOC3A#/MTCLKA/	P33/D7[A7/D7]/MTIOC3A/MTCLKA/
	MTCLKA#/TMO0/SSLA3	MTIOC3A#/MTCLKA#/GTIOC3B/
		GTIOC3B#/TMO0/SSLA3/IRQ13_DS
59	P32/MTIOC3C/MTIOC3C#/MTCLKB/	P32/D8[A8/D8]/MTIOC3C/MTCLKB/
	MTCLKB#/TMO6/SSLA2	MTIOC3C#/MTCLKB#/GTIOC3A/
	VCC	GTIOC3A#/TMO6/SSLA2/IRQ12_DS
60	VCC	VCC
61	P31/MTIOC0A/MTIOC0A#/MTCLKC/	P31/D9[A9/D9]/MTIOC0A/MTCLKC/ MTIOC0A#/MTCLKC#/TMRI6/SSLA1/IRQ6
	MTCLKC#/TMRI6/SSLA1/IRQ6	•
62	VSS	VSS
63	P30/MTIOC0B/MTIOC0B#/MTCLKD/	P30/D10[A10/D10]/MTIOC0B/MTCLKD/
	MTCLKD#/TMCI6/SSLA0/IRQ7/COMP3	MTIOC0B#/MTCLKD#/TMCI6/SCK8/ CTS8#/RTS8#/SS8#/SSLA0/IRQ7/COMP3
64	D24/MTIC51/MTIC51/#/TMC12/TMC6/	P27/CS3#/MTIOC1A/MTIOC0C/
04	P24/MTIC5U/MTIC5U#/TMCI2/TMO6/	MTIOC1A#/MTIOC0C#/POE9#/IRQ15
	RSPCKA/COMP0/DA0	IVITIOU IAM/IVITIOUUUM/FULUM/II/QIJ

_		
100 Pins	RX24T	RX66T
	(Chip Version B)	(with PGA pseudo-differential input and USB pins)
65	P23/MTIC5V/MTIC5V#/TMO2/CACREF/	P24/D11[A11/D11]/MTIC5U/MTIC5U#/
	MOSIA/COMP1/DA1	TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/ RSPCKA/IRQ4/COMP0
66	P22/MTIC5W/MTIC5W#/TMRI2/TMO4/	P23/D12[A12/D12]/MTIC5V/MTIC5V#/
	MISOA/ADTRG2#/COMP2	TMO2/CACREF/TXD8/SMOSI8/SSDA8/
	WIGOT THE THE ZIM COMIT Z	TXD12/SMOSI12/SSDA12/TXDX12/
		SIOX12/MOSIA/CTX0/IRQ11/COMP1
67	P21/MTCLKA/MTCLKA#/MTIOC9A/	P22/D13[A13/D13]/MTIC5W/MTCLKD/
	MTIOC9A#/TMCI4/IRQ6/ADTRG1#/AN116	MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/
		TMO4/RXD8/SMISO8/SSCL8/RXD12/
		SMISO12/SSCL12/RXDX12/MISOA/CRX0/
00	DOO! NATOL KD INTOLKD WATLOOO!	IRQ10/ADTRG2#/COMP2
68	P20/MTCLKB/MTCLKB#/MTIOC9C/	P21/D14[A14/D14]/MTIOC9A/MTCLKA/ MTIOC9A#/MTCLKA#/TMCI4/TXD8/
	MTIOC9C#/TMRI4/IRQ7/ADTRG0#/AN016	SMOSI8/SSDA8/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/MOSIA/
		IRQ6_DS/AN217/ADTRG1#/COMP5
69	P65/AN205	P20/D15[A15/D15]/MTIOC9C/MTCLKB/
		MTIOC9C#/MTCLKB#/TMRI4/CTS8#/
		RTS8#/SS8#/SCK8/RSPCKA/IRQ7_DS/
		AN216/ADTRG0#/COMP4
70	P64/AN204	P65/A12/IRQ9/AN211/CMPC53/DA1
71	AVCC2	P64/A13/IRQ8/AN210/CMPC33/DA0
72	VREF	AVCC2
73	AVSS2	AVSS2
74	P63/AN203/IRQ7	P63/A12/A14/IRQ7/AN209/CMPC23
75	P62/AN202/IRQ6	P62/A13/A15/IRQ6/AN208/CMPC43
76	P61/AN201/IRQ5	P61/A14/A16/IRQ5/AN207/CMPC13
77	P60/AN200/IRQ4	P60/A15/A17/IRQ4/AN206/CMPC03
78 79	P55/AN211/IRQ3	P55/A16/A18/IRQ3/AN203/CMPC32
	P54/AN210/IRQ2	P54/A17/A19/IRQ2/AN202/CMPC22 P53/A18/A20/IRQ1/AN201/CMPC12
80 81	P53/AN209/IRQ1 P52/AN208/IRQ0	P52/IRQ0/AN200/CMPC02
82	P51/AN207	P47/AN103
83	P50/AN206	P46/AN102/CMPC50/CMPC51
84	P47/AN103	P45/AN101/CMPC40/CMPC41
85	P46/AN102/CMPC12/CMPC13/CMPC30/	P44/AN100/CMPC30/CMPC31
00	CMPC31	1 44/AIV 100/GIVII G30/GIVII G31
86	P45/AN101/CMPC02/CMPC03/CMPC20/	PH4/AN107/PGAVSS1
	CMPC21	THANKITOM SIXVOOT
87	P44/AN100/CMPC10/CMPC11/CMPC32/	P43/AN003
	CMPC33	. 16,7 11.000
88	P43/AN003	P42/AN002/CMPC20/CMPC21
89	P42/AN002	P41/AN001/CMPC10/CMPC11
90	P41/AN001	P40/AN000/CMPC00/CMPC01
91	P40/AN000/CMPC00/CMPC01/CMPC22/	PH0/AN007/PGAVSS0
	CMPC23	
92	AVCC1	AVCC1
93	AVCC0	AVCC0
94	AVSS0	AVSS0
95	AVSS1	AVSS1
96	P82/MTIC5U/MTIC5U#/TMO4/SCK6	P82/ALE/WAIT#/MTIC5U/MTIC5U#/
		TMO4/SCK6/SCK12/IRQ3/COMP5

### **RX66T Group, RX24T Group**

100 Pins	RX24T	RX66T
100 Fills	(Chip Version B)	(with PGA pseudo-differential input and USB pins)
97	P81/MTIC5V/MTIC5V#/TMCI4/TXD6/	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/
	SMOSI6/SSDA6	TXD6/SMOSI6/SSDA6/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/COMP4
98	P80/MTIC5W/MTIC5W#/TMRI4/RXD6/	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/
	SMISO6/SSCL6	RXD6/SMISO6/SSCL6/RXD12/SMISO12/
		SSCL12/RXDX12/IRQ5/COMP3
99	P11/MTIOC3A/MTIOC3A#/MTCLKC/	P11/RD#/MTIOC3A/MTCLKC/
	MTCLKC#/TMO3/IRQ1	MTIOC3A#/MTCLKC#/MTIOC9D/
		GTIOC3B/GTETRGA/GTIOC3B#/
		GTETRGC/TMO3/POE9#/IRQ1_DS
100	P10/MTIOC9B/MTIOC9B#/MTCLKD/	P10/MTIOC9B/MTCLKD/MTIOC9B#/
	MTCLKD#/TMRI3/POE12#/CTS6#/RTS6#/	MTCLKD#/GTETRGB/GTETRGD/TMRI3/
	SS6#/IRQ0	POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS

# 3.2 100-Pin Package (RX24T: Chip Version B, RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

Table 3.2 lists Comparison of Pin Functions for 100-Pin Packages (RX24T: Chip Version B, RX66T: With PGA Pseudo-Differential Input and Without USB Pins).

Table 3.2 Comparison of Pin Functions for 100-Pin Packages (RX24T: Chip Version B, RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

400 D:	RX24T	RX66T
100 Pins	(Chip Version B)	(with PGA pseudo-differential input and without USB pins)
1	PE5/IRQ0	PE5/BCLK/MTIOC9D/MTIOC9D#/GTIOC3A/
		GTETRGB/GTIOC3A#/GTETRGD/SCK9/
		CTS9#/RTS9#/SS9#/IRQ0/ADST0
2	P02/MTIOC9D/MTIOC9D#/CTS1#/RTS1#/	EMLE
	SS1#/IRQ5/ADST0	1/00
3	VSS	VSS
4	P00/IRQ2/ADST1	UB/P00/A11/MTIOC9A/MTIOC9A#/CACREF/
		RXD9/SMISO9/SSCL9/RXD12/SMISO12/ SSCL12/RXDX12/IRQ2/ADST1/COMP0
5	VCL	VCL VCL
6	MD/FINED	MD/FINED
7	P01/P0E12#/IRQ4/ADST2	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/
,	1 01/1 0E12#/II(Q4/AD012	GTETRGB/GTETRGC/GTETRGD/POE12#/
		TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/IRQ4/ADST2/
		COMP1
8	PE4/MTCLKC/MTCLKC#/POE10#/IRQ1	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/POE10#/
		SCK9/IRQ1
9	PE3/MTCLKD/MTCLKD#/POE11#/IRQ2	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/POE11#/
		CTS9#/RTS9#/SS9#/IRQ2 DS
10	RES#	RES#
11	XTAL/P37	XTAL/P37
12	VSS	VSS
13	EXTAL/P36	EXTAL/P36
14	VCC	VCC
15	PE2/POE10#/NMI	PE2/POE10#/NMI
16	PE1/MTIOC9D/MTIOC9D#/TMO5/CTS5#/	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/
	RTS5#/SS5#/SSLA3	TMO5/CTS5#/RTS5#/SS5#/CTS12#/
		RTS12#/SS12#/SSLA3/IRQ15
17	PE0/MTIOC9B/MTIOC9B#/TMCI1/TMCI5/	PE0/WR1#/BC1#/WAIT#/MTIOC9B/
	RXD5/SMISO5/SSCL5/SSLA2	MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/
		SSCL5/SSLA2/CRX0/IRQ7
18	PD7/MTIOC9A/MTIOC9A#/TMRI1/TMRI5/	TRST#/PD7/MTIOC9A/MTIOC9A#/
	GTIOC3A/GTIOC3A#/TXD5/SMOSI5/	GTIOC0A/GTIOC3A/GTIOC0A#/ GTIOC3A#/TMRI1/TMRI5/TXD5/SMOSI5/
	SSDA5/SSLA1	SSDA5/SSLA1/CTX0/IRQ8
19	PD6/MTIOC9C/MTIOC9C#/TMO1/	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/
	GTIOC3B/GTIOC3B#/CTS1#/RTS1#/SS1#/	GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/
	SSLA0/IRQ5/ADST0	CTS1#/RTS1#/SS1#/CTS11#/RTS11#/
		SS11#/SSLA0/IRQ5/ADST0
20	PD5/TMRI0/TMRI6/GTECLKA/RXD1/	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/
	SMISO1/SSCL1/IRQ3	TMRI0/TMRI6/RXD1/SMISO1/SSCL1/
		RXD11/SMISO11/SSCL11/IRQ6
21	PD4/TMCI0/TMCI6/GTECLKB/SCK1/IRQ2	TCK/PD4/GTIOC1B/GTETRGB/
		GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ2

_		
100 Pins	RX24T	RX66T
00	(Chip Version B)	(with PGA pseudo-differential input and without USB pins)
22	PD3/TMO0/GTECLKC/TXD1/SMOSI1/ SSDA1	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/ TMO0/TXD1/SMOSI1/SSDA1/TXD11/ SMOSI11/SSDA11
23	PD2/TMCI1/TMO4/GTIOC0A/GTIOC0A#/ SCK5/MOSIA	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/TMCI1/TMO4/ SCK5/SCK8/MOSIA
24	PD1/TMO2/GTIOC0B/GTIOC0B#/MISOA	TRDATA3/PD1/A6/GTIOC3A/GTIOC0B/ GTIOC3A#/GTIOC0B#/TMO2/RXD8/ SMISO8/SSCL8/MISOA
25	PD0/TMO6/GTIOC1A/GTIOC1A#/RSPCKA	TRDATA2/PD0/A5/GTIOC3B/GTIOC1A/ GTIOC3B#/GTIOC1A#/TMO6/TXD8/ SMOSI8/SSDA8/RSPCKA
26	PB7/GTIOC1B/GTIOC1B#/SCK5	TRDATA1/PB7/A4/GTIOC1B/GTIOC1B#/ SCK5/SCK11/SCK12
27	PB6/GTIOC2A/GTIOC2A#/RXD5/SMISO5/ SSCL5/IRQ5	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/ RXD5/SMISO5/SSCL5/RXD11/SMISO11/ SSCL11/RXD12/SMISO12/SSCL12/ RXDX12/CRX0/IRQ2
28	PB5/GTIOC2B/GTIOC2B#/TXD5/SMOSI5/ SSDA5	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/ TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/ SSDA11/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0
29	VCC	VCC
30	PB4/POE8#/GTETRG/GTECLKD/CTS5#/ RTS5#/SS5#/IRQ3	PB4/A1/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/IRQ3_DS
31	VSS	VSS
32	PB3/MTIOC0A/MTIOC0A#/CACREF/SCK6/ RSPCKA	PB3/A7 <sup>(Note 1)</sup> /MTIOC0A/MTIOC0A#/CACREF/ SCK6/RSPCKA/IRQ9
33	PB2/MTIOC0B/MTIOC0B#/TMRI0/ADSM0/ TXD6/SMOSI6/SSDA6/SDA0	PB2/A6 <sup>(Note 1)</sup> /MTIOC0B/MTIOC0B#/GTADSM0/ TMRI0/TXD6/SMOSI6/SSDA6/SDA/ADSM0
34	PB1/MTIOC0C/MTIOC0C#/TMCI0/ADSM1/ RXD6/SMISO6/SSCL6/SCL0	PB1/A5 <sup>(Note 1)</sup> /MTIOC0C/MTIOC0C#/GTADSM1/ TMCI0/RXD6/SMISO6/SSCL6/SCL/IRQ4/ ADSM1
35	PB0/MTIOC0D/MTIOC0D#/TMO0/TXD6/ SMOSI6/SSDA6/MOSIA/ADTRG2#	PB0/A0/A4 <sup>(Note 1)</sup> /BC0#/MTIOC0D/MTIOC0D#/ TMO0/TXD6/SMOSI6/SSDA6/CTS11#/ RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
36	PA5/MTIOC1A/MTIOC1A#/TMCI3/RXD6/ SMISO6/SSCL6/MISOA/IRQ1/ADTRG1#	PA5/A3 <sup>(Note 1)</sup> /MTIOC1A/MTIOC1A#/TMCI3/ RXD6/SMISO6/SSCL6/RXD8/SMISO8/ SSCL8/MISOA/IRQ1/ADTRG1#
37	PA4/MTIOC1B/MTIOC1B#/TMCI7/SCK6/ RSPCKA/ADTRG0#	PA4/A2 <sup>(Note 1)</sup> /MTIOC1B/MTIOC1B#/TMCI7/ SCK6/TXD8/SMOSI8/SSDA8/RSPCKA/ ADTRG0#
38	PA3/MTIOC2A/MTIOC2A#/TMRI7/ GTADSM0/SSLA0	PA3/A1 <sup>(Note 1)</sup> /MTIOC2A/MTIOC2A#/GTADSM0/ TMRI7/TXD9/SMOSI9/SSDA9/SCK8/SSLA0
39	PA2/MTIOC2B/MTIOC2B#/TMO7/ GTADSM1/CTS6#/RTS6#/SS6#/SSLA1	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/ GTADSM1/TMO7/CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/SCK11(Note 1)/SSLA1
40	PA1/MTIOC6A/MTIOC6A#/TMO4/SSLA2/ CRXD0/ADTRG0#	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/ SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/ SSLA2/CRX0/IRQ14_DS/ADTRG0#
41	PA0/MTIOC6C/MTIOC6C#/TMO2/SSLA3/ CTXD0	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/ TXD11/SMOSI11/SSDA11/SSLA3/CTX0
42	VCC	VCC

		and the RX241 Group
100 Pins	RX24T (Chip Version B)	RX66T (with PGA pseudo-differential input and without USB pins)
43	P96/POE4#/IRQ4	P96/CS0#/WAIT#/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE4#/CTS8#/ RTS8#/SS8#/IRQ4_DS
44	VSS	VSS
45	P95/MTIOC6B/MTIOC6B#	P95/MTIOC6B/MTIOC6B#/GTIOC4A/ GTIOC7A/GTIOC4A#/GTIOC7A#
46	P94/MTIOC7A/MTIOC7A#	P94/MTIOC7A/MTIOC7A#/GTIOC5A/ GTIOC8A/GTIOC5A#/GTIOC8A#
47	P93/MTIOC7B/MTIOC7B#	P93/MTIOC7B/MTIOC7B#/GTIOC6A/ GTIOC9A/GTIOC6A#/GTIOC9A#
48	P92/MTIOC6D/MTIOC6D#	P92/MTIOC6D/MTIOC6D#/GTIOC4B/ GTIOC7B/GTIOC4B#/GTIOC7B#
49	P91/MTIOC7C/MTIOC7C#	P91/MTIOC7C/MTIOC7C#/GTIOC5B/ GTIOC8B/GTIOC5B#/GTIOC8B#
50	P90/MTIOC7D/MTIOC7D#	P90/MTIOC7D/MTIOC7D#/GTIOC6B/ GTIOC9B/GTIOC6B#/GTIOC9B#
51	P76/MTIOC4D/MTIOC4D#/GTIOC2B/ GTIOC2B#	P76/D0[A0/D0]/MTIOC4D/MTIOC4D#/ GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
52	P75/MTIOC4C/MTIOC4C#/GTIOC1B/ GTIOC1B#	P75/D1[A1/D1]/MTIOC4C/MTIOC4C#/ GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
53	P74/MTIOC3D/MTIOC3D#/GTIOC0B/ GTIOC0B#	P74/D2[A2/D2]/MTIOC3D/MTIOC3D#/ GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
54	P73/MTIOC4B/MTIOC4B#/GTIOC2A/ GTIOC2A#	P73/D3[A3/D3]/MTIOC4B/MTIOC4B#/ GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
55	P72/MTIOC4A/MTIOC4A#/GTIOC1A/ GTIOC1A#	P72/D4[A4/D4]/MTIOC4A/MTIOC4A#/ GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
56	P71/MTIOC3B/MTIOC3B#/GTIOC0A/ GTIOC0A#	P71/D5[A5/D5]/MTIOC3B/MTIOC3B#/ GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#
57	P70/POE0#/IRQ5	P70/D6[A6/D6]/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE0#/CTS9#/ RTS9#/SS9#/IRQ5_DS
58	P33/MTIOC3A/MTIOC3A#/MTCLKA/ MTCLKA#/TMO0/SSLA3	P33/D7[A7/D7]/MTIOC3A/MTCLKA/ MTIOC3A#/MTCLKA#/GTIOC3B/ GTIOC3B#/TMO0/SSLA3/IRQ13_DS
59	P32/MTIOC3C/MTIOC3C#/MTCLKB/ MTCLKB#/TMO6/SSLA2	P32/D8[A8/D8]/MTIOC3C/MTCLKB/ MTIOC3C#/MTCLKB#/GTIOC3A/ GTIOC3A#/TMO6/SSLA2/IRQ12_DS
60	VCC	VCC
61	P31/MTIOC0A/MTIOC0A#/MTCLKC/ MTCLKC#/TMRI6/SSLA1/IRQ6	P31/D9[A9/D9]/MTIOC0A/MTCLKC/ MTIOC0A#/MTCLKC#/TMRI6/SSLA1/IRQ6
62	VSS	VSS
63	P30/MTIOC0B/MTIOC0B#/MTCLKD/ MTCLKD#/TMCI6/SSLA0/IRQ7/COMP3	P30/D10[A10/D10]/MTIOC0B/MTCLKD/ MTIOC0B#/MTCLKD#/TMCI6/SCK8/ CTS8#/RTS8#/SS8#/SSLA0/IRQ7/COMP3
64	P24/MTIC5U/MTIC5U#/TMCI2/TMO6/ RSPCKA/COMP0/DA0	P27/CS3#(Note 1)/MTIOC1A/MTIOC0C/ MTIOC1A#/MTIOC0C#/POE9#/IRQ15
65	P23/MTIC5V/MTIC5V#/TMO2/CACREF/ MOSIA/COMP1/DA1	P24/D11[A11/D11]/MTIC5U/MTIC5U#/ TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/ RSPCKA/IRQ4/COMP0
66	P22/MTIC5W/MTIC5W#/TMRI2/TMO4/ MISOA/ADTRG2#/COMP2	P23/D12[A12/D12]/MTIC5V/MTIC5V#/ TMO2/CACREF/TXD8/SMOSI8/SSDA8/ TXD12/SMOSI12/SSDA12/TXDX12/ SIOX12/MOSIA/CTX0/IRQ11/COMP1

		and the RA241 Group
100 Pins	RX24T	RX66T
	(Chip Version B)	(with PGA pseudo-differential input and without USB pins)
67	P21/MTCLKA/MTCLKA#/MTIOC9A/	P22/D13[A13/D13]/MTIC5W/MTCLKD/
	MTIOC9A#/TMCI4/IRQ6/ADTRG1#/AN116	MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/
		TMO4/RXD8/SMISO8/SSCL8/RXD12/
		SMISO12/SSCL12/RXDX12/MISOA/CRX0/
	DOOMATOLIKE MATOLIKE WATIOOOO	IRQ10/ADTRG2#/COMP2
68	P20/MTCLKB/MTCLKB#/MTIOC9C/	P21/D14[A14/D14]/MTIOC9A/MTCLKA/ MTIOC9A#/MTCLKA#/TMCI4/TXD8/
	MTIOC9C#/TMRI4/IRQ7/ADTRG0#/AN016	SMOSI8/SSDA8/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/MOSIA/
		IRQ6_DS/AN217/ADTRG1#/COMP5
69	P65/AN205	P20/D15[A15/D15]/MTIOC9C/MTCLKB/
		MTIOC9C#/MTCLKB#/TMRI4/CTS8#/
		RTS8#/SS8#/SCK8/RSPCKA/IRQ7_DS/
		AN216/ADTRG0#/COMP4
70	P64/AN204	P65/A12/IRQ9/AN211/CMPC53/DA1
71	AVCC2	P64/A13/IRQ8/AN210/CMPC33/DA0
72	VREF	AVCC2
73	AVSS2	AVSS2
74	P63/AN203/IRQ7	P63/A12 <sup>(Note 1)</sup> /A14/IRQ7/AN209/CMPC23
75	P62/AN202/IRQ6	P62/A13 <sup>(Note 1)</sup> /A15/IRQ6/AN208/CMPC43
76	P61/AN201/IRQ5	P61/A14 <sup>(Note 1)</sup> /A16/IRQ5/AN207/CMPC13
77	P60/AN200/IRQ4	P60/A15 <sup>(Note 1)</sup> /A17/IRQ4/AN206/CMPC03
78	P55/AN211/IRQ3	P55/A16 <sup>(Note 1)</sup> /A18/IRQ3/AN203/CMPC32
79	P54/AN210/IRQ2	P54/A17 <sup>(Note 1)</sup> /A19/IRQ2/AN202/CMPC22
80	P53/AN209/IRQ1	P53/A18 <sup>(Note 1)</sup> /A20/IRQ1/AN201/CMPC12
81	P52/AN208/IRQ0	P52/IRQ0/AN200/CMPC02
82	P51/AN207	P47/AN103
83	P50/AN206	P46/AN102/CMPC50/CMPC51
84	P47/AN103	P45/AN101/CMPC40/CMPC41
85	P46/AN102/CMPC12/CMPC13/CMPC30/	P44/AN100/CMPC30/CMPC31
	CMPC31	
86	P45/AN101/CMPC02/CMPC03/CMPC20/	PH4/AN107/PGAVSS1
	CMPC21	
87	P44/AN100/CMPC10/CMPC11/CMPC32/	P43/AN003
	CMPC33	
88	P43/AN003	P42/AN002/CMPC20/CMPC21
89	P42/AN002	P41/AN001/CMPC10/CMPC11
90	P41/AN001	P40/AN000/CMPC00/CMPC01
91	P40/AN000/CMPC00/CMPC01/CMPC22/	PH0/AN007/PGAVSS0
00	CMPC23	AV/004
92	AVCC1	AVCC1
93	AVCC0	AVCC0
94	AVSS0	AVSSO
95	AVSS1	AVSS1
96	P82/MTIC5U/MTIC5U#/TMO4/SCK6	P82/ALE/WAIT#/MTIC5U/MTIC5U#/ TMO4/SCK6/SCK12/IRQ3/COMP5
97	P81/MTIC5V/MTIC5V#/TMCI4/TXD6/	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/
	SMOSI6/SSDA6	TXD6/SMOSI6/SSDA6/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/COMP4
98	P80/MTIC5W/MTIC5W#/TMRI4/RXD6/	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/
	SMISO6/SSCL6	RXD6/SMISO6/SSCL6/RXD12/SMISO12/
		SSCL12/RXDX12/IRQ5/COMP3

#### **RX66T Group, RX24T Group**

100 Pins	RX24T	RX66T
100 Filis	(Chip Version B)	(with PGA pseudo-differential input and without USB pins)
99	P11/MTIOC3A/MTIOC3A#/MTCLKC/	P11/RD#/MTIOC3A/MTCLKC/
	MTCLKC#/TMO3/IRQ1	MTIOC3A#/MTCLKC#/MTIOC9D/
		GTIOC3B/GTETRGA/GTIOC3B#/
		GTETRGC/TMO3/POE9#/IRQ1_DS
100	P10/MTIOC9B/MTIOC9B#/MTCLKD/	P10/MTIOC9B/MTCLKD/MTIOC9B#/
	MTCLKD#/TMRI3/POE12#/CTS6#/RTS6#/	MTCLKD#/GTETRGB/GTETRGD/TMRI3/
	SS6#/IRQ0	POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS

Note 1. These pins are only enabled for products with 128 Kbytes of RAM.

# 3.3 100-Pin Package (RX24T: Chip Version B, RX66T: Without Both PGA Pseudo-Differential Input and USB Pins)

Table 3.3 lists Comparison of Pin Functions for 100-Pin Package (RX24T: Chip Version B, RX66T: Without Both PGA Pseudo-Differential Input and USB Pins).

Table 3.3 Comparison of Pin Functions for 100-Pin Package (RX24T: Chip Version B, RX66T: Without Both PGA Pseudo-Differential Input and USB Pins)

400 D'	RX24T	RX66T
100 Pins	(Chip Version B)	(without both PGA pseudo-differential input and USB)
1	PE5/IRQ0	PE5/BCLK/MTIOC9D/MTIOC9D#/GTIOC3A/
		GTETRGB/GTIOC3A#/GTETRGD/SCK9/
		CTS9#/RTS9#/SS9#/IRQ0/ADST0
2	P02/MTIOC9D/MTIOC9D#/CTS1#/RTS1#/	EMLE
	SS1#/IRQ5/ADST0	
3	VSS	VSS
4	P00/IRQ2/ADST1	UB/P00/A11/MTIOC9A/MTIOC9A#/CACREF/
		RXD9/SMISO9/SSCL9/RXD12/SMISO12/
		SSCL12/RXDX12/IRQ2/ADST1/COMP0
5	VCL	VCL
6	MD/FINED	MD/FINED
7	P01/POE12#/IRQ4/ADST2	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/POE12#/
		TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/IRQ4/ADST2/ COMP1
8	PE4/MTCLKC/MTCLKC#/POE10#/IRQ1	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/
0	FE4/WITCERC/WITCERC#/FOETO#/IRQT	GTETRGB/GTETRGC/GTETRGD/POE10#/
		SCK9/IRQ1
9	PE3/MTCLKD/MTCLKD#/POE11#/IRQ2	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/
· ·	1 Zommoznomi oznomi oznimi naz	GTETRGB/GTETRGC/GTETRGD/POE11#/
		CTS9#/RTS9#/SS9#/IRQ2_DS
10	RES#	RES#
11	XTAL/P37	XTAL/P37
12	VSS	VSS
13	EXTAL/P36	EXTAL/P36
14	VCC	VCC
15	PE2/POE10#/NMI	PE2/POE10#/NMI
16	PE1/MTIOC9D/MTIOC9D#/TMO5/CTS5#/	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/
	RTS5#/SS5#/SSLA3	TMO5/CTS5#/RTS5#/SS5#/CTS12#/
		RTS12#/SS12#/SSLA3/IRQ15
17	PE0/MTIOC9B/MTIOC9B#/TMCI1/TMCI5/	PE0/WR1#/BC1#/WAIT#/MTIOC9B/
	RXD5/SMISO5/SSCL5/SSLA2	MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/
		SSCL5/SSLA2/CRX0/IRQ7
18	PD7/MTIOC9A/MTIOC9A#/TMRI1/TMRI5/	TRST#/PD7/MTIOC9A/MTIOC9A#/
	GTIOC3A/GTIOC3A#/TXD5/SMOSI5/	GTIOCOA/GTIOCOA//
	SSDA5/SSLA1	GTIOC3A#/TMRI1/TMRI5/TXD5/SMOSI5/ SSDA5/SSLA1/CTX0/IRQ8
19	PD6/MTIOC9C/MTIOC9C#/TMO1/	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/
19	GTIOC3B/GTIOC3B#/CTS1#/RTS1#/SS1#/	GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/
	SSLA0/IRQ5/ADST0	CTS1#/RTS1#/SS1#/CTS11#/RTS11#/
	SSLAU/IKQS/ADSTU	SS11#/SSLA0/IRQ5/ADST0
20	PD5/TMRI0/TMRI6/GTECLKA/RXD1/	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/
20	SMISO1/SSCL1/IRQ3	TMRI0/TMRI6/RXD1/SMISO1/SSCL1/
	Civil Co I/OCCE I/II Co	RXD11/SMISO11/SSCL11/IRQ6

		and the KAZ41 Glou
100 Pins	RX24T	RX66T
	(Chip Version B)	(without both PGA pseudo-differential input and USB)
21	PD4/TMCI0/TMCI6/GTECLKB/SCK1/IRQ2	TCK/PD4/GTIOC1B/GTETRGB/ GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ2
22	PD3/TMO0/GTECLKC/TXD1/SMOSI1/ SSDA1	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/ TMO0/TXD1/SMOSI1/SSDA1/TXD11/ SMOSI11/SSDA11
23	PD2/TMCI1/TMO4/GTIOC0A/GTIOC0A#/ SCK5/MOSIA	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/TMCI1/TMO4/ SCK5/SCK8/MOSIA
24	PD1/TMO2/GTIOC0B/GTIOC0B#/MISOA	TRDATA3/PD1/A6/GTIOC3A/GTIOC0B/ GTIOC3A#/GTIOC0B#/TMO2/RXD8/ SMISO8/SSCL8/MISOA
25	PD0/TMO6/GTIOC1A/GTIOC1A#/RSPCKA	TRDATA2/PD0/A5/GTIOC3B/GTIOC1A/ GTIOC3B#/GTIOC1A#/TMO6/TXD8/ SMOSI8/SSDA8/RSPCKA
26	PB7/GTIOC1B/GTIOC1B#/SCK5	TRDATA1/PB7/A4/GTIOC1B/GTIOC1B#/ SCK5/SCK11/SCK12
27	PB6/GTIOC2A/GTIOC2A#/RXD5/SMISO5/ SSCL5/IRQ5	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/ RXD5/SMISO5/SSCL5/RXD11/SMISO11/ SSCL11/RXD12/SMISO12/SSCL12/ RXDX12/CRX0/IRQ2
28	PB5/GTIOC2B/GTIOC2B#/TXD5/SMOSI5/ SSDA5	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/ TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/ SSDA11/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0
29	VCC	VCC
30	PB4/POE8#/GTETRG/GTECLKD/CTS5#/ RTS5#/SS5#/IRQ3	PB4/A1/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/IRQ3_DS
31	VSS	VSS
32	PB3/MTIOC0A/MTIOC0A#/CACREF/SCK6/ RSPCKA	PB3/A7 <sup>(Note 1)</sup> /MTIOC0A/MTIOC0A#/ CACREF/SCK6/RSPCKA/IRQ9
33	PB2/MTIOC0B/MTIOC0B#/TMRI0/ADSM0/ TXD6/SMOSI6/SSDA6/SDA0	PB2/A6(Note 1)/MTIOC0B/MTIOC0B#/ GTADSM0/TMRI0/TXD6/SMOSI6/SSDA6/ SDA/ADSM0
34	PB1/MTIOC0C/MTIOC0C#/TMCI0/ADSM1/ RXD6/SMISO6/SSCL6/SCL0	PB1/A5 <sup>(Note 1)</sup> /MTIOC0C/MTIOC0C#/ GTADSM1/TMCI0/RXD6/SMISO6/SSCL6/ SCL/IRQ4/ADSM1
35	PB0/MTIOC0D/MTIOC0D#/TMO0/TXD6/ SMOSI6/SSDA6/MOSIA/ADTRG2#	PB0/A0/A4 <sup>(Note 1)</sup> /BC0#/MTIOC0D/MTIOC0D#/ TMO0/TXD6/SMOSI6/SSDA6/CTS11#/ RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
36	PA5/MTIOC1A/MTIOC1A#/TMCI3/RXD6/ SMISO6/SSCL6/MISOA/IRQ1/ADTRG1#	PA5/A3 <sup>(Note 1)</sup> /MTIOC1A/MTIOC1A#/TMCI3/ RXD6/SMISO6/SSCL6/RXD8/SMISO8/ SSCL8/MISOA/IRQ1/ADTRG1#
37	PA4/MTIOC1B/MTIOC1B#/TMCI7/SCK6/ RSPCKA/ADTRG0#	PA4/A2 <sup>(Note 1)</sup> /MTIOC1B/MTIOC1B#/TMCI7/ SCK6/TXD8/SMOSI8/SSDA8/RSPCKA/ ADTRG0#
38	PA3/MTIOC2A/MTIOC2A#/TMRI7/ GTADSM0/SSLA0	PA3/A1 <sup>(Note 1)</sup> /MTIOC2A/MTIOC2A#/ GTADSM0/TMRI7/TXD9/SMOSI9/SSDA9/ SCK8/SSLA0
39	PA2/MTIOC2B/MTIOC2B#/TMO7/ GTADSM1/CTS6#/RTS6#/SS6#/SSLA1	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/ GTADSM1/TMO7/CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/SCK11(Note 1)/SSLA1

		and the RA241 Group
100 Pins	RX24T	RX66T
100 1 1113	(Chip Version B)	(without both PGA pseudo-differential input and USB)
40	PA1/MTIOC6A/MTIOC6A#/TMO4/SSLA2/	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/
	CRXD0/ADTRG0#	SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/
		SSLA2/CRX0/IRQ14_DS/ADTRG0#
41	PA0/MTIOC6C/MTIOC6C#/TMO2/SSLA3/	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/
	CTXD0	TXD11/SMOSI11/SSDA11/SSLA3/CTX0
42	VCC	VCC
43	P96/POE4#/IRQ4	P96/CS0#/WAIT#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/
		POE4#/CTS8#/RTS8#/SS8#/IRQ4 DS
44	VSS	VSS
45	P95/MTIOC6B/MTIOC6B#	P95/MTIOC6B/MTIOC6B#/GTIOC4A/
	1 00/11110002/11110002/1	GTIOC7A/GTIOC4A#/GTIOC7A#
46	P94/MTIOC7A/MTIOC7A#	P94/MTIOC7A/MTIOC7A#/GTIOC5A/
10		GTIOC8A/GTIOC5A#/GTIOC8A#
47	P93/MTIOC7B/MTIOC7B#	P93/MTIOC7B/MTIOC7B#/GTIOC6A/
.,	1 00/W11001B/W11001B/	GTIOC9A/GTIOC6A#/GTIOC9A#
48	P92/MTIOC6D/MTIOC6D#	P92/MTIOC6D/MTIOC6D#/GTIOC4B/
40	1 32/W110 00D/W110 00D//	GTIOC7B/GTIOC4B#/GTIOC7B#
49	P91/MTIOC7C/MTIOC7C#	P91/MTIOC7C/MTIOC7C#/GTIOC5B/
10		GTIOC8B/GTIOC5B#/GTIOC8B#
50	P90/MTIOC7D/MTIOC7D#	P90/MTIOC7D/MTIOC7D#/GTIOC6B/
30	1 90/W11007D/W11007D#	GTIOC9B/GTIOC6B#/GTIOC9B#
51	P76/MTIOC4D/MTIOC4D#/GTIOC2B/	P76/D0[A0/D0]/MTIOC4D/MTIOC4D#/
31	GTIOC2B#	GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
F0	P75/MTIOC4C/MTIOC4C#/GTIOC1B/	
52		P75/D1[A1/D1]/MTIOC4C/MTIOC4C#/ GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
	GTIOC1B# P74/MTIOC3D/MTIOC3D#/GTIOC0B/	
53	GTIOCOB#	P74/D2[A2/D2]/MTIOC3D/MTIOC3D#/ GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
	P73/MTIOC4B/MTIOC4B#/GTIOC2A/	
54		P73/D3[A3/D3]/MTIOC4B/MTIOC4B#/ GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
	GTIOC2A#	
55	P72/MTIOC4A/MTIOC4A#/GTIOC1A/	P72/D4[A4/D4]/MTIOC4A/MTIOC4A#/
	GTIOC1A#	GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
56	P71/MTIOC3B/MTIOC3B#/GTIOC0A/	P71/D5[A5/D5]/MTIOC3B/MTIOC3B#/
	GTIOC0A#	GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#
57	P70/POE0#/IRQ5	P70/D6[A6/D6]/GTETRGA/GTETRGB/
		GTETRGC/GTETRGD/POE0#/CTS9#/
		RTS9#/SS9#/IRQ5_DS
58	P33/MTIOC3A/MTIOC3A#/MTCLKA/	P33/D7[A7/D7]/MTIOC3A/MTCLKA/
	MTCLKA#/TMO0/SSLA3	MTIOC3A#/MTCLKA#/GTIOC3B/
		GTIOC3B#/TMO0/SSLA3/IRQ13_DS
59	P32/MTIOC3C/MTIOC3C#/MTCLKB/	P32/D8[A8/D8]/MTIOC3C/MTCLKB/
	MTCLKB#/TMO6/SSLA2	MTIOC3C#/MTCLKB#/GTIOC3A/
	1,100	GTIOC3A#/TMO6/SSLA2/IRQ12_DS
60	VCC	VCC
61	P31/MTIOC0A/MTIOC0A#/MTCLKC/	P31/D9[A9/D9]/MTIOC0A/MTCLKC/
	MTCLKC#/TMRI6/SSLA1/IRQ6	MTIOC0A#/MTCLKC#/TMRI6/SSLA1/IRQ6
62	VSS	VSS
63	P30/MTIOC0B/MTIOC0B#/MTCLKD/	P30/D10[A10/D10]/MTIOC0B/MTCLKD/
	MTCLKD#/TMCI6/SSLA0/IRQ7/COMP3	MTIOC0B#/MTCLKD#/TMCI6/SCK8/
		CTS8#/RTS8#/SS8#/SSLA0/IRQ7/COMP3
64	P24/MTIC5U/MTIC5U#/TMCI2/TMO6/	P24/D11[A11/D11]/MTIC5U/MTIC5U#/
	RSPCKA/COMP0/DA0	TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/
		RSPCKA/IRQ4/COMP0

	DVAIT	DVAAT
100 Pins	RX24T	RX66T
	(Chip Version B)	(without both PGA pseudo-differential input and USB)
65	P23/MTIC5V/MTIC5V#/TMO2/CACREF/	P23/D12[A12/D12]/MTIC5V/MTIC5V#/ TMO2/CACREF/TXD8/SMOSI8/SSDA8/
	MOSIA/COMP1/DA1	TXD12/SMOSI12/SSDA12/TXDX12/
		SIOX12/MOSIA/CTX0/IRQ11/COMP1
66	P22/MTIC5W/MTIC5W#/TMRI2/TMO4/	P22/D13[A13/D13]/MTIC5W/MTCLKD/
00	MISOA/ADTRG2#/COMP2	MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/
		TMO4/RXD8/SMISO8/SSCL8/RXD12/
		SMISO12/SSCL12/RXDX12/MISOA/CRX0/
		IRQ10/ADTRG2#/COMP2
67	P21/MTCLKA/MTCLKA#/MTIOC9A/	P21/D14[A14/D14]/MTIOC9A/MTCLKA/
	MTIOC9A#/TMCI4/IRQ6/ADTRG1#/AN116	MTIOC9A#/MTCLKA#/TMCI4/TXD8/
		SMOSI8/SSDA8/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/MOSIA/ IRQ6 DS/AN217/ADTRG1#/COMP5
60	P20/MTCLKB/MTCLKB#/MTIOC9C/	· <del>-</del>
68	MTIOC9C#/TMRI4/IRQ7/ADTRG0#/AN016	P20/D15[A15/D15]/MTIOC9C/MTCLKB/ MTIOC9C#/MTCLKB#/TMRI4/CTS8#/
	WITOC9C#/TWRI4/IRQ//ADTRGO#/ANOTO	RTS8#/SS8#/SCK8/RSPCKA/IRQ7_DS/
		AN216/ADTRG0#/COMP4
69	P65/AN205	P65/A12/IRQ9/AN211/CMPC53/DA1
70	P64/AN204	P64/A13/IRQ8/AN210/CMPC33/DA0
71	AVCC2	AVCC2
72	VREF	AVCC2
73	AVSS2	AVSS2
74	P63/AN203/IRQ7	P63/A12 <sup>(Note 1)</sup> /A14/IRQ7/AN209/CMPC23
75	P62/AN202/IRQ6	P62/A13 <sup>(Note 1)</sup> /A15/IRQ6/AN208/CMPC43
76	P61/AN201/IRQ5	P61/A14 <sup>(Note 1)</sup> /A16/IRQ5/AN207/CMPC13
77	P60/AN200/IRQ4	P60/A15 <sup>(Note 1)</sup> /A17/IRQ4/AN206/CMPC03
78	P55/AN211/IRQ3	P55/A16 <sup>(Note 1)</sup> /A18/IRQ3/AN203/CMPC32
79	P54/AN210/IRQ2	P54/A17 <sup>(Note 1)</sup> /A19/IRQ2/AN202/CMPC22
80	P53/AN209/IRQ1	P53/A18 <sup>(Note 1)</sup> /A20/IRQ1/AN201/CMPC12
81	P52/AN208/IRQ0	P52/IRQ0/AN200/CMPC02
82	P51/AN207	P51/AN205/CMPC52
83	P50/AN206	P50/AN204/CMPC42
84	P47/AN103	P47/AN103
85	P46/AN102/CMPC12/CMPC13/CMPC30/	P46/AN102/CMPC50/CMPC51
	CMPC31	. 13,7 11 132, 51111 553, 51111 55
86	P45/AN101/CMPC02/CMPC03/CMPC20/	P45/AN101/CMPC40/CMPC41
	CMPC21	
87	P44/AN100/CMPC10/CMPC11/CMPC32/	P44/AN100/CMPC30/CMPC31
	CMPC33	
88	P43/AN003	P43/AN003
89	P42/AN002	P42/AN002/CMPC20/CMPC21
90	P41/AN001	P41/AN001/CMPC10/CMPC11
91	P40/AN000/CMPC00/CMPC01/CMPC22/	P40/AN000/CMPC00/CMPC01
	CMPC23	
92	AVCC1	AVCC1
93	AVCC0	AVCC0
94	AVSS0	AVSS0
95	AVSS1	AVSS1
96	P82/MTIC5U/MTIC5U#/TMO4/SCK6	P82/ALE/WAIT#/MTIC5U/MTIC5U#/
		TMO4/SCK6/SCK12/IRQ3/COMP5

100 Pins	RX24T	RX66T
100 Filis	(Chip Version B)	(without both PGA pseudo-differential input and USB)
97	P81/MTIC5V/MTIC5V#/TMCI4/TXD6/	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/
	SMOSI6/SSDA6	TXD6/SMOSI6/SSDA6/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/COMP4
98	P80/MTIC5W/MTIC5W#/TMRI4/RXD6/	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/
	SMISO6/SSCL6	RXD6/SMISO6/SSCL6/RXD12/SMISO12/
		SSCL12/RXDX12/IRQ5/COMP3
99	P11/MTIOC3A/MTIOC3A#/MTCLKC/	P11/RD#/MTIOC3A/MTCLKC/
	MTCLKC#/TMO3/IRQ1	MTIOC3A#/MTCLKC#/MTIOC9D/
		GTIOC3B/GTETRGA/GTIOC3B#/
		GTETRGC/TMO3/POE9#/IRQ1_DS
100	P10/MTIOC9B/MTIOC9B#/MTCLKD/	P10/MTIOC9B/MTCLKD/MTIOC9B#/
	MTCLKD#/TMRI3/POE12#/CTS6#/RTS6#/	MTCLKD#/GTETRGB/GTETRGD/TMRI3/
	SS6#/IRQ0	POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS

Note 1. These pins are only enabled for products with 128 Kbytes of RAM.

## 3.4 100-Pin Package (RX24T: Chip Version A, RX66T: With PGA Pseudo-Differential Input and USB Pins)

Table 3.4 lists Comparison of Pin Functions for 100-Pin Packages (RX24T: Chip Version A, RX66T: With PGA Pseudo-Differential Input and USB Pins).

Table 3.4 Comparison of Pin Functions for 100-Pin Packages (RX24T: Chip Version A, RX66T: With PGA Pseudo-Differential Input and USB Pins)

100 Pins	RX24T	RX66T
	(Chip Version A)	(with PGA pseudo-differential input and USB pins)
1	PE5/IRQ0	PE5/BCLK/MTIOC9D/MTIOC9D#/GTIOC3A/
		GTETRGB/GTIOC3A#/GTETRGD/SCK9/
	Dools ITIO OOD IOTO A WIDTO A WIDOO S	CTS9#/RTS9#/SS9#/IRQ0/ADST0
2	P02/MTIOC9D/CTS1#/RTS1#/SS1#/IRQ5/	EMLE
	ADST0	1/00
3	VSS	VSS
4	P00/IRQ2/ADST1	UB/P00/A11/MTIOC9A/MTIOC9A#/CACREF/
		RXD9/SMISO9/SSCL9/RXD12/SMISO12/ SSCL12/RXDX12/IRQ2/ADST1/COMP0
5	VCL	VCL
6	MD/FINED	MD/FINED
		•
7	P01/POE12#/IRQ4/ADST2	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/POE12#/
		TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/IRQ4/ADST2/
		COMP1
8	PE4/MTCLKC/POE10#/IRQ1	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/
Ü	1 2 1/11/1 02/10/1/ 02 10/1/11(Q)	GTETRGB/GTETRGC/GTETRGD/POE10#/
		SCK9/IRQ1
9	PE3/MTCLKD/POE11#/IRQ2	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/POE11#/
		CTS9#/RTS9#/SS9#/IRQ2_DS
10	RES#	RES#
11	XTAL/P37	XTAL/P37
12	VSS	VSS
13	EXTAL/P36	EXTAL/P36
14	VCC	VCC
15	PE2/POE10#/NMI	UPSEL/PE2/POE10#/NMI
16	PE1/MTIOC9D/TMO5/CTS5#/RTS5#/SS5#/	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/
	SSLA3	TMO5/CTS5#/RTS5#/SS5#/CTS12#/
		RTS12#/SS12#/SSLA3/IRQ15
17	PE0/MTIOC9B/TMCI1/TMCI5/SSLA2	PE0/WR1#/BC1#/WAIT#/MTIOC9B/
		MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/
	DD=/ATIOOA TIADIA TIADIA/OO	SSCL5/SSLA2/CRX0/USB0_OVRCURB/IRQ7
18	PD7/MTIOC9A/TMRI1/TMRI5/SSLA1	TRST#/PD7/MTIOC9A/MTIOC9A#/
		GTIOCOA/GTIOC3A/GTIOCOA#/
		GTIOC3A#/TMRI1/TMRI5/TXD5/SMOSI5/ SSDA5/SSLA1/CTX0/IRQ8
19	PD6/MTIOC9C/TMO1/CTS1#/RTS1#/SS1#/	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/
19	SSLA0/IRQ5/ADST0	GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/
	OSEAU/II\QJ/AD310	CTS1#/RTS1#/SS1#/CTS11#/RTS11#/
		SS11#/SSLA0/IRQ5/ADST0
20	PD5/TMRI0/TMRI6/RXD1/SMISO1/SSCL1/	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/
	IRQ3	TMRI0/TMRI6/RXD1/SMISO1/SSCL1/
		RXD11/SMISO11/SSCL11/IRQ6
21	PD4/TMCI0/TMCI6/SCK1/IRQ2	TCK/PD4/GTIOC1B/GTETRGB/
		GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ2

		and the RX241 Grou
100 Pins	RX24T	RX66T
	(Chip Version A)	(with PGA pseudo-differential input and USB pins)
22	PD3/TMO0/TXD1/SMOSI1/SSDA1	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/ TMO0/TXD1/SMOSI1/SSDA1/TXD11/ SMOSI11/SSDA11
23	PD2/TMCI1/TMO4/SCK5/MOSIA	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/TMCI1/TMO4/ SCK5/SCK8/MOSIA/USB0_VBUS
24	PD1/TMO2/MISOA	USB0_DM
25	PD0/TMO6/RSPCKA	USB0_DP
26	PB7/SCK5	VCC_USB
27	PB6/RXD5/SMISO5/SSCL5/IRQ5	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/ RXD5/SMISO5/SSCL5/RXD11/SMISO11/ SSCL11/RXD12/SMISO12/SSCL12/ RXDX12/CRX0/USB0_OVRCURA/IRQ2
28	PB5/TXD5/SMOSI5/SSDA5	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/ TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/ SSDA11/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0/USB0_VBUSEN
29	VCC	VCC
30	PB4/POE8#/CTS5#/RTS5#/SS5#/IRQ3	PB4/A1/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/ USB0_OVRCURB/IRQ3_DS
31	VSS	VSS/VSS_USB
32	PB3/MTIOC0A/CACREF/SCK6/RSPCKA	PB3/A7/MTIOC0A/MTIOC0A#/CACREF/ SCK6/RSPCKA/IRQ9
33	PB2/MTIOC0B/TMRI0/ADSM0/TXD6/ SMOSI6/SSDA6/SDA0	PB2/A6/MTIOC0B/MTIOC0B#/GTADSM0/ TMRI0/TXD6/SMOSI6/SSDA6/SDA/ADSM0
34	PB1/MTIOC0C/TMCI0/ADSM1/RXD6/ SMISO6/SSCL6/SCL0	PB1/A5/MTIOC0C/MTIOC0C#/GTADSM1/ TMCI0/RXD6/SMISO6/SSCL6/SCL/IRQ4/ ADSM1
35	PB0/MTIOC0D/TMO0/TXD6/SMOSI6/ SSDA6/MOSIA/ADTRG2#	PB0/A0/A4/BC0#/MTIOC0D/MTIOC0D#/ TMO0/TXD6/SMOSI6/SSDA6/CTS11#/ RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
36	PA5/MTIOC1A/TMCI3/RXD6/SMISO6/ SSCL6/MISOA/IRQ1/ADTRG1#	PA5/A3/MTIOC1A/MTIOC1A#/TMCI3/ RXD6/SMISO6/SSCL6/RXD8/SMISO8/ SSCL8/MISOA/IRQ1/ADTRG1#
37	PA4/MTIOC1B/TMCI7/SCK6/RSPCKA/ ADTRG0#	PA4/A2/MTIOC1B/MTIOC1B#/TMCI7/ SCK6/TXD8/SMOSI8/SSDA8/RSPCKA/ ADTRG0#
38	PA3/MTIOC2A/TMRI7/SSLA0	PA3/A1/MTIOC2A/MTIOC2A#/GTADSM0/ TMRI7/TXD9/SMOSI9/SSDA9/SCK8/SSLA0
39	PA2/MTIOC2B/TMO7/CTS6#/RTS6#/SS6#/ SSLA1	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/ GTADSM1/TMO7/CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/SCK11/SSLA1
40	PA1/MTIOC6A/TMO4/SSLA2/ADTRG0#	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/ SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/ SSLA2/CRX0/USB0_ID/USB0_OVRCURA/ IRQ14_DS/ADTRG0#
41	PA0/MTIOC6C/TMO2/SSLA3	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/ TXD11/SMOSI11/SSDA11/SSLA3/CTX0/ USB0_EXICEN/USB0_VBUSEN
42	VCC	VCC
43	P96/POE4#/IRQ4	P96/CS0#/WAIT#/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE4#/CTS8#/ RTS8#/SS8#/IRQ4_DS

		and the RX241 Grou
100 Pins	RX24T	RX66T
	(Chip Version A)	(with PGA pseudo-differential input and USB pins)
44	VSS	VSS
45	P95/MTIOC6B	P95/MTIOC6B/MTIOC6B#/GTIOC4A/
		GTIOC7A/GTIOC4A#/GTIOC7A#
46	P94/MTIOC7A	P94/MTIOC7A/MTIOC7A#/GTIOC5A/
		GTIOC8A/GTIOC5A#/GTIOC8A#
47	P93/MTIOC7B	P93/MTIOC7B/MTIOC7B#/GTIOC6A/
		GTIOC9A/GTIOC6A#/GTIOC9A#
48	P92/MTIOC6D	P92/MTIOC6D/MTIOC6D#/GTIOC4B/
40	DOA /NATIO 0.70	GTIOC7B/GTIOC4B#/GTIOC7B#
49	P91/MTIOC7C	P91/MTIOC7C/MTIOC7C#/GTIOC5B/
F0	D00/MTIO07D	GTIOC8B/GTIOC5B#/GTIOC8B#
50	P90/MTIOC7D	P90/MTIOC7D/MTIOC7D#/GTIOC6B/
<b></b>	D70/MTIOO4D	GTIOC9B/GTIOC6B#/GTIOC9B#
51	P76/MTIOC4D	P76/D0[A0/D0]/MTIOC4D/MTIOC4D#/ GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
52	P75/MTIOC4C	P75/D1[A1/D1]/MTIOC4C/MTIOC4C#/
52	P75/W110C4C	GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
53	P74/MTIOC3D	P74/D2[A2/D2]/MTIOC3D/MTIOC3D#/
55	P74/W110C3D	GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
54	P73/MTIOC4B	P73/D3[A3/D3]/MTIOC4B/MTIOC4B#/
34	F 7 3/WITIOC4B	GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
55	P72/MTIOC4A	P72/D4[A4/D4]/MTIOC4A/MTIOC4A#/
33	1 72/WITIOUTA	GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
56	P71/MTIOC3B	P71/D5[A5/D5]/MTIOC3B/MTIOC3B#/
50	1 7 1/WITIOGSB	GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#
57	P70/POE0#/IRQ5	P70/D6[A6/D6]/GTETRGA/GTETRGB/
0,	170/1020/////	GTETRGC/GTETRGD/POE0#/CTS9#/
		RTS9#/SS9#/IRQ5_DS
58	P33/MTIOC3A/MTCLKA/TMO0/SSLA3	P33/D7[A7/D7]/MTIOC3A/MTCLKA/
		MTIOC3A#/MTCLKA#/GTIOC3B/
		GTIOC3B#/TMO0/SSLA3/IRQ13_DS
59	P32/MTIOC3C/MTCLKB/TMO6/SSLA2	P32/D8[A8/D8]/MTIOC3C/MTCLKB/
		MTIOC3C#/MTCLKB#/GTIOC3A/
		GTIOC3A#/TMO6/SSLA2/IRQ12_DS
60	VCC	VCC
61	P31/MTIOC0A/MTCLKC/TMRI6/SSLA1/	P31/D9[A9/D9]/MTIOC0A/MTCLKC/
	IRQ6	MTIOC0A#/MTCLKC#/TMRI6/SSLA1/IRQ6
62	VSS	VSS
63	P30/MTIOC0B/MTCLKD/TMCI6/SSLA0/	P30/D10[A10/D10]/MTIOC0B/MTCLKD/
	IRQ7/COMP3	MTIOC0B#/MTCLKD#/TMCI6/SCK8/
		CTS8#/RTS8#/SS8#/SSLA0/IRQ7/COMP3
64	P24/MTIC5U/TMCI2/TMO6/RSPCKA/	P27/CS3#/MTIOC1A/MTIOC0C/
	COMP0	MTIOC1A#/MTIOC0C#/POE9#/IRQ15
65	P23/MTIC5V/TMO2/CACREF/MOSIA/	P24/D11[A11/D11]/MTIC5U/MTIC5U#/
	COMP1	TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/
		RSPCKA/IRQ4/COMP0
66	P22/MTIC5W/TMRI2/TMO4/MISOA/	P23/D12[A12/D12]/MTIC5V/MTIC5V#/
	ADTRG2#/COMP2	TMO2/CACREF/TXD8/SMOSI8/SSDA8/
		TXD12/SMOSI12/SSDA12/TXDX12/
07	DOA/NATOLIKA/NATIOCOA/TRAOLA/IDCO/	SIOX12/MOSIA/CTX0/IRQ11/COMP1
67	P21/MTCLKA/MTIOC9A/TMCI4/IRQ6/	P22/D13[A13/D13]/MTIC5W/MTCLKD/
	ADTRG1#/AN116/CVREFC1	MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/ TMO4/RXD8/SMISO8/SSCL8/RXD12/
		SMISO12/SSCL12/RXDX12/MISOA/CRX0/
		IRQ10/ADTRG2#/COMP2
		IN COLUMN COLUMN C

		and the RX241 Group
100 Pins	RX24T	RX66T
100 FIIIS	(Chip Version A)	(with PGA pseudo-differential input and USB pins)
68	P20/MTCLKB/MTIOC9C/TMRI4/IRQ7/	P21/D14[A14/D14]/MTIOC9A/MTCLKA/
	ADTRG0#/AN016/CVREFC0	MTIOC9A#/MTCLKA#/TMCI4/TXD8/
		SMOSI8/SSDA8/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/MOSIA/
00	DOC/ANIOOS	IRQ6_DS/AN217/ADTRG1#/COMP5
69	P65/AN205	P20/D15[A15/D15]/MTIOC9C/MTCLKB/ MTIOC9C#/MTCLKB#/TMRI4/CTS8#/
		RTS8#/SS8#/SCK8/RSPCKA/IRQ7 DS/
		AN216/ADTRG0#/COMP4
70	P64/AN204	P65/A12/IRQ9/AN211/CMPC53/DA1
71	AVCC2	P64/A13/IRQ8/AN210/CMPC33/DA0
72	VREF	AVCC2
73	AVSS2	AVSS2
74	P63/AN203/IRQ7	P63/A12/A14/IRQ7/AN209/CMPC23
75	P62/AN202/IRQ6	P62/A13/A15/IRQ6/AN208/CMPC43
76	P61/AN201/IRQ5	P61/A14/A16/IRQ5/AN207/CMPC13
77	P60/AN200/IRQ4	P60/A15/A17/IRQ4/AN206/CMPC03
78	P55/AN211/IRQ3	P55/A16/A18/IRQ3/AN203/CMPC32
79	P54/AN210/IRQ2	P54/A17/A19/IRQ2/AN202/CMPC22
80	P53/AN209/IRQ1	P53/A18/A20/IRQ1/AN201/CMPC12
81	P52/AN208/IRQ0	P52/IRQ0/AN200/CMPC02
82	P51/AN207	P47/AN103
83	P50/AN206	P46/AN102/CMPC50/CMPC51
84	P47/AN103	P45/AN101/CMPC40/CMPC41
85	P46/AN102/CMPC12/CMPC13/CMPC30/	P44/AN100/CMPC30/CMPC31
00	CMPC31	1 44// W100/ GWII GGG/ GWII GG1
86	P45/AN101/CMPC02/CMPC03/CMPC20/	PH4/AN107/PGAVSS1
	CMPC21	
87	P44/AN100/CMPC10/CMPC11/CMPC32/	P43/AN003
	CMPC33	
88	P43/AN003	P42/AN002/CMPC20/CMPC21
89	P42/AN002	P41/AN001/CMPC10/CMPC11
90	P41/AN001	P40/AN000/CMPC00/CMPC01
91	P40/AN000/CMPC00/CMPC01/CMPC22/	PH0/AN007/PGAVSS0
	CMPC23	
92	AVCC1	AVCC1
93	AVCC0	AVCC0
94	AVSS0	AVSS0
95	AVSS1	AVSS1
96	P82/MTIC5U/TMO4/SCK6	P82/ALE/WAIT#/MTIC5U/MTIC5U#/
		TMO4/SCK6/SCK12/IRQ3/COMP5
97	P81/MTIC5V/TMCI4/TXD6/SMOSI6/SSDA6	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/
		TXD6/SMOSI6/SSDA6/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/COMP4
98	P80/MTIC5W/TMRI4/RXD6/SMISO6/SSCL6	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/
		RXD6/SMISO6/SSCL6/RXD12/SMISO12/
		SSCL12/RXDX12/IRQ5/COMP3
99	P11/MTIOC3A/MTCLKC/TMO3/IRQ1	P11/RD#/MTIOC3A/MTCLKC/
		MTIOC3A#/MTCLKC#/MTIOC9D/
		GTIOC3B/GTETRGA/GTIOC3B#/ GTETRGC/TMO3/POE9#/IRQ1_DS
100	P10/MTIOC9B/MTCLKD/TMRI3/POE12#/	P10/MTIOC9B/MTCLKD/MTIOC9B#/
100	CTS6#/RTS6#/SS6#/IRQ0	MTCLKD#/GTETRGB/GTETRGD/TMRI3/
	0130#/N130#/330#/INQ0	POE12#/CTS6#/RTS6#/SS6#/IRQ0 DS
	I.	1

## 3.5 100-Pin Package (RX24T: Chip Version A, RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

Table 3.5 lists Comparison of Pin Functions for 100-Pin Packages (RX24T: Chip Version A, RX66T: With PGA Pseudo-Differential Input and Without USB Pins).

Table 3.5 Comparison of Pin Functions for 100-Pin Packages (RX24T: Chip Version A, RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

	RX24T	RX66T
100 Pins	(Chip Version A)	(with PGA pseudo-differential input and without USB pins)
1	PE5/IRQ0	PE5/BCLK/MTIOC9D/MTIOC9D#/GTIOC3A/
		GTETRGB/GTIOC3A#/GTETRGD/SCK9/
		CTS9#/RTS9#/SS9#/IRQ0/ADST0
2	P02/MTIOC9D/CTS1#/RTS1#/SS1#/IRQ5/	EMLE
	ADST0	
3	VSS	VSS
4	P00/IRQ2/ADST1	UB/P00/A11/MTIOC9A/MTIOC9A#/CACREF/
		RXD9/SMISO9/SSCL9/RXD12/SMISO12/
_	1.401	SSCL12/RXDX12/IRQ2/ADST1/COMP0
5	VCL	VCL
6	MD/FINED	MD/FINED
7	P01/POE12#/IRQ4/ADST2	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/POE12#/ TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/IRQ4/ADST2/
		COMP1
8	PE4/MTCLKC/POE10#/IRQ1	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/POE10#/
		SCK9/IRQ1
9	PE3/MTCLKD/POE11#/IRQ2	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/POE11#/
		CTS9#/RTS9#/SS9#/IRQ2_DS
10	RES#	RES#
11	XTAL/P37	XTAL/P37
12	VSS	VSS
13	EXTAL/P36	EXTAL/P36
14	VCC	VCC
15	PE2/POE10#/NMI	PE2/POE10#/NMI
16	PE1/MTIOC9D/TMO5/CTS5#/RTS5#/SS5#/	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/
	SSLA3	TMO5/CTS5#/RTS5#/SS5#/CTS12#/
47	DESCRIPTIONS OF TRACKS TRACKS (COLUMN	RTS12#/SS12#/SSLA3/IRQ15
17	PE0/MTIOC9B/TMCI1/TMCI5/SSLA2	PE0/WR1#/BC1#/WAIT#/MTIOC9B/
		MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/ SSCL5/SSLA2/CRX0/IRQ7
18	PD7/MTIOC9A/TMRI1/TMRI5/SSLA1	TRST#/PD7/MTIOC9A/MTIOC9A#/
10	DI/MITIOUS/VITWINI/TIVINIO/OULAT	GTIOC0A/GTIOC3A/GTIOC0A#/
		GTIOC3A#/TMRI1/TMRI5/TXD5/SMOSI5/
		SSDA5/SSLA1/CTX0/IRQ8
19	PD6/MTIOC9C/TMO1/CTS1#/RTS1#/SS1#/	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/
	SSLA0/IRQ5/ADST0	GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/
		CTS1#/RTS1#/SS1#/CTS11#/RTS11#/
		SS11#/SSLA0/IRQ5/ADST0
20	PD5/TMRI0/TMRI6/RXD1/SMISO1/SSCL1/	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/
	IRQ3	TMRIO/TMRI6/RXD1/SMISO1/SSCL1/
24		RXD11/SMISO11/SSCL11/IRQ6
21	PD4/TMCI0/TMCI6/SCK1/IRQ2	TCK/PD4/GTIOC1B/GTETRGB/ GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ2
		0110010#/11VICIO/11VICIO/3CK1/3CK11/IKQ2

_		and the RA241 Group
100 Pins	RX24T	RX66T
10011113	(Chip Version A)	(with PGA pseudo-differential input and without USB pins)
22	PD3/TMO0/TXD1/SMOSI1/SSDA1	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/ TMO0/TXD1/SMOSI1/SSDA1/TXD11/ SMOSI11/SSDA11
23	PD2/TMCI1/TMO4/SCK5/MOSIA	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/TMCI1/TMO4/ SCK5/SCK8/MOSIA
24	PD1/TMO2/MISOA	TRDATA3/PD1/A6/GTIOC3A/GTIOC0B/ GTIOC3A#/GTIOC0B#/TMO2/RXD8/ SMISO8/SSCL8/MISOA
25	PD0/TMO6/RSPCKA	TRDATA2/PD0/A5/GTIOC3B/GTIOC1A/ GTIOC3B#/GTIOC1A#/TMO6/TXD8/ SMOSI8/SSDA8/RSPCKA
26	PB7/SCK5	TRDATA1/PB7/A4/GTIOC1B/GTIOC1B#/ SCK5/SCK11/SCK12
27	PB6/RXD5/SMISO5/SSCL5/IRQ5	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/ RXD5/SMISO5/SSCL5/RXD11/SMISO11/ SSCL11/RXD12/SMISO12/SSCL12/ RXDX12/CRX0/IRQ2
28	PB5/TXD5/SMOSI5/SSDA5	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/ TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/ SSDA11/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0
29	VCC	VCC
30	PB4/POE8#/CTS5#/RTS5#/SS5#/IRQ3	PB4/A1/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/IRQ3_DS
31	VSS	VSS
32	PB3/MTIOC0A/CACREF/SCK6/RSPCKA	PB3/A7 <sup>(Note 1)</sup> /MTIOC0A/MTIOC0A#/CACREF/ SCK6/RSPCKA/IRQ9
33	PB2/MTIOC0B/TMRI0/ADSM0/TXD6/ SMOSI6/SSDA6/SDA0	PB2/A6 <sup>(Note 1)</sup> /MTIOC0B/MTIOC0B#/GTADSM0/ TMRI0/TXD6/SMOSI6/SSDA6/SDA/ADSM0
34	PB1/MTIOC0C/TMCI0/ADSM1/RXD6/ SMISO6/SSCL6/SCL0	PB1/A5(Note 1)/MTIOC0C/MTIOC0C#/GTADSM1/ TMCI0/RXD6/SMISO6/SSCL6/SCL/IRQ4/ ADSM1
35	PB0/MTIOC0D/TMO0/TXD6/SMOSI6/ SSDA6/MOSIA/ADTRG2#	PB0/A0/A4 <sup>(Note 1)</sup> /BC0#/MTIOC0D/MTIOC0D#/ TMO0/TXD6/SMOSI6/SSDA6/CTS11#/ RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
36	PA5/MTIOC1A/TMCI3/RXD6/SMISO6/ SSCL6/MISOA/IRQ1/ADTRG1#	PA5/A3 <sup>(Note 1)</sup> /MTIOC1A/MTIOC1A#/TMCI3/ RXD6/SMISO6/SSCL6/RXD8/SMISO8/ SSCL8/MISOA/IRQ1/ADTRG1#
37	PA4/MTIOC1B/TMCI7/SCK6/RSPCKA/ ADTRG0#	PA4/A2 <sup>(Note 1)</sup> /MTIOC1B/MTIOC1B#/TMCI7/ SCK6/TXD8/SMOSI8/SSDA8/RSPCKA/ ADTRG0#
38	PA3/MTIOC2A/TMRI7/SSLA0	PA3/A1 <sup>(Note 1)</sup> /MTIOC2A/MTIOC2A#/GTADSM0/ TMRI7/TXD9/SMOSI9/SSDA9/SCK8/SSLA0
39	PA2/MTIOC2B/TMO7/CTS6#/RTS6#/SS6#/ SSLA1	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/ GTADSM1/TMO7/CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/SCK11(Note 1)/SSLA1
40	PA1/MTIOC6A/TMO4/SSLA2/ADTRG0#	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/ SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/ SSLA2/CRX0/IRQ14_DS/ADTRG0#
41	PA0/MTIOC6C/TMO2/SSLA3	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/ TXD11/SMOSI11/SSDA11/SSLA3/CTX0
42	VCC	VCC

		and the RX241 Group
100 Pins	RX24T (Chip Version A)	RX66T (with PGA pseudo-differential input and without USB pins)
40		1 ,
43	P96/POE4#/ <mark>IRQ4</mark>	P96/CS0#/WAIT#/GTETRGA/GTETRGB/
		GTETRGC/GTETRGD/POE4#/CTS8#/
	1100	RTS8#/SS8#/IRQ4_DS
44	VSS	VSS
45	P95/MTIOC6B	P95/MTIOC6B/MTIOC6B#/GTIOC4A/
		GTIOC7A/GTIOC4A#/GTIOC7A#
46	P94/MTIOC7A	P94/MTIOC7A/MTIOC7A#/GTIOC5A/
		GTIOC8A/GTIOC5A#/GTIOC8A#
47	P93/MTIOC7B	P93/MTIOC7B/MTIOC7B#/GTIOC6A/
		GTIOC9A/GTIOC6A#/GTIOC9A#
48	P92/MTIOC6D	P92/MTIOC6D/MTIOC6D#/GTIOC4B/
.0		GTIOC7B/GTIOC4B#/GTIOC7B#
49	P91/MTIOC7C	P91/MTIOC7C/MTIOC7C#/GTIOC5B/
10	1 0 1/10110 01 0	GTIOC8B/GTIOC5B#/GTIOC8B#
50	P90/MTIOC7D	P90/MTIOC7D/MTIOC7D#/GTIOC6B/
30	F 90/WT10C7D	GTIOC9B/GTIOC6B#/GTIOC9B#
	D7C/MTIOCAD	
51	P76/MTIOC4D	P76/D0[A0/D0]/MTIOC4D/MTIOC4D#/
	D== /8 /TI 0 0 4 0	GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
52	P75/MTIOC4C	P75/D1[A1/D1]/MTIOC4C/MTIOC4C#/
		GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
53	P74/MTIOC3D	P74/D2[A2/D2]/MTIOC3D/MTIOC3D#/
		GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
54	P73/MTIOC4B	P73/D3[A3/D3]/MTIOC4B/MTIOC4B#/
		GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
55	P72/MTIOC4A	P72/D4[A4/D4]/MTIOC4A/MTIOC4A#/
		GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
56	P71/MTIOC3B	P71/D5[A5/D5]/MTIOC3B/MTIOC3B#/
		GTIOCOA/GTIOC4A/GTIOC0A#/GTIOC4A#
57	P70/POE0#/IRQ5	P70/D6[A6/D6]/GTETRGA/GTETRGB/
		GTETRGC/GTETRGD/POE0#/CTS9#/
		RTS9#/SS9#/IRQ5_DS
58	P33/MTIOC3A/MTCLKA/TMO0/SSLA3	P33/D7[A7/D7]/MTIOC3A/MTCLKA/
00	1 30/11/13/30/4/11/13/21/4/11/13/3/3/3/2/2/10	MTIOC3A#/MTCLKA#/GTIOC3B/
		GTIOC3B#/TMO0/SSLA3/IRQ13_DS
59	P32/MTIOC3C/MTCLKB/TMO6/SSLA2	P32/D8[A8/D8]/MTIOC3C/MTCLKB/
55	1 32/W110030/W10LRB/TW00/00L/A2	MTIOC3C#/MTCLKB#/GTIOC3A/
		GTIOC3A#/TMO6/SSLA2/IRQ12 DS
60	VCC	VCC
61	P31/MTIOC0A/MTCLKC/TMRI6/SSLA1/	P31/D9[A9/D9]/MTIOC0A/MTCLKC/
	IRQ6	MTIOCOA#/MTCLKC#/TMRI6/SSLA1/IRQ6
62	VSS	VSS
63	P30/MTIOC0B/MTCLKD/TMCI6/SSLA0/	P30/D10[A10/D10]/MTIOC0B/MTCLKD/
	IRQ7/COMP3	MTIOC0B#/MTCLKD#/TMCI6/SCK8/
		CTS8#/RTS8#/SS8#/SSLA0/IRQ7/COMP3
64	P24/MTIC5U/TMCI2/TMO6/RSPCKA/	P27/CS3#(Note 1)/MTIOC1A/MTIOC0C/
	COMP0	MTIOC1A#/MTIOC0C#/POE9#/IRQ15
65	P23/MTIC5V/TMO2/CACREF/MOSIA/	P24/D11[A11/D11]/MTIC5U/MTIC5U#/
00	COMP1	TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/
	CONFI	RSPCKA/IRQ4/COMP0
66	P22/MTIC5W/TMRI2/TMO4/MISOA/	
66		P23/D12[A12/D12]/MTIC5V/MTIC5V#/ TMO2/CACREF/TXD8/SMOSI8/SSDA8/
	ADTRG2#/COMP2	TXD12/SMOSI12/SSDA12/TXDX12/
		SIOX12/MOSIA/CTX0/IRQ11/COMP1

		and the KA241 Group
100 Pins	RX24T	RX66T
	(Chip Version A)	(with PGA pseudo-differential input and without USB pins)
67	P21/MTCLKA/MTIOC9A/TMCI4/IRQ6/ ADTRG1#/AN116/CVREFC1	P22/D13[A13/D13]/MTIC5W/MTCLKD/ MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/ TMO4/RXD8/SMISO8/SSCL8/RXD12/ SMISO12/SSCL12/RXDX12/MISOA/CRX0/ IRQ10/ADTRG2#/COMP2
68	P20/MTCLKB/MTIOC9C/TMRI4/IRQ7/ ADTRG0#/AN016/CVREFC0	P21/D14[A14/D14]/MTIOC9A/MTCLKA/ MTIOC9A#/MTCLKA#/TMCI4/TXD8/ SMOSI8/SSDA8/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12/MOSIA/ IRQ6_DS/AN217/ADTRG1#/COMP5
69	P65/AN205	P20/D15[A15/D15]/MTIOC9C/MTCLKB/ MTIOC9C#/MTCLKB#/TMRI4/CTS8#/ RTS8#/SS8#/SCK8/RSPCKA/IRQ7_DS/ AN216/ADTRG0#/COMP4
70	P64/AN204	P65/A12/IRQ9/AN211/CMPC53/DA1
71	AVCC2	P64/A13/IRQ8/AN210/CMPC33/DA0
72	VREF	AVCC2
73	AVSS2	AVSS2
74	P63/AN203/IRQ7	P63/A12 <sup>(Note 1)</sup> /A14/IRQ7/AN209/CMPC23
75	P62/AN202/IRQ6	P62/A13 <sup>(Note 1)</sup> /A15/IRQ6/AN208/CMPC43
76	P61/AN201/IRQ5	P61/A14 <sup>(Note 1)</sup> /A16/IRQ5/AN207/CMPC13
77	P60/AN200/IRQ4	P60/A15 <sup>(Note 1)</sup> /A17/IRQ4/AN206/CMPC03
78	P55/AN211/IRQ3	P55/A16 <sup>(Note 1)</sup> /A18/IRQ3/AN203/CMPC32
79	P54/AN210/IRQ2	P54/A17 <sup>(Note 1)</sup> /A19/IRQ2/AN202/CMPC22
80	P53/AN209/IRQ1	P53/A18 <sup>(Note 1)</sup> /A20/IRQ1/AN201/CMPC12
81	P52/AN208/IRQ0	P52/IRQ0/AN200/CMPC02
82	P51/AN207	P47/AN103
83	P50/AN206	P46/AN102/CMPC50/CMPC51
84	P47/AN103	P45/AN101/CMPC40/CMPC41
85	P46/AN102/CMPC12/CMPC13/CMPC30/ CMPC31	P44/AN100/CMPC30/CMPC31
86	P45/AN101/CMPC02/CMPC03/CMPC20/ CMPC21	PH4/AN107/PGAVSS1
87	P44/AN100/CMPC10/CMPC11/CMPC32/ CMPC33	P43/AN003
88	P43/AN003	P42/AN002/CMPC20/CMPC21
89	P42/AN002	P41/AN001/CMPC10/CMPC11
90	P41/AN001	P40/AN000/CMPC00/CMPC01
91	P40/AN000/CMPC00/CMPC01/CMPC22/ CMPC23	PH0/AN007/PGAVSS0
92	AVCC1	AVCC1
93	AVCC0	AVCC0
94	AVSS0	AVSS0
95	AVSS1	AVSS1
96	P82/MTIC5U/TMO4/SCK6	P82/ALE/WAIT#/MTIC5U/MTIC5U#/ TMO4/SCK6/SCK12/IRQ3/COMP5
97	P81/MTIC5V/TMCI4/TXD6/SMOSI6/SSDA6	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/ TXD6/SMOSI6/SSDA6/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12/COMP4
98	P80/MTIC5W/TMRI4/RXD6/SMISO6/SSCL6	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/ RXD6/SMISO6/SSCL6/RXD12/SMISO12/ SSCL12/RXDX12/IRQ5/COMP3

#### **RX66T Group, RX24T Group**

100 Pins	RX24T	RX66T
100 Filis	(Chip Version A)	(with PGA pseudo-differential input and without USB pins)
99	P11/MTIOC3A/MTCLKC/TMO3/IRQ1	P11/RD#/MTIOC3A/MTCLKC/
		MTIOC3A#/MTCLKC#/MTIOC9D/
		GTIOC3B/GTETRGA/GTIOC3B#/
		GTETRGC/TMO3/POE9#/IRQ1_DS
100	P10/MTIOC9B/MTCLKD/TMRI3/POE12#/	P10/MTIOC9B/MTCLKD/MTIOC9B#/
	CTS6#/RTS6#/SS6#/IRQ0	MTCLKD#/GTETRGB/GTETRGD/TMRI3/
		POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS

Note 1. These pins are only enabled for products with 128 Kbytes of RAM.

## 3.6 100-Pin Package (RX24T: Chip Version A, RX66T: Without Both PGA Pseudo-Differential Input and USB Pins)

Table 3.6 lists Comparison of Pin Functions for 100-Pin Package (RX24T: Chip Version A, RX66T: Without Both PGA Pseudo-Differential Input and USB Pins).

Table 3.6 Comparison of Pin Functions for 100-Pin Package (RX24T: Chip Version A, RX66T: Without Both PGA Pseudo-Differential Input and USB Pins)

100 Pins	RX24T	RX66T
100 FIIIS	(Chip Version A)	(without both PGA pseudo-differential input and USB)
1	PE5/IRQ0	PE5/BCLK/MTIOC9D/MTIOC9D#/GTIOC3A/
		GTETRGB/GTIOC3A#/GTETRGD/SCK9/
		CTS9#/RTS9#/SS9#/IRQ0/ADST0
2	P02/MTIOC9D/CTS1#/RTS1#/SS1#/IRQ5/	EMLE
	ADST0	
3	VSS	VSS
4	P00/IRQ2/ADST1	UB/P00/A11/MTIOC9A/MTIOC9A#/CACREF/
		RXD9/SMISO9/SSCL9/RXD12/SMISO12/
		SSCL12/RXDX12/IRQ2/ADST1/COMP0
5	VCL	VCL
6	MD/FINED	MD/FINED
7	P01/P0E12#/IRQ4/ADST2	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/POE12#/
		TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/IRQ4/ADST2/
	DE 4/MTOLICO/DOE 40///DO4	COMP1
8	PE4/MTCLKC/POE10#/IRQ1	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/POE10#/ SCK9/IRQ1
9	PE3/MTCLKD/POE11#/IRQ2	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/
9	PES/IVIT CERD/POETT#/IRQ2	GTETRGB/GTETRGC/GTETRGD/POE11#/
		CTS9#/RTS9#/SS9#/IRQ2_DS
10	RES#	RES#
11	XTAL/P37	XTAL/P37
12	VSS	VSS
13	EXTAL/P36	EXTAL/P36
14	VCC	VCC
15	PE2/POE10#/NMI	PE2/POE10#/NMI
16	PE1/MTIOC9D/TMO5/CTS5#/RTS5#/SS5#/	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/
	SSLA3	TMO5/CTS5#/RTS5#/SS5#/CTS12#/
		RTS12#/SS12#/SSLA3/IRQ15
17	PE0/MTIOC9B/TMCI1/TMCI5/SSLA2	PE0/WR1#/BC1#/WAIT#/MTIOC9B/
		MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/
		SSCL5/SSLA2/CRX0/IRQ7
18	PD7/MTIOC9A/TMRI1/TMRI5/SSLA1	TRST#/PD7/MTIOC9A/MTIOC9A#/
		GTIOC0A/GTIOC3A/GTIOC0A#/
		GTIOC3A#/TMRI1/TMRI5/TXD5/SMOSI5/
		SSDA5/SSLA1/CTX0/IRQ8
19	PD6/MTIOC9C/TMO1/CTS1#/RTS1#/SS1#/	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/
	SSLA0/IRQ5/ADST0	GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/
		CTS1#/RTS1#/SS1#/CTS11#/RTS11#/
	DD5/TMDI0/TMDI0/DV54/004/004/006	SS11#/SSLA0/IRQ5/ADST0
20	PD5/TMRI0/TMRI6/RXD1/SMISO1/SSCL1/	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/
	IRQ3	TMRI0/TMRI6/RXD1/SMISO1/SSCL1/
		RXD11/SMISO11/SSCL11/IRQ6

		and the RA241 Grou
100 Pins	RX24T	RX66T
100 1 1113	(Chip Version A)	(without both PGA pseudo-differential input and USB)
21	PD4/TMCI0/TMCI6/SCK1/IRQ2	TCK/PD4/GTIOC1B/GTETRGB/
		GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ2
22	PD3/TMO0/TXD1/SMOSI1/SSDA1	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/
		TMO0/TXD1/SMOSI1/SSDA1/TXD11/
		SMOSI11/SSDA11
23	PD2/TMCI1/TMO4/SCK5/MOSIA	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/
		GTIOC2B#/GTIOC0A#/TMCI1/TMO4/
		SCK5/ <mark>SCK8</mark> /MOSIA
24	PD1/TMO2/MISOA	TRDATA3/PD1/A6/GTIOC3A/GTIOC0B/
		GTIOC3A#/GTIOC0B#/TMO2/RXD8/
		SMISO8/SSCL8/MISOA
25	PD0/TMO6/RSPCKA	TRDATA2/PD0/A5/GTIOC3B/GTIOC1A/
20	Bo, Tivico, Not on t	GTIOC3B#/GTIOC1A#/TMO6/TXD8/
		SMOSI8/SSDA8/RSPCKA
26	PB7/SCK5	TRDATA1/PB7/A4/GTIOC1B/GTIOC1B#/
20	I Briocito	SCK5/SCK11/SCK12
27	PB6/RXD5/SMISO5/SSCL5/IRQ5	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/
21	PB0/RAD3/SWIISO3/SSCL3/IRQ3	RXD5/SMISO5/SSCL5/RXD11/SMISO11/
		SSCL11/RXD12/SMISO12/SSCL12/
		RXDX12/CRX0/IRQ2
28	PB5/TXD5/SMOSI5/SSDA5	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/
20	PB5/17D5/SIMOS15/SSDA5	TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/
		SSDA11/TXD12/SMOSI12/SSDA12/
		TXDX12/SIOX12/CTX0
00	V00	
29	VCC	VCC
30	PB4/POE8#/CTS5#/RTS5#/SS5#/IRQ3	PB4/A1/GTETRGA/GTETRGB/GTETRGC/
		GTETRGD/POE8#/CTS5#/RTS5#/SS5#/
	1400	SCK11/CTS11#/RTS11#/SS11#/IRQ3_DS
31	VSS	VSS
32	PB3/MTIOC0A/CACREF/SCK6/RSPCKA	PB3/A7 <sup>(Note 1)</sup> /MTIOC0A/MTIOC0A#/
		CACREF/SCK6/RSPCKA/IRQ9
33	PB2/MTIOC0B/TMRI0/ADSM0/TXD6/	PB2/A6 <sup>(Note 1)</sup> /MTIOC0B/MTIOC0B#/
	SMOSI6/SSDA6/SDA0	GTADSM0/TMRI0/TXD6/SMOSI6/SSDA6/
		SDA/ADSM0
34	PB1/MTIOC0C/TMCI0/ADSM1/RXD6/	PB1/A5(Note 1)/MTIOC0C/MTIOC0C#/
	SMISO6/SSCL6/SCL0	GTADSM1/TMCI0/RXD6/SMISO6/SSCL6/
		SCL/IRQ4/ADSM1
35	PB0/MTIOC0D/TMO0/TXD6/SMOSI6/	PB0/A0/A4 <sup>(Note 1)</sup> /BC0#/MTIOC0D/MTIOC0D#/
00	SSDA6/MOSIA/ADTRG2#	TMO0/TXD6/SMOSI6/SSDA6/CTS11#/
	GODNO/MOGI/V/NDTNG2#	RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
36	PA5/MTIOC1A/TMCI3/RXD6/SMISO6/	PA5/A3(Note 1)/MTIOC1A/MTIOC1A#/TMCI3/
30	SSCL6/MISOA/IRQ1/ADTRG1#	RXD6/SMISO6/SSCL6/RXD8/SMISO8/
	GGGLO/IVIIGOA/IIAG I/AD I NG I#	SSCL8/MISOA/IRQ1/ADTRG1#
37	PA4/MTIOC1B/TMCI7/SCK6/RSPCKA/	PA4/A2 <sup>(Note 1)</sup> /MTIOC1B/MTIOC1B#/TMCI7/
31	ADTRG0#	SCK6/TXD8/SMOSI8/SSDA8/RSPCKA/
	ADTROO#	ADTRG0#
20	DA2/MTIOC2A/TMDI7/SSLAO	
38	PA3/MTIOC2A/TMRI7/SSLA0	PA3/A1(Note 1)/MTIOC2A/MTIOC2A#/
		GTADSM0/TMRI7/TXD9/SMOSI9/SSDA9/
		SCK8/SSLA0
39	PA2/MTIOC2B/TMO7/CTS6#/RTS6#/SS6#/	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/
	SSLA1	GTADSM1/TMO7/CTS6#/RTS6#/SS6#/
		RXD9/SMISO9/SSCL9/SCK11 <sup>(Note 1)</sup> /SSLA1

		and the RX241 Grou
100 Pins	RX24T	RX66T
(Chip Version A)		(without both PGA pseudo-differential input and USB)
40	PA1/MTIOC6A/TMO4/SSLA2/ADTRG0#	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/
		SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/
		SSLA2/CRX0/IRQ14_DS/ADTRG0#
41	PA0/MTIOC6C/TMO2/SSLA3	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/
		TXD11/SMOSI11/SSDA11/SSLA3/CTX0
42	VCC	VCC
43	P96/POE4#/IRQ4	P96/CS0#/WAIT#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/
		POE4#/CTS8#/RTS8#/SS8#/IRQ4_DS
44	VSS	VSS
45	P95/MTIOC6B	P95/MTIOC6B/MTIOC6B#/GTIOC4A/
		GTIOC7A/GTIOC4A#/GTIOC7A#
46	P94/MTIOC7A	P94/MTIOC7A/MTIOC7A#/GTIOC5A/
		GTIOC8A/GTIOC5A#/GTIOC8A#
47	P93/MTIOC7B	P93/MTIOC7B/MTIOC7B#/GTIOC6A/
		GTIOC9A/GTIOC6A#/GTIOC9A#
48	P92/MTIOC6D	P92/MTIOC6D/MTIOC6D#/GTIOC4B/
		GTIOC7B/GTIOC4B#/GTIOC7B#
49	P91/MTIOC7C	P91/MTIOC7C/MTIOC7C#/GTIOC5B/
		GTIOC8B/GTIOC5B#/GTIOC8B#
50	P90/MTIOC7D	P90/MTIOC7D/MTIOC7D#/GTIOC6B/
		GTIOC9B/GTIOC6B#/GTIOC9B#
51	P76/MTIOC4D	P76/D0[A0/D0]/MTIOC4D/MTIOC4D#/
		GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
52	P75/MTIOC4C	P75/D1[A1/D1]/MTIOC4C/MTIOC4C#/
		GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
53	P74/MTIOC3D	P74/D2[A2/D2]/MTIOC3D/MTIOC3D#/
		GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
54	P73/MTIOC4B	P73/D3[A3/D3]/MTIOC4B/MTIOC4B#/
		GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
55	P72/MTIOC4A	P72/D4[A4/D4]/MTIOC4A/MTIOC4A#/
		GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
56	P71/MTIOC3B	P71/D5[A5/D5]/MTIOC3B/MTIOC3B#/
		GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#
57	P70/POE0#/IRQ5	P70/D6[A6/D6]/GTETRGA/GTETRGB/
		GTETRGC/GTETRGD/POE0#/CTS9#/
		RTS9#/SS9#/IRQ5_DS
58	P33/MTIOC3A/MTCLKA/TMO0/SSLA3	P33/D7[A7/D7]/MTIOC3A/MTCLKA/
		MTIOC3A#/MTCLKA#/GTIOC3B/
		GTIOC3B#/TMO0/SSLA3/IRQ13_DS
59	P32/MTIOC3C/MTCLKB/TMO6/SSLA2	P32/D8[A8/D8]/MTIOC3C/MTCLKB/
		MTIOC3C#/MTCLKB#/GTIOC3A/
		GTIOC3A#/TMO6/SSLA2/IRQ12_DS
60	VCC	VCC
61	P31/MTIOC0A/MTCLKC/TMRI6/SSLA1/	P31/D9[A9/D9]/MTIOC0A/MTCLKC/
	IRQ6	MTIOC0A#/MTCLKC#/TMRI6/SSLA1/IRQ6
62	VSS	VSS
63	P30/MTIOC0B/MTCLKD/TMCI6/SSLA0/	P30/D10[A10/D10]/MTIOC0B/MTCLKD/
	IRQ7/COMP3	MTIOC0B#/MTCLKD#/TMCI6/SCK8/
		CTS8#/RTS8#/SS8#/SSLA0/IRQ7/COMP3
64	P24/MTIC5U/TMCI2/TMO6/RSPCKA/	P24/D11[A11/D11]/MTIC5U/MTIC5U#/
	COMP0	TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/
		RSPCKA/IRQ4/COMP0

100 Pins	RX24T	RX66T
	(Chip Version A)	(without both PGA pseudo-differential input and USB)
65	P23/MTIC5V/TMO2/CACREF/MOSIA/	P23/D12[A12/D12]/MTIC5V/MTIC5V#/
	COMP1	TMO2/CACREF/TXD8/SMOSI8/SSDA8/
		TXD12/SMOSI12/SSDA12/TXDX12/
00	P22/MTIC5W/TMRI2/TMO4/MISOA/	SIOX12/MOSIA/CTX0/IRQ11/COMP1
66	ADTRG2#/COMP2	P22/D13[A13/D13]/MTIC5W/MTCLKD/ MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/
	ADTRG2#/COMP2	TMO4/RXD8/SMISO8/SSCL8/RXD12/
		SMISO12/SSCL12/RXDX12/MISOA/CRX0/
		IRQ10/ADTRG2#/COMP2
67	P21/MTCLKA/MTIOC9A/TMCI4/IRQ6/	P21/D14[A14/D14]/MTIOC9A/MTCLKA/
	ADTRG1#/AN116/CVREFC1	MTIOC9A#/MTCLKA#/TMCI4/TXD8/
		SMOSI8/SSDA8/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/MOSIA/
		IRQ6_DS/AN217/ADTRG1#/COMP5
68	P20/MTCLKB/MTIOC9C/TMRI4/IRQ7/	P20/D15[A15/D15]/MTIOC9C/MTCLKB/
	ADTRG0#/AN016/CVREFC0	MTIOC9C#/MTCLKB#/TMRI4/CTS8#/
		RTS8#/SS8#/SCK8/RSPCKA/IRQ7_DS/
		AN216/ADTRG0#/COMP4
69	P65/AN205	P65/A12/IRQ9/AN211/CMPC53/DA1
70	P64/AN204	P64/A13/IRQ8/AN210/CMPC33/DA0
71	AVCC2	AVCC2
72	VREF	AVCC2
73	AVSS2	AVSS2
74	P63/AN203/IRQ7	P63/A12 <sup>(Note 1)</sup> /A14/IRQ7/AN209/CMPC23
75	P62/AN202/IRQ6	P62/A13 <sup>(Note 1)</sup> /A15/IRQ6/AN208/CMPC43
76	P61/AN201/IRQ5	P61/A14 <sup>(Note 1)</sup> /A16/IRQ5/AN207/CMPC13
77	P60/AN200/IRQ4	P60/A15 <sup>(Note 1)</sup> /A17/IRQ4/AN206/CMPC03
78	P55/AN211/IRQ3	P55/A16 <sup>(Note 1)</sup> /A18/IRQ3/AN203/CMPC32
79	P54/AN210/IRQ2	P54/A17 <sup>(Note 1)</sup> /A19/IRQ2/AN202/CMPC22
80	P53/AN209/IRQ1	P53/A18 <sup>(Note 1)</sup> /A20/IRQ1/AN201/CMPC12
81	P52/AN208/IRQ0	P52/IRQ0/AN200/CMPC02
82	P51/AN207	P51/AN205/CMPC52
83	P50/AN206	P50/AN204/CMPC42
84	P47/AN103	P47/AN103
85	P46/AN102/CMPC12/CMPC13/CMPC30/	P46/AN102/CMPC50/CMPC51
	CMPC31	
86	P45/AN101/CMPC02/CMPC03/CMPC20/	P45/AN101/CMPC40/CMPC41
	CMPC21	
87	P44/AN100/CMPC10/CMPC11/CMPC32/	P44/AN100/CMPC30/CMPC31
	CMPC33	
88	P43/AN003	P43/AN003
89	P42/AN002	P42/AN002/CMPC20/CMPC21
90	P41/AN001	P41/AN001/CMPC10/CMPC11
91	P40/AN000/CMPC00/CMPC01/CMPC22/	P40/AN000/CMPC00/CMPC01
	CMPC23	
92	AVCC1	AVCC1
93	AVCC0	AVCC0
94	AVSS0	AVSS0
95	AVSS1	AVSS1
96	P82/MTIC5U/TMO4/SCK6	P82/ALE/WAIT#/MTIC5U/MTIC5U#/
90		

100 Pins	RX24T	RX66T
100 Fills	(Chip Version A)	(without both PGA pseudo-differential input and USB)
97	P81/MTIC5V/TMCI4/TXD6/SMOSI6/SSDA6	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/
		TXD6/SMOSI6/SSDA6/TXD12/SMOSI12/
		SSDA12/TXDX12/SIOX12/COMP4
98	P80/MTIC5W/TMRI4/RXD6/SMISO6/SSCL6	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/
		RXD6/SMISO6/SSCL6/RXD12/SMISO12/
		SSCL12/RXDX12/IRQ5/COMP3
99	P11/MTIOC3A/MTCLKC/TMO3/IRQ1	P11/RD#/MTIOC3A/MTCLKC/
		MTIOC3A#/MTCLKC#/MTIOC9D/
		GTIOC3B/GTETRGA/GTIOC3B#/
		GTETRGC/TMO3/POE9#/IRQ1_DS
100	P10/MTIOC9B/MTCLKD/TMRI3/POE12#/	P10/MTIOC9B/MTCLKD/MTIOC9B#/
	CTS6#/RTS6#/SS6#/IRQ0	MTCLKD#/GTETRGB/GTETRGD/TMRI3/
		POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS

Note 1. These pins are only enabled for products with 128 Kbytes of RAM.

### 3.7 80-Pin Package

Table 3.7 lists Comparison of Pin Functions for 80-Pin Package.

Table 3.7 Comparison of Pin Functions for 80-Pin Package

80Pins	RX24T	RX66T (with PGA pseudo-differential input and without USB pins)
1	P02/MTIOC9D/CTS1#/RTS1#/SS1#/IRQ5/	(with PGA pseudo-differential input and without USB pins)  EMLE
'	ADST0	LIVILL
2	VSS	VSS
3	P00/IRQ2/ADST1	UB/P00/MTIOC9A/MTIOC9A#/CACREF/
		RXD9/SMISO9/SSCL9/RXD12/SMISO12/
		SSCL12/RXDX12/IRQ2/ADST1/COMP0
4	VCL	VCL
5	MD/FINED	MD/FINED
6	P01/POE12#/IRQ4/ADST2	P01/MTIOC9C/MTIOC9C#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/
		POE12#/TXD9/SMOSI9/SSDA9/TXD12/
		SMOSI12/SSDA12/TXDX12/SIOX12/ IRQ4/ADST2/COMP1
7	PE4/MTCLKC/POE10#/IRQ1	PE4/MTCLKC/MTCLKC#/GTETRGA/
·	PE4/WITCLRC/POETO#/IRQT	GTETRGB/GTETRGC/GTETRGD/POE10#/
		SCK9/IRQ1
8	PE3/MTCLKD/POE11#/IRQ2	PE3/MTCLKD/MTCLKD#/GTETRGA/
		GTETRGB/GTETRGC/GTETRGD/POE11#/
		CTS9#/RTS9#/SS9#/IRQ2_DS
9	RES#	RES#
10	XTAL/P37	XTAL/P37
11	VSS	VSS
12	EXTAL/P36	EXTAL/P36
13	VCC	VCC
14	PE2/POE10#/NMI	PE2/POE10#/NMI
15	PD7/MTIOC9A/TMRI1/TMRI5/SSLA1	TRST#/PD7/MTIOC9A/MTIOC9A#/
		GTIOC0A/GTIOC3A/GTIOC0A#/GTIOC3A#/
		TMRI1/TMRI5/TXD5/SMOSI5/SSDA5/
40		SSLA1/CTX0/IRQ8
16	PD6/MTIOC9C/TMO1/CTS1#/RTS1#/SS1#/	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/ GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/
	SSLA0/IRQ5/ADST0	CTS1#/RTS1#/SS1#/CTS11#/RTS11#/
		SS11#/SSLA0/IRQ5/ADST0
17	PD5/TMRI0/TMRI6/RXD1/SMISO1/SSCL1/	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/
	IRQ3	TMRI0/TMRI6/RXD1/SMISO1/SSCL1/
		RXD11/SMISO11/SSCL11/IRQ6
18	PD4/TMCI0/TMCI6/SCK1/IRQ2	TCK/PD4/GTIOC1B/GTETRGB/
		GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ2
19	PD3/TMO0/TXD1/SMOSI1/SSDA1	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/
		TMO0/TXD1/SMOSI1/SSDA1/TXD11/
		SMOSI11/SSDA11
20	PD2/TMCI1/TMO4/SCK5/MOSIA	PD2/GTIOC2B/GTIOC0A/GTIOC2B#/
04	PB6/RXD5/SMISO5/SSCL5/IRQ5	GTIOC0A#/TMCI1/TMO4/SCK5/SCK8/MOSIA
21	LD0/KYD3/2INII2O3/22CF2/IKG2	PB6/GTIOC2A/GTIOC2A#/RXD5/SMISO5/ SSCL5/RXD11/SMISO11/SSCL11/RXD12/
		SMISO12/SSCL12/RXDX12/CRX0/IRQ2
22	PB5/TXD5/SMOSI5/SSDA5	PB5/GTIOC2B/GTIOC2B#/TXD5/SMOSI5/
	25, 17, 25, 5, 11, 25, 5, 10	SSDA5/TXD11/SMOSI11/SSDA11/TXD12/
		SMOSI12/SSDA12/TXDX12/SIOX12/CTX0
23	VCC	VCC

		and the RX241 Group
80Pins	RX24T	RX66T (with PGA pseudo-differential input and without USB pins)
24	PB4/POE8#/CTS5#/RTS5#/SS5#/IRQ3	PB4/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/IRQ3_DS
25	VSS	VSS
26	PB3/MTIOC0A/CACREF/SCK6/RSPCKA	PB3/MTIOC0A/MTIOC0A#/CACREF/SCK6/ RSPCKA/IRQ9
27	PB2/MTIOC0B/TMRI0/ADSM0/TXD6/ SMOSI6/SSDA6/SDA0	PB2/MTIOC0B/MTIOC0B#/GTADSM0/ TMRI0/TXD6/SMOSI6/SSDA6/SDA/ADSM0
28	PB1/MTIOC0C/TMCI0/ADSM1/RXD6/ SMISO6/SSCL6/SCL0	PB1/MTIOC0C/MTIOC0C#/GTADSM1/TMCI0/ RXD6/SMISO6/SSCL6/SCL/IRQ4/ADSM1
29	PB0/MTIOC0D/TMO0/TXD6/SMOSI6/ SSDA6/MOSIA/ADTRG2#	PB0/MTIOC0D/MTIOC0D#/TMO0/TXD6/ SMOSI6/SSDA6/CTS11#/RTS11#/SS11#/ MOSIA/IRQ8/ADTRG2#
30	PA5/MTIOC1A/TMCI3/RXD6/SMISO6/ SSCL6/MISOA/IRQ1/ADTRG1#	PA5/MTIOC1A/MTIOC1A#/TMCI3/RXD6/ SMISO6/SSCL6/RXD8/SMISO8/SSCL8/ MISOA/IRQ1/ADTRG1#
31	PA3/MTIOC2A/TMRI7/SSLA0	PA3/MTIOC2A/MTIOC2A#/GTADSM0/ TMRI7/TXD9/SMOSI9/SSDA9/SCK8/SSLA0
32	VCC	VCC
33	P96/P0E4#/IRQ4	P96/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE4#/CTS8#/RTS8#/SS8#/ IRQ4_DS
34	VSS	VSS
35	P95/MTIOC6B	P95/MTIOC6B/MTIOC6B#/GTIOC4A/ GTIOC7A/GTIOC4A#/GTIOC7A#
36	P94/MTIOC7A	P94/MTIOC7A/MTIOC7A#/GTIOC5A/ GTIOC8A/GTIOC5A#/GTIOC8A#
37	P93/MTIOC7B	P93/MTIOC7B/MTIOC7B#/GTIOC6A/ GTIOC9A/GTIOC6A#/GTIOC9A#
38	P92/MTIOC6D	P92/MTIOC6D/MTIOC6D#/GTIOC4B/ GTIOC7B/GTIOC4B#/GTIOC7B#
39	P91/MTIOC7C	P91/MTIOC7C/MTIOC7C#/GTIOC5B/ GTIOC8B/GTIOC5B#/GTIOC8B#
40	P90/MTIOC7D	P90/MTIOC7D/MTIOC7D#/GTIOC6B/ GTIOC9B/GTIOC6B#/GTIOC9B#
41	P76/MTIOC4D	P76/MTIOC4D/MTIOC4D#/GTIOC2B/ GTIOC6B/GTIOC2B#/GTIOC6B#
42	P75/MTIOC4C	P75/MTIOC4C/MTIOC4C#/GTIOC1B/ GTIOC5B/GTIOC1B#/GTIOC5B#
43	P74/MTIOC3D	P74/MTIOC3D/MTIOC3D#/GTIOC0B/ GTIOC4B/GTIOC0B#/GTIOC4B#
44	P73/MTIOC4B	P73/MTIOC4B/MTIOC4B#/GTIOC2A/ GTIOC6A/GTIOC2A#/GTIOC6A#
45	P72/MTIOC4A	P72/MTIOC4A/MTIOC4A#/GTIOC1A/ GTIOC5A/GTIOC1A#/GTIOC5A#
46	P71/MTIOC3B	P71/MTIOC3B/MTIOC3B#/GTIOC0A/ GTIOC4A/GTIOC0A#/GTIOC4A#
47	P70/POE0#/IRQ5	P70/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE0#/CTS9#/RTS9#/SS9#/ IRQ5_DS
48	VCC	VCC
49	P31/MTIOC0A/MTCLKC/TMRI6/SSLA1/IRQ6	P31/MTIOC0A/MTCLKC/MTIOC0A#/ MTCLKC#/TMRI6/SSLA1/IRQ6
50	VSS	VSS
	, ·	

		and the RX241 Group
80Pins	RX24T	RX66T
F.4	P30/MTIOC0B/MTCLKD/TMCI6/SSLA0/	(with PGA pseudo-differential input and without USB pins) P30/MTIOC0B/MTCLKD/MTIOC0B#/
51	IRQ7/COMP3	MTCLKD#/TMCI6/SCK8/CTS8#/RTS8#/
	IRQ//COIVIP3	SS8#/SSLA0/IRQ7/COMP3
52	P24/MTIC5U/TMCI2/TMO6/RSPCKA/	P27/MTIOC1A/MTIOC0C/MTIOC1A#/
02	COMP0	MTIOC0C#/POE9#/IRQ15
53	P23/MTIC5V/TMO2/CACREF/MOSIA/	P22/MTIC5W/MTCLKD/MTIC5W#/MTCLKD#/
00	COMP1	MTIOC9B/TMRI2/TMO4/RXD8/SMISO8/
		SSCL8/RXD12/SMISO12/SSCL12/RXDX12/
		MISOA/CRX0/IRQ10/ADTRG2#/COMP2
54	P22/MTIC5W/TMRI2/TMO4/MISOA/	P21/MTIOC9A/MTCLKA/MTIOC9A#/
	ADTRG2#/COMP2	MTCLKA#/TMCI4/TXD8/SMOSI8/SSDA8/
		TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/
		MOSIA/IRQ6_DS/AN217/ADTRG1#/COMP5
55	P21/MTCLKA/MTIOC9A/TMCI4/IRQ6/	P20/MTIOC9C/MTCLKB/MTIOC9C#/
	ADTRG1#/AN116/CVREFC1	MTCLKB#/TMRI4/CTS8#/RTS8#/SS8#/
		SCK8/RSPCKA/IRQ7_DS/AN216/ ADTRG0#/COMP4
56	P20/MTCLKB/MTIOC9C/TMRI4/IRQ7/	P65/IRQ9/AN211/CMPC53/DA1
30	ADTRG0#/AN016/CVREFC0	P03/IRQ9/ANZTI/CMPC33/DAT
57	AVCC2	P64/IRQ8/AN210/CMPC33/DA0
58	VREF	AVCC2
59	AVSS2	AVSS2
60	P62/AN202/IRQ6	P62/IRQ6/AN208/CMPC43
61	P55/AN211/IRQ3	P55/IRQ3/AN203/CMPC32
62	P54/AN210/IRQ2	P54/IRQ2/AN203/CMPC22
63	P53/AN209/IRQ1	P53/IRQ1/AN201/CMPC12
64	P52/AN208/IRQ0	P52/IRQ0/AN200/CMPC02
65	P51/AN207	P47/AN103
66	P50/AN206	P46/AN102/CMPC50/CMPC51
67	P47/AN103	P45/AN101/CMPC40/CMPC41
68	P46/AN102/CMPC12/CMPC13/CMPC30/	P44/AN100/CMPC30/CMPC31
00	CMPC31	F44/AN TOO/CIVIF C30/CIVIF C31
69	P45/AN101/CMPC02/CMPC03/CMPC20/	PH4/AN107/PGAVSS1
05	CMPC21	THANKTOM SAVSOT
70	P44/AN100/CMPC10/CMPC11/CMPC32/	P43/AN003
70	CMPC33	1 40// ((000
71	P43/AN003	P42/AN002/CMPC20/CMPC21
72	P42/AN002	P41/AN001/CMPC10/CMPC11
73	P41/AN001	P40/AN000/CMPC00/CMPC01
74	P40/AN000/CMPC00/CMPC01/CMPC22/	PH0/AN007/PGAVSS0
, ,	CMPC23	This is the second seco
75	AVCC1	AVCC1
76	AVCC0	AVCCO
77	AVSS0	AVSSO
78	AVSS1	AVSS1
79	P11/MTIOC3A/MTCLKC/TMO3/IRQ1	P11/MTIOC3A/MTCLKC/MTIOC3A#/
.5		MTCLKC#/MTIOC9D/GTIOC3B/GTETRGA/
		GTIOC3B#/GTETRGC/TMO3/POE9#/
		IRQ1_DS
80	P10/MTIOC9B/MTCLKD/TMRI3/POE12#/	P10/MTIOC9B/MTCLKD/MTIOC9B#/
	CTS6#/RTS6#/SS6#/IRQ0	MTCLKD#/GTETRGB/GTETRGD/TMRI3/
		POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS

### 3.8 64-Pin Package

Table 3.8 lists Comparison of Pin Functions for 64-Pin Package.

Table 3.8 Comparison of Pin Functions for 64-Pin Package

64Pins	RX24T	RX66T
	DOOMTIOOODIOTOA WIDTOA WOOA WIDOO	(with PGA pseudo-differential input and without USB pins)
1	P02/MTIOC9D/CTS1#/RTS1#/SS1#/IRQ5/ ADST0	EMLE
2	P00/IRQ2/ADST1	UB/P00/MTIOC9A/MTIOC9A#/CACREF/ RXD9/SMISO9/SSCL9/RXD12/SMISO12/ SSCL12/RXDX12/IRQ2/ADST1/COMP0
3	VCL	VCL
4	MD/FINED	MD/FINED
5	P01/POE12#/IRQ4/ADST2	P01/MTIOC9C/MTIOC9C#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/ POE12#/TXD9/SMOSI9/SSDA9/TXD12/ SMOSI12/SSDA12/TXDX12/SIOX12/ IRQ4/ADST2/COMP1
6	RES#	RES#
7	XTAL/P37	XTAL/P37
8	VSS	VSS
9	EXTAL/P36	EXTAL/P36
10	VCC	VCC
11	PE2/POE10#/NMI	PE2/POE10#/NMI
12	PD7/MTIOC9A/TMRI1/TMRI5/SSLA1	TRST#/PD7/MTIOC9A/MTIOC9A#/ GTIOC0A/GTIOC3A/GTIOC0A#/ GTIOC3A#/TMRI1/TMRI5/TXD5/ SMOSI5/SSDA5/SSLA1/CTX0/IRQ8
13	PD6/MTIOC9C/TMO1/CTS1#/RTS1#/SS1#	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/ GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/ CTS1#/RTS1#/SS1#/CTS11#/RTS11#/ SS11#/SSLA0/IRQ5/ADST0
14	PD5/TMRI0/TMRI6/RXD1/SMISO1/SSCL1	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/ TMRI0/TMRI6/RXD1/SMISO1/SSCL1/ RXD11/SMISO11/SSCL11/IRQ6
15	PD4/TMCI0/TMCI6/SCK1/IRQ2	TCK/PD4/GTIOC1B/GTETRGB/ GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ2
16	PD3/TMO0/TXD1/SMOSI1/SSDA1	TDO/PD3/GTIOC2A/GTETRGC/ GTIOC2A#/TMO0/TXD1/SMOSI1/ SSDA1/TXD11/SMOSI11/SSDA11
17	PB6/RXD5/SMISO5/SSCL5/IRQ5	PB6/GTIOC2A/GTIOC2A#/RXD5/SMISO5/ SSCL5/RXD11/SMISO11/SSCL11/RXD12/ SMISO12/SSCL12/RXDX12/CRX0/IRQ2
18	PB5/TXD5/SMOSI5/SSDA5	PB5/GTIOC2B/GTIOC2B#/TXD5/SMOSI5/ SSDA5/TXD11/SMOSI11/SSDA11/TXD12/ SMOSI12/SSDA12/TXDX12/SIOX12/CTX0
19	PB4/POE8#/CTS5#/RTS5#/SS5#/IRQ3	PB4/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/IRQ3_DS
20	PB3/MTIOC0A/CACREF/SCK6/RSPCKA	PB3/MTIOC0A/MTIOC0A#/CACREF/SCK6/ RSPCKA/IRQ9
21	PB2/MTIOC0B/TMRI0/ADSM0/TXD6/ SMOSI6/SSDA6/SDA0	PB2/MTIOC0B/MTIOC0B#/GTADSM0/ TMRI0/TXD6/SMOSI6/SSDA6/SDA/ADSM0
22	PB1/MTIOC0C/TMCI0/ADSM1/RXD6/ SMISO6/SSCL6/SCL0	PB1/MTIOC0C/MTIOC0C#/GTADSM1/ TMCI0/RXD6/SMISO6/SSCL6/SCL/ IRQ4/ADSM1

		and the RX241 Group
64Pins	RX24T	RX66T
	1/00	(with PGA pseudo-differential input and without USB pins)
23	VCC	PB0/MTIOC0D/MTIOC0D#/TMO0/TXD6/
		SMOSI6/SSDA6/CTS11#/RTS11#/SS11#/ MOSIA/IRQ8/ADTRG2#
24	P96/POE4#/IRQ4	VCC
25	VSS VSS	P96/GTETRGA/GTETRGB/GTETRGC/
25	V55	GTETRGD/POE4#/CTS8#/RTS8#/
		SS8#/IRQ4 DS
26	P95/MTIOC6B	VSS
27	P94/MTIOC7A	P95/MTIOC6B/MTIOC6B#/GTIOC4A/ GTIOC7A/GTIOC4A#/GTIOC7A#
	DOG/MITIOGED	
28	P93/MTIOC7B	P94/MTIOC7A/MTIOC7A#/GTIOC5A/
	DOG/MITICOOD	GTIOC8A/GTIOC5A#/GTIOC8A#
29	P92/MTIOC6D	P93/MTIOC7B/MTIOC7B#/GTIOC6A/
	DO / // / TIOO DO	GTIOC9A/GTIOC6A#/GTIOC9A#
30	P91/MTIOC7C	P92/MTIOC6D/MTIOC6D#/GTIOC4B/
	D00/1471007D	GTIOC7B/GTIOC4B#/GTIOC7B#
31	P90/MTIOC7D	P91/MTIOC7C/MTIOC7C#/GTIOC5B/
		GTIOC8B/GTIOC5B#/GTIOC8B#
32	P76/MTIOC4D	P90/MTIOC7D/MTIOC7D#/GTIOC6B/
		GTIOC9B/GTIOC6B#/GTIOC9B#
33	P75/MTIOC4C	P76/MTIOC4D/MTIOC4D#/GTIOC2B/
		GTIOC6B/GTIOC2B#/GTIOC6B#
34	P74/MTIOC3D	P75/MTIOC4C/MTIOC4C#/GTIOC1B/
		GTIOC5B/GTIOC1B#/GTIOC5B#
35	P73/MTIOC4B	P74/MTIOC3D/MTIOC3D#/GTIOC0B/
		GTIOC4B/GTIOC0B#/GTIOC4B#
36	P72/MTIOC4A	P73/MTIOC4B/MTIOC4B#/GTIOC2A/
		GTIOC6A/GTIOC2A#/GTIOC6A#
37	P71/MTIOC3B	P72/MTIOC4A/MTIOC4A#/GTIOC1A/
		GTIOC5A/GTIOC1A#/GTIOC5A#
38	P70/POE0#/IRQ5	P71/MTIOC3B/MTIOC3B#/GTIOC0A/
		GTIOC4A/GTIOC0A#/GTIOC4A#
39	VCC	P70/GTETRGA/GTETRGB/GTETRGC/
		GTETRGD/POE0#/CTS9#/RTS9#/
		SS9#/IRQ5_DS
40	P31/MTIOC0A/MTCLKC/TMRI6/SSLA1/IRQ6	VCC
41	VSS	VSS
42	P30/MTIOC0B/MTCLKD/TMCI6/SSLA0/	P22/MTIC5W/MTCLKD/MTIC5W#/
	IRQ7/COMP3	MTCLKD#/MTIOC9B/TMRI2/TMO4/
		RXD8/SMISO8/SSCL8/RXD12/SMISO12/
		SSCL12/RXDX12/MISOA/CRX0/IRQ10/
		ADTRG2#/COMP2
43	P24/MTIC5U/TMCI2/TMO6/RSPCKA/	P21/MTIOC9A/MTCLKA/MTIOC9A#/
	COMP0	MTCLKA#/TMCI4/TXD8/SMOSI8/SSDA8/
		TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/
		MOSIA/IRQ6_DS/AN217/ADTRG1#/COMP5
44	P23/MTIC5V/TMO2/CACREF/MOSIA/	P20/MTIOC9C/MTCLKB/MTIOC9C#/
	COMP1	MTCLKB#/TMRI4/CTS8#/RTS8#/SS8#/
		SCK8/RSPCKA/IRQ7_DS/AN216/
		ADTRG0#/COMP4
45	P22/MTIC5W/TMRI2/TMO4/MISOA/	P65/IRQ9/AN211/CMPC53/DA1
	ADTRG2#/COMP2	
46	P21/MTCLKA/MTIOC9A/TMCI4/IRQ6/	P64/IRQ8/AN210/CMPC33/DA0
	ADTRG1#/AN116/CVREFC1	
47	AVCC2/VREF	AVCC2
.,	5 5 4 1 1 1 1 1	

### **RX66T Group, RX24T Group**

64Pins	RX24T	RX66T (with PGA pseudo-differential input and without USB pins)
48	AVSS2	AVSS2
49	P54/AN210/IRQ2	P54/IRQ2/AN202/CMPC22
50	P53/AN209/IRQ1	P53/IRQ1/AN201/CMPC12
51	P52/AN208/IRQ0	P52/IRQ0/AN200/CMPC02
52	P51/AN207	P46/AN102/CMPC50/CMPC51
53	P50/AN206	P45/AN101/CMPC40/CMPC41
54	P46/AN102/CMPC12/CMPC13/CMPC30/ CMPC31	P44/AN100/CMPC30/CMPC31
55	P45/AN101/CMPC02/CMPC03/CMPC20/ CMPC21	PH4/AN107/PGAVSS1
56	P44/AN100/CMPC10/CMPC11/CMPC32/ CMPC33	P42/AN002/CMPC20/CMPC21
57	P42/AN002	P41/AN001/CMPC10/CMPC11
58	P41/AN001	P40/AN000/CMPC00/CMPC01
59	P40/AN000/CMPC00/CMPC01/CMPC22/ CMPC23	PH0/AN007/PGAVSS0
60	AVCC1	AVCC1
61	AVCC0	AVCC0
62	AVSS0	AVSS0
63	AVSS1	AVSS1
64	P11/MTIOC3A/MTCLKC/TMO3/IRQ1	P11/MTIOC3A/MTCLKC/MTIOC3A#/ MTCLKC#/MTIOC9D/GTIOC3B/ GTETRGA/GTIOC3B#/GTETRGC/ TMO3/POE9#/IRQ1_DS

### 4. Important Information when Replacing the MCU

This section provides the important information regarding differences between the RX66T Group and the RX24T Group. 4.1 Notes on Pin Design describes notes regarding the hardware and 4.2 Notes on Functional Design describes notes regarding the software.

#### 4.1 Notes on Pin Design

Migration between the RX24T Group (100 pins: Chip Version B) and the RX66T Group (100 pins: without both PGA pseudo-differential input and USB) can easily be achieved since they are pin to pin compatible except some pins. Please note that some pins need to be handled differently between Groups. Refer to 3.3 100-Pin Package (RX24T: Chip Version B, RX66T: Without Both PGA Pseudo-Differential Input and USB Pins) for details.

#### 4.1.1 VCL Pin (External Capacity)

When using a smoothing capacitor connected to the VCL pin for stabilizing internal power supply, use 4.7  $\mu F$  on the RX24T Groups, and 0.47  $\mu F$  on the RX66T Group.

#### 4.1.2 Pins for Setting Modes

On the RX24T Group the mode-setting pin on release from the reset state is MD, but on the RX66T Group there are two mode-setting pins: MD and UB (function-multiplexed with P00).

#### 4.1.3 General I/O Ports

Ports 4 to 6 on the RX24T Groups, and ports 4 to 6 and H (other than PH0 or PH4) on the RX66T Group are I/O ports dependent on AVCC. Thus these ports need to be handled carefully. When not using these ports, set them to input, and connect them to AVCC via resistor for each pin (pull-up) or connect them to AVSS via resistor for each pin (pull-down). Otherwise, set these pins to output and release them.

When these ports are set to output and released, power supply current might be increased after a reset is released. This is because these pins are set to input immediately after a reset is released and the voltage level for the pins are unstable while the pins are set to input.


### 4.1.4 PGA Pseudo-Differential Input–Related Pins (P40 to P42, P44 to P46, PH0, and PH4)

On the RX66T Group a negative voltage may be input on the PGA pseudo-differential input pins from the reset state. Therefore, regardless of whether or not the PGA is used, it is necessary to change the settings of the PGA-related registers in order to use the pin functions of P40 to P42, P44 to P46, PH0, and PH4 after release from the reset state. For details, refer to the descriptions of the VOLSR.PGAVLS bit, the initial setting sequence of the A/D converter, and the PIDR register in RX66T Group: User's Manual: Hardware.

Note that the above-mentioned setting changes are necessary even on products not equipped with PGA pseudo-differential input.

#### 4.1.5 Inserting Decoupling Capacitors between AVCC and AVSS Pins

To prevent destruction of the analog input pins (AN000 to AN007, AN100 to AN107, AN200 to AN211, AN216, and AN217) by abnormal voltage such as an excessive surge, insert capacitors between AVCCn and AVSSn as shown in the figure below, and connect a protective circuit to protect the analog input pins (AN000 to AN007, AN100 to AN107, AN200 to AN211, AN216, and AN217).



Note 2. Rin: Signal source impedance

Note 3. Place the capacitors to be placed between the power supply pins AVCC0 and AVSS0, AVCC1 and AVSS1, and AVCC2 and AVSS2 as close to the pins as possible to improve the precision of A/D conversion.

When using the A/D converter with a higher operating frequency than 40 MHz, take the following steps to satisfy the electrical characteristics requirements.

- (1) Add a 1000-pF capacitor to the 0.1-µF capacitor.
- (2) Place the 1000-pF capacitor closer to the MCU than the 0.1-µF capacitor.
- (3) Place the capacitor on the AVCC1 side closer to the MCU than that on the AVCC0 side.

#### 4.2 Notes on Functional Design

Software operating on the RX24T Groups are compatible with some software on the RX66T Group. However, careful evaluation is required since specifications such as operating timing and electrical characteristics are different between the Groups.

This section describes notes on software regarding settings of functions that are different between the RX66T Group and the RX24T Groups.

For differences in modules and functions, refer to 2.Comparison of Specifications Overview. For further information, refer to the User's Manual: Hardware listed in 5.Reference Documents.

#### 4.2.1 RIIC Operating Voltage Setting

When using the RIIC on the RX66T Group, it is necessary to specify the power supply voltage range in order to maintain the proper slope characteristics.

The initial setting is VCC = 4.5 V or greater. If a power supply voltage lower than 4.5 V will be used, change the voltage range setting before starting RIIC operation.

For details, refer to the description of the VOLSR.RICVLS bit in RX66T Group: User's Manual: Hardware.

#### 4.2.2 USB Operating Voltage Setting

When using the USB on the RX66T Group, it is necessary to set the UBS power supply control bit to 1 before starting USB operation.

For details, refer to the description of the VOLSR.USBVON bit in RX66T Group: User's Manual: Hardware.

#### 4.2.3 Voltage Level Setting

On the RX66T Group, values for the voltage level setting register (VOLSR) of operating modes, voltage detection level select register (LVDLVLR) of the voltage detection circuit, and option function select register 1 (OFS1) of the option-setting memory need to be changed to appropriate values depending on the operating voltage. Make sure to set these values by a program.

#### 4.2.4 Option-Setting Memory

ID code protection and ID code protection of the on-chip debugger are located in the ROM on the RX24T Groups, and in the option-setting memory on the RX66T Group. Note that setting procedures are different between the Groups.

#### 4.2.5 Clock Frequency Setting

On the RX24T Groups, the restrictions on setting clock frequency is ICLK  $\geq$  PCLK.

On the RX66T Group, set as follows:

Restrictions on setting clock frequency: ICLK ≥ BCLK, PCLKC ≥ PCLKA ≥ PCLKB

Restrictions on clock frequency ratio: (N: integer)

ICLK:FCLK = N:1 or 1:N; ICLK:PCLKA = N:1 or 1:N; ICLK:PCLKB = N:1 or 1:N; ICLK:PCLKC = N:1 or 1:N; ICLK:PCLKD = N:1 or 1:N; PCLKA:PCLKC = 1:1 or 1:2, PCLKB:PCLKD = 1:1, 2:1, 4:1, 1:2

Also, on the RX66T Group, when setting the frequency of ICLK to faster than 120 MHz, the value of the MEMWAIT register needs to be changed.

#### 4.2.6 Main Clock Oscillator

On the RX24T Group the main clock starts oscillating after a reset is released, but on the RX66T Group the LOCO clock is used for operation after a reset is released, so oscillation by the main clock must be started by a program.

#### 4.2.7 PLL Circuit

On the RX24T Group the multiplication factor setting range of the PLL circuit is  $4 \times$  to  $15.5 \times$  (in  $0.5 \times$  increments), but on the RX66T Group it is  $10 \times$  to  $30 \times$  (in  $0.5 \times$  increments). Change the setting to an appropriate value when using the PLL circuit. Also, on the RX66T Group use a program to switch the PLL clock.

#### 4.2.8 All-Module Clock Stop Mode

The RX24T Group does not have an all-module clock stop mode.

On the RX66T Group, when transition is made to all-module clock stop mode, 1 must be written to MSTPA24, MSTPA27, MSTPA29, and MSTPD0 to MSTPD7.

#### 4.2.9 Software Configurable Interrupt

On the RX24T Group the interrupt sources have fixed vector numbers, but on the RX66T Group the MTU and GPTW interrupt sources are classified as selectable interrupt A and set in selectable interrupt A source select register n (SLIARn), allowing interrupt sources to be allocated to 208 to 255 in the interrupt vector table.

#### 4.2.10 Operating Frequencies of the GPTW and MTU3d

On the RX66T Group, the count clock for the GPTW and MTU3d is PCLKC while the bus clock is PCLKA. Note that restrictions may apply depending on a combination of frequencies used.

#### 4.2.11 DMAC Trigger by the MTU

On the RX66T group, if a DMA transfer is initiated by the MTU, the trigger signal is cleared when the DMAC requests ownership of the internal bus. Accordingly, the state of the internal bus may lead to a wait for the start of DMA transfer.

#### 4.2.12 Port Output Enable

Registers for the port output enable on the RX66T Group are quite different from those on the RX24T Groups. Note that compatibility is low in this function.

#### 4.2.13 General PWM Timer

Registers for the general PWM timer on the RX66T Group are quite different from those on the RX24T Groups. Note that compatibility is low in this function.

#### 4.2.14 CAN Module

Registers for the CAN Module on the RX66T Group are quite different from those on the RX24T Groups. Note that compatibility is low in this function.

#### 4.2.15 12-Bit A/D Converter

Registers for the 12-bit A/D converter on the RX66T Group are quite different from those on the RX24T Groups. Note that compatibility is low in this function.

#### 4.2.16 ROM Cache

The RX66T Group has an 8 KB ROM cache, and ROM cache operation is disabled after a reset is released. To use the ROM cache, set the ROMCE.ROMCEN bit to 1.



#### 4.2.17 Using Commands in the Flash Memory

On the RX24T Group it is possible to program and erase the flash memory by issuing software commands after putting the sequencer into the dedicated mode for ROM programming and erasing. On the RX66T Group, programming and erasing the flash memory are performed by controlling the FCU with the FACI commands specified in the FACI command issuing area.

Table 4.1 lists Comparison of Specifications Between Software and FACI Commands.

Table 4.1 Comparison of Specifications Between Software and FACI Commands

Item	Software Command (RX24T)	FACI Command (RX66T)
Available command	Program	Programming
	Block erase	Block erase
	All-block erase	
		P/E suspend
		P/E resume
		Status clear
		Forced stop
		Lock-bit read
	Blank check	Blank check
	Start-up area information program	
	<ul> <li>Access window information program</li> </ul>	
		Configuration setting
		Lock-bit programming

### 5. Reference Documents

User's Manual: Hardware

RX24T Group User's Manual: Hardware Rev.2.00 (R01UH0576)

(The latest version can be downloaded from the Renesas Electronics website.)

RX66T Group User's Manual: Hardware Rev.1.00 (R01UH0749)

(The latest version can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest version can be downloaded from the Renesas Electronics website.)

### **Related Technical Updates**

This module reflects the content of the following technical updates.

- TN-RX\*-A173A/E
- TN-RX\*-A175A/E
- TN-RX\*-A190A/E
- TN-RX\*-A193A/E
- TN-RX\*-A194A/E
- TN-RX\*-A200A/E

### **Website and Support**

Renesas Electronics Website <a href="https://www.renesas.com">https://www.renesas.com</a>

Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.

### **Revision Record**

**Description** 

Rev.	Date	Page	Summary
1.00	Sep. 20, 2018	<del></del>	First edition issued

#### General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

#### 1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual

34 The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- 3/4 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
  In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
  In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

3/4 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

#### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

#### 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

34 The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- criptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully resp the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment: industrial robots: etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable aws and regulations
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third earty in advance of the contents and conditions set forth in this document
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

(Rev.4.0-1 November 2017)



#### SALES OFFICES

#### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics Corporation TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

Renesas Electronics America Inc. 1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A. Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700

### Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langae Road, Putuo District, Shanghai, 200333 P. R. China Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16IF., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL 2nd Stage, Ind Tel: +91-80-67208700, Fax: +91-80-67208777 Indiranagar, Bangalore 560 038, India

Renesas Electronics Korea Co., Ltd. 17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea Tel: +82-2-558-3737, Fax: +82-2-558-5338