

RL78/G13

CPU Clock Changing and Standby Settings (Assembly) CC-RL

R01AN2912EJ0111 Rev.1.11 May. 20, 2019

Introduction

This application note describes how to change the RL78/G13's CPU clock and set it to standby (changing operation modes).

This application uses switch input to change the CPU clock and the operation mode, while controlling 4 LEDs to indicate the CPU clock status and the operation mode.

Target Device

RL78/G13

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.



Contents

1.	Specifications	
	CPU Clock Changes	
	1.1 Changing from high-speed on-chip oscillator clock to high-speed system clock	
	1.2 Changing from high-speed on-chip oscillator clock to subsystem clock	
	1.3 Changing from high-speed system clock to high-speed on-chip oscillator clock	
	1.4 Changing from high-speed system clock to subsystem clock	
	1.5 Changing from subsystem clock to high-speed on-chip oscillator clock	
1.1	1.6 Changing from subsystem clock to high-speed system clock	. 15
2.	Operation Confirmation Conditions	16
Ζ.		10
3.	Related Application Notes	. 16
4.	Hardware Explanation	. 17
4.1	Hardware Configuration Example	. 17
4.2	Used Pin List	. 17
_		
5.	Software Explanation	
5.1	Operation Outline	
5.2	Option Byte Settings	
5.3	Variables	
5.4	Functions (subroutines)	
5.5	Function (subroutine) Specifications	
	Flowcharts	
	6.1 CPU Initialization Function	
	 5.2 Input/Output Port Settings 5.3 Clock Generator Setting 	
	 6.3 Clock Generator Setting 6.4 External Interrupt Setting 	
	6.5 12-bit Interval Timer Setting	
	5.6 Main Processing	
	5.7 Status Transition AtoB	
	5.8 CPU operation (NOP instruction execution)	
	6.9 Status Transition BtoD	43
	6.10 Error Processing of Status Transition	
	6.11 Status Transition DtoG	
	6.12 Status Transition GtoD	
-	5.13 Status Transition DtoB	
	6.14 Status Transition BtoC	
5.6	6.15 Status Transition CtoD	
5.6	6.16 Status Transition DtoC	
5.6	6.17 Status Transition CtoF	
5.6	6.18 Status Transition FtoC	. 56
5.6	6.19 Status Transition Ctol	. 57
5.6	5.20 Status Transition ItoC	. 57
5.6	6.21 Status Transition CtoB	
5.6	6.22 Status Transition BtoE	
	6.23 Status Transition EtoB	
	6.24 Status Transition BtoH	
	6.25 Status Transition HtoB	
	5.26 Status Transition BtoJ	
	6.27 A/D Converter Setting	
	6.28 Status Transition JtoB	
	6.29 Status Transition End Processing	
	5.30 External Interrupt Servicing	
	 5.31 12-bit Interval Timer Interrupt Servicing 5.32 A/D Conversion Completion Interrupt Servicing 	
5.0	Joz Arb Conversion Completion Interrupt Servicing	. 1 2



6.	Sample Code	73
	•	
7.	Reference Documents	73



1. Specifications

This application describes how to switch the CPU clock and operation mode using switch input, as shown in Figure 1.1 Operating Mode Status Transition Diagram.

In addition, the application controls four LEDs to indicate the status of the CPU clock and the operation mode.

The Peripheral Functions and Applications used in this application note, Operating Mode Status Transition Diagram, and Operation Modes and Corresponding LED Status are show in Table 1.1, Figure 1.1, and Table 1.2, correspondingly.

Peripheral Function	Application
Port output	Controls LEDs (LED0-LED3) connected to pins P52, P53, P62, and P63.
External interrupt	Interrupt (INTP1) that detects a pin input edge according to switch input (SW1).
12-bit interval timer	Interrupt (INTIT) that detects an interval signal from the 12-bit interval timer
A/D converter	Converts analog signal input level of the P26/ANI6 pin.

Table 1.1 Peripheral Functions and Applications






Figure 1.1 Operating Mode Status Transition Diagram

Table 1.2	Operation Modes and Corresponding LED Status
-----------	--

CDU/Deripheral Hardware Cleak (few)	Operation mode		LED \$	Status	
CPU/Peripheral Hardware Clock (f _{CLK})	Operation mode	LED0	LED1	LED2	LED3
	Normal operation mode	ON	ON	ON	ON
High-speed on-chip oscillator clock (fil)	HALT mode	ON	ON	ON	OFF
	SNOOZE mode	ON	ON	OFF	ON
	STOP mode	ON	ON	OFF	OFF
Llink are address for all all (f.)	Normal operation mode	ON	OFF	ON	ON
High-speed system clock (f _{MX})	HALT mode	ON	OFF	ON	OFF
	STOP mode	ON	OFF	OFF	OFF
Subsystem clock (f _{SUB})	Normal operation mode	OFF	ON	ON	ON
	HALT mode	OFF	ON	ON	OFF



1.1 CPU Clock Changes

This section describes the special function register (SFR) settings required for changing the CPU clock.

- Changing from high-speed on-chip oscillator clock to high-speed system clock
- Changing from high-speed on-chip oscillator clock to subsystem clock
- · Changing from high-speed system clock to high-speed on-chip oscillator clock
- Changing from high-speed system clock to subsystem clock
- Changing from subsystem clock to high-speed on-chip oscillator clock
- Changing from subsystem clock to high-speed system clock



1.1.1 Changing from high-speed on-chip oscillator clock to high-speed system clock

When changing the CPU clock from the high-speed on-chip oscillator clock to the high-speed system clock, set the oscillator and start oscillation using the following registers: clock operation mode control register (CMC), oscillation stabilization time select register (OSTS), clock operation status control register (CSC). Next, wait for the oscillation to stabilize using the oscillation stabilization time counter status register (OSTC).

After the oscillation stabilizes, set the high-speed system clock to fCLK using the system clock control register (CKC).

Confirm that the status of the main system clock has changed to the high-speed system clock, and then stop the high-speed on-chip oscillator.

① Set (1) the OSCSEL bit of the CMC register (when fx > 10MHz, set (1) the AMPH bit) to operate the X1 oscillator. Set (1) the EXCLK bit and OSCSEL bit when using the external clock.

	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS	OSCSELS	0	AMPHS1	AMPHS0	AMPH
	0	1	Х	Х	0	Х	Х	0/1

AMPH bit: clear to 0 when the X1 oscillation clock is 10 MHZ or lower.

② Using the OSTS register, select the oscillation stabilization time of the X1 oscillation circuit. This setting does not have to exist at the time the external clock is used.

Example: Set the following values for a wait of at least 102 µs based on a 10 MHz resonator.

	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0
	0	0	0	0	0	0	1	0

③ Clear (0) the MSTOP bit of the CSC register to start oscillating the X1 oscillator. After the external clock is input to the external clock signal, to clear (0) the MSTOP bit.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	0	Х	0	0	0	0	0	0

④ Use the OSTC register to wait for oscillation of the X1 oscillator to stabilize. External clock is not required oscillation stabilization wait.

Example: Wait until the bits reach the following values for a wait of at least 102 μs based on a 10 MHz resonator.

	7	6	5	4	3	2	1	0
OSTC	MOST8	MOST9	MOST10	MOST11	MOST13	MOST15	MOST17	MOST18
	1	1	1	0	0	0	0	0

5 Set the MCM0 bit of the CKC register to specify the X1 oscillation clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS	CSS	MCS	MCM0	0	0	0	0
	0	0	0	1	0	0	0	0



Register setting values:

x: unused bit; blank space; unchanged bit; -: reserved bits or unassigned bit

(6) Wait for the MCS bit of the CKC register to switch, then set (1) HIOSTOP and stop the high-speed on-chip oscillator clock.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	0	Х	0	0	0	0	0	1

Register setting values:



x: unused bit; blank space; unchanged bit; -: reserved bits or unassigned bit



1.1.2 Changing from high-speed on-chip oscillator clock to subsystem clock

When changing the CPU clock from the high-speed on-chip oscillator clock to the subsystem clock, set the oscillator and start oscillation using the following registers: subsystem clock supply mode control register (OSMC), clock operation mode control register (CMC), clock operation status control register (CSC). Next, wait for the oscillation to stabilize using the timer or similar function. After the oscillation stabilizes, set the subsystem clock to f_{CLK} using the system clock control register (CKC). Confirm that the status of the CPU/peripheral hardware clock has switched to the subsystem clock, and then stop the high-speed on-chip oscillator.

① In this application, a 12-bit interval timer is used to count the oscillation stabilization time for the subsystem clock resonator. Set the WUTMMCK0 to 1 to use the low-speed on-chip oscillator clock as the count clock for the 12-bit interval timer. To run only the real-time clock and 12-bit interval timer on the subsystem clock in the STOP mode or HALT mode (during CPU operation with the subsystem clock), set the RTCLPC bit to 1.

	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0
	Х	0	0	1	0	0	0	0

② Select XT1 oscillation mode using the CMC register. Set (1) the EXCLKS bit and OSCSELS bit when using the external clock.

	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS	OSCSELS	0	AMPHS1	AMPHS0	AMPH
	Х	Х	0/1	1	0	0/1	0/1	Х

③ Clear (0) the XTSTOP bit of the CSC register to start oscillating the XT1 oscillator. After the external clock is input to the external clock signal, to clear (0) the XTSTOP bit.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	Х	0	0	0	0	0	0	0

- ④ Use the timer function or another function to wait for oscillation of the subsystem clock oscillator to stabilize using software. This application note is counted using a 12-bit interval timer. External clock is not required oscillation stabilization wait.
- 5 Set the CSS bit of the CKC register to specify the subsystem clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS	CSS	MCS	MCM0	0	0	0	0
	0	1	0	0	0	0	0	0

6 Confirm that the CLS bit of the CKC register has changed to 1, then set (1) HIOSTOP and stop the high-speed on-chip oscillator clock.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	Х	0	0	0	0	0	0	1

Register setting values:

x: unused bit; blank space; unchanged bit; -: reserved bits or unassigned bit



RL78/G13

1.1.3 Changing from high-speed system clock to high-speed on-chip oscillator clock

When changing the CPU clock from the high-speed system clock to the high-speed on-chip oscillator clock, start the oscillation using the clock operation status control register (CSC), then wait for the oscillation to stabilize using the timer function or another function. After the oscillation stabilization time has elapsed, set the high-speed on-chip oscillator clock to f_{CLK} using the system clock control register (CKC). Confirm that the status of the main system clock status has switched to the high-speed on-chip oscillator clock, and then stop the X1 oscillator.

① Clear (0) the HIOSTOP bit of the CSC register, and then start oscillating the high-speed on-chip oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	0	Х	0	0	0	0	0	0

- ② Use a software wait to wait for the oscillation of the high-speed on-chip oscillator to stabilize. Count the wait time (oscillation stabilization time: 18µs to 65µs) using the timer function or another function. This application note is counted using a 12-bit interval timer.
- ③ Set the MCM0 bit of the CKC register to specify the high-speed on-chip oscillator clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS	CSS	MCS	MCM0	0	0	0	0
	0	0	1	0	0	0	0	0

④ After confirming that the MCS bit of the CKC register has switched, set (1) the MSTOP bit and stop the oscillating the X1 oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	1	Х	0	0	0	0	0	0

Register setting values: x: unused bit; blank space; unchanged bit; -: reserved bits or unassigned bit



1.1.4 Changing from high-speed system clock to subsystem clock

When changing the CPU clock from the high-speed system clock to the subsystem clock, start the oscillation using the subsystem clock supply mode control register (OSMC) and the clock operation status control register (CSC), then wait for the oscillation to stabilize using the timer function or another function. After the oscillation stabilization time has elapsed, set the subsystem clock to f_{CLK} using the system clock control register (CKC). Confirm that the status of the CPU/peripheral hardware clock has switched to the subsystem clock, and then stop the X1 oscillator.

① To run only the real-time clock and 12-bit interval timer on the subsystem clock in the STOP mode or HALT mode (during CPU operation with the subsystem clock), set the RTCLPC bit to 1.

	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0
	Х	0	0	1	0	0	0	0

② Clear (0) the XSTOP bit of the CSC register and start oscillating the XT1 oscillator. After the external clock is input to the external clock signal, to clear (0) the XTSTOP bit.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	0	0	0	0	0	0	0	1

- ③ Use the timer function or another function to wait for oscillation of the subsystem clock oscillator to stabilize using software. This application note is counted using a 12-bit interval timer. External clock is not required oscillation stabilization wait.
- ④ Set the CSS bit of the CKC register to specify the subsystem clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS	CSS	MCS	MCM0	0	0	0	0
	0	1	1	1	0	0	0	0

5 After confirming that the CLS bit of the CKC register has switched, set (1) the MSTOP bit and stop the oscillation of the X1 oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	1	0	0	0	0	0	0	1

Register setting values: x: unused bit; blank space; unchanged bit; -: reserved bits or unassigned bit



1.1.5 Changing from subsystem clock to high-speed on-chip oscillator clock

When changing the CPU clock from the subsystem clock to the high-speed on-chip oscillator clock, start the oscillation using the clock operation status control register (CSC), then wait for the oscillation to stabilize using the timer function or another function. After the oscillation stabilization time has elapsed, set the high-speed on-chip oscillator clock to f_{CLK} using the system clock control register (CKC). Confirm that the status of the CPU/peripheral hardware clock has switched to the high-speed on-chip oscillator clock, and then stop the XT1 oscillator.

① Clear (0) the HIOSTOP bit of the CSC register, and start oscillating the high-speed on-chip oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	Х	0	0	0	0	0	0	0

- ② Use a software wait to wait for the oscillation of the high-speed on-chip oscillator to stabilize. Count the wait time (oscillation stabilization time: 18µs to 65µs) using the timer function or another function. This application note is counted using a 12-bit interval timer.
- ③ Set the CSS bit of the CKC register to specify the high-speed on-chip oscillator clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS	CSS	MCS	MCM0 ^{Note}	0	0	0	0
	1	0	0	0	0	0	0	0

④ After confirming that the CLS bit of the CKC register has switched, clear (0) the XTSTOP bit and stop the oscillation of the XT1 oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	Х	1	0	0	0	0	0	0

Note: Changing the value of the MCM0 bit is prohibited while the CPU/peripheral hardware clock is operating with the subsystem clock



1.1.6 Changing from subsystem clock to high-speed system clock

When changing the CPU clock from the subsystem clock to the high-speed system clock, start the oscillation using the clock operation mode control register (CMC) and the clock operation status control register (CSC), then use the oscillation stabilization timer count register (OSTC) to wait for the oscillation to stabilize. After the oscillation stabilization time has elapsed, set the high-speed system clock to f_{CLK} using the system clock control register (CKC). Confirm that the status of the main system clock has changed to the high-speed system clock, and then stop the XT1 oscillator.

① Using the OSTC register, select the oscillation stabilization time for the X1 oscillator. This setting does not have to exist at the time the external clock is used.

Example: Set the following values when a wait of at least 102 µs is set based on a 10 MHz resonator.

	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0
	0	0	0	0	0	0	1	0

② Clear (0) the MSTOP bit of the CSC register and start oscillating theX1 oscillator. After the external clock is input to the external clock signal, to clear (0) the MSTOP bit.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	0	0	0	0	0	0	0	Х

③ Use the OSTC register to wait for oscillation of the X1 oscillator to stabilize. External clock is not required oscillation stabilization wait.

Example: Wait until the bits reach the following values for a wait of at least 102 μs based on a 10 MHz resonator.

	7	6	5	4	3	2	1	0
OSTC	MOST8	MOST9	MOST10	MOST11	MOST13	MOST15	MOST17	MOST18
	1	1	1	0	0	0	0	0

④ Set the CSS bit of the CKC register to specify the high-speed system clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS	CSS	MCS	MCM0 ^{Note}	0	0	0	0
	1	0	1	1	0	0	0	0

5 After confirming that the CLS bit of the CKC register has switched, set (1) the XTSTOP bit and stop the oscillation of the XT1 oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
	0	1	0	0	0	0	0	Х

Note: Changing the value of the MCM0 bit is prohibited while the CPU/peripheral hardware clock is operating with the subsystem clock

Register setting values: x: unused bit; blank space; unchanged bit; -: reserved bits or unassigned bit



2. Operation Confirmation Conditions

The sample code accompanying this application note has been run and confirmed under the conditions below.

Item	Contents				
MCU used	RL78/G13 (R5F100LEA)				
Operating frequencies	High-speed on-chip oscillator clock: 32MHz				
	 High-speed system clock: 20MHz 				
	 Subsystem clock: 32.768kHz 				
	 CPU/peripheral hardware clock: 32MHz/20MHz/32.768kHz^{Note} 				
Operating voltage	5.0V (operating range 2.9V to 5.5V)				
	LVD operations (V _{LVD}): reset mode 2.81V ((2.76V to 2.87V)				
Integrated development	CS+ for CC V4.00.00 from Renesas Electronics Corp.				
environment (CS+)					
Assembler (CS+)	CC-RL V1.02.00 from Renesas Electronics Corp.				
Integrated development	e ² studio V4.3.0.008 from Renesas Electronics Corp.				
environment (e ² studio)					
Assembler (e ² studio)	CC-RL V1.02.00 from Renesas Electronics Corp.				
Board used	Renesas Electronics Corp.				
	RL78/G13 Starter Kit (R0K50100LS000BE/900BE)				

Note: CPU/peripheral hardware clock settings are changed in the application.

3. Related Application Notes

Application notes related to this document are shown below. Please refer to these as needed.

RL78/G13 Initialization (R01AN2575J) Application Note



4. Hardware Explanation

4.1 Hardware Configuration Example

Figure 4.1 shows an example of the hardware configuration used in this application note.




Figure 4.1 Hardware Configuration

- Note: 1. This simplified circuit diagram was created to show an overview of connections only. When actually designing your circuit, make sure the design includes sufficient pin processing and meets electrical characteristic requirements.
 - (Connect each input-only port to V_{DD} or V_{SS} through a resistor.)
 - 2. If a pin name starts with EVss, connect the pin to Vss, if it starts with EV_DD, connect it to V_DD.
 - 3. Make V_{DD} higher than the RESET release voltage (V_{\text{LVD}}) set in LVD.

4.2 Used Pin List

Table 4.4.1 provides List of Pins and Functions

Pin Name	Input/Output	Function
P50	Input	Switch (SW1) input port
P26/AIN6	Input	A/D converter analog input port
P52	Output	LED (LED0) control port
P53	Output	LED (LED1) control port
P62	Output	LED (LED2) control port
P63	Output	LED (LED3) control port

Table 4.4.1List of Pins and Functions

5. Software Explanation

5.1 Operation Outline

This application enables the user to change the CPU clock and the operation mode using switch input. Steps 1 through 19 below describe how to change the clock and mode.

Sequence for changing CPU clock and operation mode:

- 1. High-speed on-chip oscillator clock: CPU operation (B)
- 2. High-speed on-chip oscillator clock: CPU operation (B) \rightarrow subsystem clock: CPU operation (D)
- 3. Subsystem clock: CPU operation (D) \rightarrow subsystem clock: HALT mode (G)
- 4. Subsystem clock: HALT mode (G) \rightarrow subsystem clock: CPU operation (D)
- 5. Subsystem clock: CPU operation (D) → high-speed on-chip oscillator clock: CPU operation (B)
- 6. High-speed on-chip oscillator clock: CPU operation (B) → high-speed system clock: CPU operation (C)
- 7. High-speed system clock: CPU operation (C) \rightarrow subsystem clock: CPU operation (D)
- 8. Subsystem clock: CPU operation (D) \rightarrow high-speed system clock: CPU operation (C)
- 9. High-speed system clock: CPU operation (C) \rightarrow High-speed system clock: HALT mode (F)
- 10. High-speed system clock: HALT mode (F) → high-speed system clock: CPU operation (C)
- 11. High-speed system clock: CPU operation (C) \rightarrow STOP mode (I)
- 12. STOP mode (I) \rightarrow High-speed system clock (C)
- High-speed system clock: CPU operation (C) → high-speed on-chip oscillator clock: CPU operation (B)
- High-speed on-chip oscillator clock: CPU operation (B) → high-speed on-chip oscillator clock: HALT mode (E)
- High-speed on-chip oscillator clock: HALT mode (E) → high-speed on-chip oscillator clock: CPU operation (B)
- 16. High-speed on-chip oscillator clock: CPU operation (B) \rightarrow STOP mode (H)
- 17. STOP mode (H) \rightarrow high-speed on-chip oscillator clock: CPU operation (B)
- High-speed on-chip oscillator clock: CPU operation (B) → SNOOZE mode (transition from STOP mode to SNOOZE mode) (J)
- 19. SNOOZE mode (J) \rightarrow high-speed on-chip oscillator clock: CPU operation (B)
- (1) Input/output port initialization
 - P52-P53 and P62-P63 pins: set as output ports (use to control LEDs)
 - P50/INTP1 pin: set as input port (use for switch input)
 - P26/ANI6 pin: set as analog input port (use as A/D conversion analog input channel)



(2) Clock generator initialization

<Setting conditions>

- Set the flash operation mode to HS (high-speed main) mode using user option byte (000C2H/010C2H).)
- High-speed on-chip oscillator clock frequency: set to 32 MHz
- Set the operation mode of the subsystem clock pin to XT1 oscillation, and connect a crystal resonator to the XT1/123 and XT2/EXCLKS/P124 pins.
- Set the oscillation mode of the XT1 oscillator to ultra-low power consumption oscillation. (Select the optimal oscillation mode for the oscillator connected to the board.)
- Set the operation mode of the high-speed system clock pin to X1 oscillation, and connect a crystal resonator to the X1/P121 and X2/EXCLK/P122 pins.
- Select the main system clock (f_{MAIN}) as the CPU/peripheral hardware clock (f_{CLK}).

(3) Interrupt processing initialization

- Set the INTP1 pin valid edge to falling edge and enable switch input.
- Use the 12-bit interval timer to confirm switch input. The voltage level of the pin is checked approximately every 5 ms. If the voltage level matches twice consecutively, the switch input is recognized as valid (prevents chattering).
- (4) The CPU clock and operation mode change as follows each time the falling edge of a signal (switch) input to the P50/INTP1 pin is detected.
 - ① Wait for switch input after LED lighting control is complete (LED0: ON, LED1: ON, LED2: ON, LED3: ON)
 - ② Change CPU clock from high-speed on-chip oscillator clock to subsystem clock, then implement LED lighting control (LED0: OFF, LED1: ON, LED2: ON, LED3: ON), and wait for switch input.
 - ③ After LED lighting control is complete (LED0: OFF, LED1: ON, LED2: ON, LED3: OFF), transition to HALT mode, then wait for switch input.
 - ④ Implement LED lighting control (LED0: OFF, LED1: ON, LED2: ON, LED3: ON), then wait for switch input.
 - 5 Change CPU clock from subsystem clock to high-speed on-chip oscillator clock, implement LED lighting control (LED0: ON, LED1: ON, LED2: ON, LED3: ON), then wait for switch input.
 - 6 Change CPU clock from high-speed on-chip oscillator clock to high-speed system clock, implement LED lighting control (LED0: ON, LED1: OFF, LED2: ON, LED3: ON), then wait for switch input.
 - Change CPU clock from high-speed system clock to subsystem clock, implement LED lighting control (LED0: OFF, LED1: ON, LED2: ON, LED3: ON), then wait for switch input.
 - 8 Change CPU clock from subsystem clock to high-speed system clock, implement LED lighting control (LED0: ON, LED1: OFF, LED2: ON, LED3: ON), then wait for switch input.
 - Implement LED lighting control (LED0: ON, LED1: OFF, LED2: ON, LED3: OFF), transition to HALT mode, then wait for switch input.
 - Implement LED lighting control (LED0: ON, LED1: OFF, LED2: ON, LED3: ON), then wait for switch input.
 - 1 Implement LED lighting control (LED0: ON, LED1: OFF, LED2: OFF, LED3: OFF), transition to STOP mode, then wait for switch input.
 - Implement LED lighting control (LED0: ON, LED1: OFF, LED2: ON, LED3: ON), then wait for switch input.

- (3) Change CPU clock from high-speed system clock to high-speed on-chip oscillator clock, implement LED lighting control (LED0: ON, LED1: ON, LED2: ON, LED3: ON), then wait for switch input.
- Implement LED lighting control (LED0: ON, LED1: OFF, LED2: ON, LED3: OFF), transition to HALT mode, then wait for switch input.
- Implement LED lighting control (LED0: ON, LED1: ON, LED2: ON, LED3: ON), then wait for switch input.
- (b) Implement LED lighting control (LED0: ON, LED1: OFF, LED2: OFF, LED3: OFF), transition to STOP mode, then wait for switch input.
- Implement LED lighting control (LED0: ON, LED1: ON, LED2: ON, LED3: ON), then wait for switch input.
- Implement LED lighting control (LED0: ON, LED1: ON, LED2: OFF, LED3: ON), transition to SNOOZE mode, then wait for generation of A/D conversion interrupt.
- Implement LED lighting control (LED0: ON, LED1: ON, LED2: ON, LED3: ON), then wait for switch input.

After the CPU clock and operation mode have been changed according to steps 1 to 19 above, the falling edge of a signal (switch) input to the P50/INTP1 pin is detected, all LEDs are turned OFF, and the CPU goes to HALT mode (only RESET input in standby recovery).

In addition, if the CPU clock can't be status transition to a certain period of time such as by oscillation failure of the crystal oscillator is all LEDs are turned OFF and end the status transition in error processing.

Note: Refer to the RL78/G13 User's Manual for usage notes concerning this device.



5.2 Option Byte Settings

Table5.1 lists the option byte settings.

Table 5.1 Option Byte Setti

Address	Setting Value	Contents
000C0H/010C0H	01101110B	Watchdog timer operation is stopped (count is stopped after reset)
000C1H/010C1H	01111111B	LVD operation (V _{LVD}): reset mode
		Detection voltage: Rising edge 2.81 V/falling edge 2.75 V
000C2H/010C2H	11101000B	HS mode, HOCO: 32 MHz
000C3H/010C3H	10000100B	On-chip debugging enabled

5.3 Variables

Table5.2 lists the global variables.

Table	5.2	Variables
1 GDIO	0.2	vanabioo

Туре	Variable Name	Contents	Function Used
8-bit	RITCOUNT	Number of interval signal detection interrupts for12-bit interval timer	_NOP, IINTP1
8-bit	RINTFLAG	Confirm the external interrupt generation detection flag	BtoD, DtoB, BtoC, CtoD, DtoC, CtoB, IINTIT



5.4 Functions (subroutines)

Table 5.3 lists the functions (subroutines).

Table	5.3	Functions

Function Name	Outline	Numbers of operating mode status transition diagram
AtoB	Status transition processing from (A) to (B)	1
BtoD	Status transition processing from (B) to (D)	2
DtoG	Status transition processing from (D) to (G)	3
GtoD	Status transition processing from (G) to (D)	(4)
DtoB	Status transition processing from (D) to (B)	5
BtoC	Status transition processing from (B) to (C)	6
CtoD	Status transition processing from (C) to (D)	\bigcirc
DtoC	Status transition processing from (D) to (C)	8
CtoF	Status transition processing from (C) to (F)	9
FtoC	Status transition processing from (F) to (C)	1
Ctol	Status transition processing from (C) to (I)	1
ItoC	Status transition processing from (I) to (C)	12
CtoB	Status transition processing from (C) to (B)	(3)
BtoE	Status transition processing from (B) to (E)	(4)
EtoB	Status transition processing from (E) to (B)	(5)
BtoH	Status transition processing from (B) to (H)	16
HtoB	Status transition processing from (H) to (B)	1
BtoJ	Status transition processing from (B) to (J)	(18)
JtoB	Status transition processing from (J) to (B)	(19)
_NOP	Continuous NOP instruction execution processing	-
AD_SNOOZE	A/D converter setting	-
END	End processing of status transition	-
ERROR	Error processing of status transition	-
IINTP1	Confirm the external interrupt generation detection flag update processing	-
IINTIT	12-bit interval timer interval signal detection interrupt count processing	-
IINTAD	SNOOZE mode release processing	



5.5 Function (subroutine) Specifications

The following are the sample code functions (subroutines) used in this application note.

[Function Name] AtoB

Outline	Status transition processing from (A) to (B)
Declaration	—
Description	Control LED lighting.
	(CPU clock: high-speed on-chip oscillator clock)
Argument	None
Return Value	None
Notes	None

[Function Name] BtoD

Outline	Status transition processing from (B) to (D)
Declaration	_
Description	Change the CPU clock from high-speed on-chip oscillator clock to subsystem clock. After the clock is switched, control LED lighting.
Argument	None
Return Value	None
Notes	None

[Function Name] DtoG

Outline	Status transition processing from (D) to (G)
Declaration	_
Description	Control LED lighting, transition to HALT mode.
	(CPU clock stopped (when using subsystem clock))
Argument	None
Return Value	None
Notes	None

[Function Name] GtoD

Outline	Status transition processing from (G) to (D)
Declaration	_
Description	Control LED lighting
	(CPU clock: subsystem clock)
Argument	None
Return Value	None
Notes	None



[Function Name] DtoB

Outline	Status transition processing from (D) to (B)
Declaration	_
Description	Change the CPU clock from subsystem to high-speed on-chip oscillator clock. After the clock is switched, control LED lighting.
Argument	None
Return Value	None
Notes	None

[Function Name] BtoC

Outline	Status transition processing from (B) to (C)
Declaration	_
Description	Change the CPU clock from high-speed on-chip oscillator clock to high-speed system clock. After the clock is switched, control LED lighting.
Argument	None
Return Value	None
Notes	None

[Function Name] CtoD

Outline	Status transition processing from (C) to (D)
Declaration	—
Description	Change the CPU clock from high-speed system clock to subsystem clock. After the clock is switched, control LED lighting.
Argument	None
Return Value	None
Notes	None

[Function Name] DtoC

Outline	Status transition processing from (D) to (C)
Declaration	_
Description	Change the CPU clock from subsystem clock to high-speed system clock. After the clock is switched, control LED lighting.
Argument	None
Return Value	None
Notes	None

[Function Name] CtoF

Outline	Status transition processing from (C) to (F)
Declaration	_
Description	Control LED lighting, then transition to HALT mode.
	(CPU clock stopped (when using high-speed system clock))
Argument	None
Return Value	None
Notes	None



[Function Name] FtoC

Outline	Status transition processing from (F) to (C)
Declaration	—
Description	Control LED lighting.
	(CPU clock: high-speed system clock)
Argument	None
Return Value	None
Notes	None

[Function Name] Ctol

Outline	Status transition processing from (C) to (I)
Declaration	_
Description	Control LED lighting, then transition to STOP mode.
	(Stop CPU clock (when using high-speed system clock))
Argument	None
Return Value	None
Notes	None

[Function Name] ItoC

Outline	Status transition processing from (I) to (C)
Declaration	—
Description	Control LED lighting.
	(CPU clock: high-speed system clock)
Argument	None
Return Value	None
Notes	None

[Function Name] CtoB

Outline	Status transition processing from (C) to (B)
Declaration	_
Description	Change the CPU clock from high-speed system clock to high-speed on-chip oscillator clock. After the clock is switched, control LED lighting.
Argument	None
Return Value	None
Notes	None

[Function Name] BtoE

Outline	Status transition processing from (B) to (E)
Declaration	—
Description	Control LED lighting, then transition to HALT mode.
	(CPU clock stopped (when using high-speed on-chip oscillator clock))
Argument	None
Return Value	None
Notes	None



[Function Name] EtoB

Status transition processing from (E) to (B)
_
Control LED lighting.
(CPU clock: high-speed on-chip oscillator clock)
None
None
None

[Function Name] BtoH

Outline	Status transition processing from (B) to (H)
Declaration	_
Description	Control LED lighting, then transition to STOP mode.
	(CPU clock stopped (when using high-speed on-chip oscillator clock))
Argument	None
Return Value	None
Notes	None

[Function Name] HtoB

Outline	Status transition processing from (H) to (B)
Declaration	-
Description	Control LED lighting.
	(CPU clock: high-speed on-chip oscillator clock)
Argument	None
Return Value	None
Notes	None

[Function Name] BtoJ

Outline	Status transition processing from (B) to (J)
Declaration	—
Description	Set A/D converter and control LED lighting.
	Then, transition to SNOOZE mode.
Argument	None
Return Value	None
Notes	None

[Function Name] JtoB

Status transition processing from (J) to (B)
Set SNOOZE release and stop A/D converter.
Then control LED lighting.
None
None
None



[Function Name] _NOP

Outline	Continuous NOP instruction execution processing
Declaration	_
Description	Execute NOP instruction continuously. End processing when external interrupt generation detection flag is confirmed.
Argument	None
Return Value	None
Notes	None

[Function Name] AD_SNOOZE

Outline	A/D converter setting
Declaration	_
Description	Set A/D converter to hardware trigger wait mode with 12-bit interval timer interrupt signal. Enable SNOOZE mode and transition to A/D conversion wait status.
Argument	None
Return Value	None
Notes	None

[Function Name] END

Outline	End processing of status transition
Declaration	_
Description	Disable interrupts. Control LED lighting (all off).
Argument	None
Return Value	None
Notes	None

[Function Name] ERROR

Error processing of status transition
—
Disable interrupts. Control LED lighting (all off). Loop processing with in the function(Return is only reset input).
None
None
None



[Function Name] IINTP1

Outline	External interrupt generation detection flag confirmation processing
Declaration	_
Description	Confirm external interrupt generation detection flag with generation of external interrupt.
	End processing when switch input level changes to high.
Argument	None
Return Value	None
Notes	None

[Function Name] IINTIT

Outline	12-bit interval timer interval signal detection interrupt count processing
Declaration	_
Description	Increment the RITCOUNT each time the 12-bit interval timer interrupt signal detection interrupt is generated.
Argument	None
Return Value	None
Notes	None


[Function Name] IINTAD


Outline	SNOOZE mode release processing
Declaration	_
Description	Clear the AWC bit of the ADM2 register and release the SNOOZE mode.
Argument	None
Return Value	None
Notes	None
NOTES	None



5.6 Flowcharts

Figure 5.1 shows the entire flow for this application note.







5.6.1 CPU Initialization Function

Figure 5.2 shows the flowchart for the CPU initialization function.




Figure 5.2 CPU Initialization Function

5.6.2 Input/Output Port Settings

Figure 5.3 shows the flowchart for the input/output port settings.




Figure 5.3 Input/Output Port Settings

- Note: Refer to the initialization flowchart in the RL78/G13 Initialization (R01AN2575J) Application Note for details on how to set unused ports.
- Caution: When designing circuits, always make sure unused ports are properly processed and all electrical characteristics are met. Also make sure each unused input-only port is connected to V_{DD} or V_{SS} through a resister.



5.6.3 Clock Generator Setting

Figure 5.4 shows the flowchart for setting the clock generator.




Figure 5.4 Clock Generator Setting



Clock operation mode setting

- Clock operation mode control register (CMC) High-speed system clock pin operation mode: input port mode Subsystem clock pin operation mode: input port mode XT1 oscillator oscillation mode: ultra-low power consumption oscillation X1 clock oscillation frequency control: $1MHz \le fMX \le 10MHz$

Symbol: CMC

7	6	5	4	3	2	1	0
EXCLK	OSCSEL	EXCLKS	OSCSELS	0	AMPHS1	AMPHS0	AMPH
0	1	0	1	0	1	0	1

Bits 7-6

EXCLK	OSCSEL	High-seed oscillation clock pin operation mode	X1/P121 Port	X2/EXCLK/P122 Port	
0	0	Input port mode	Input port		
0	1	X1 oscillation mode	Crystal/ceramic resonator connection		
1	0	Input port mode	Input port		
1	1	External clock input mode	Input port External clock input		

Bits 5-4

EXCLKS	OSCSELS	Subsystem clock pin operation mode	XT1/P123 Port XT2/EXCLKS/P124 Pc			
0	0	Input port mode	Input port			
0	1	XT1 oscillation mode	Crystal resonator connection			
1	0	Input port mode	Input port			
1	1	External clock input mode	Input port External clock input			

Bits 2-1

AMPHS1	AMPHS0	XT1 oscillator oscillation mode selection				
0	0	Low-power consumption oscillation (default)				
0	1	Normal oscillation				
1	0	Ultra-low power consumption oscillation				
1	1	Setting prohibited				

Bit 0

AMPH	Control of X1 clock oscillation frequency
0	$1MHz \leq f_X \leq 10MHz$
1	$10MHz < f_X \le 20MHz$



Operation control of clocks

Clock operation status control register (CSC)

High-speed system clock operation control: X1 oscillator stopped Subsystem clock operation control: XT1 oscillator stopped HOCO clock operation control: HOCO operating

Symbol: CSC

7	6	5	4	3	2	1	0
MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP
1	1	0	0	0	0	0	0

Bit 7

MOTOD	High-speed system clock operation control				
MSTOP	X1 oscillation mode	External clock input mode	Input port mode		
0	X1 oscillator operating	External clock from EXCLK pin is valid	Level and		
1	X1 oscillator stopped	External clock from EXCLK pin is invalid	Input port		

Bit 6

VTOTOD	Subsystem clock operation control				
XTSTOP	XT1 oscillation mode	External clock input mode	Input port mode		
0	XT1 oscillator operating	External clock from EXCLKS pin is valid	la mada a sal		
		External clock from EXCLKS pin is invalid	Input port		

Bit 0

HIOSTOP	High-speed on-chip oscillator clock operation control			
0	High-speed on-chip oscillator operating			
1	High-speed on-chip oscillator stopped			



CPU/peripheral hardware clock (fclk) setting

 System clock control register (CKC) Status of fcLk: main system clock Selection of fcLk: high-speed on-chip oscillator clock (fiн)

Symbol: CKC

7	6	5	4	3	2	1	0
CLS	CSS	MCS	MCM0	0	0	0	0
0	0	0	0	0	0	0	0

Bit 7

CLS	Status of CPU/peripheral hardware clock (fclk)	
0	Main system clock (f _{MAIN})	
1	Subsystem clock (f _{SUB})	

Bit 6

CSS	Selection of CPU/peripheral hardware clock (f_{cuk})		
0	Main system clock (f _{MAIN})		
1	Subsystem clock (f _{SUB})		

Bit 5

MCS	Status of main system clock (f _{MAIN})		
0	High-speed on-chip oscillator clock f _{IH})		
1	High-speed system clock (f_M_X)		

Bit 4

MCM0	Main system clock (f _{MAIN}) operation control			
0	Selects HOCO clock (f _{iH}) as main system clock (f _{MAIN})			
1	Selects high-speed system clock (f_{MX}) as main system clock (f_{MAIN}).			



Subsystem clock supply mode control

Subsystem clock supply mode control register (OSMC)

Setting in STOP mode or in HALT mode while subsystem clock is selected as CPU clock: enable subsystem clock supply to peripheral functions

Selection of count clock for real-time clock and 12-bit interval timer: subsystem clock

Symbol: OSMC

7	6	5	4	3	2	1	0
RTCLPC	0	0	WUTMMCK0	0	0	0	0
0	0	0	1	0	0	0	0

Bit 7

RTCLPC	Setting in STOP mode or in HALT mode while subsystem clock is selected as CPU clock		
0	Enables supply of subsystem clock to peripheral functions		
1	Stops supply of subsystem clock to peripheral functions other than real-time clock and 12-bit interval timer.		

Bit 4

WUTMMCK0	Selection of count clock for real-time clock and 12-bit interval timer			
0	Subsystem clock (fsuв)			
1	Low-speed internal oscillator (LOCO) clock			



5.6.4 External Interrupt Setting

Figure 5.5 shows the flowchart for setting the external interrupt.




Figure 5.5 External Interrupt Setting

Control of external interrupt valid edge

• External interrupt rising edge enable register (EGP0) Select valid edge for INTP1 pin: falling edge

Symbol: EGP0

7	6	5	4	3	2	1	0
EGP7	EGP6	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0
Х	Х	Х	Х	Х	Х	0	Х

Symbol: EGN0

7	6	5	4	3	2	1	0
EGN7	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0
Х	Х	Х	Х	Х	Х	1	Х

Bit 1

EGP1	EGN1	INTP1 pin valid edge selection
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Note: Refer to the RL78/G13 User's Manual (Hardware version) for details on how to set registers.



5.6.5 12-bit Interval Timer Setting

Figure 5.6 shows the flowchart for setting the 12-bit interval timer.




Figure 5.6 12-bit Interval Timer Setting

12-bit interval timer clock supply setting

• Peripheral enable register 0 (PER0) Enable clock supply to 12-bit interval timer.

Symbol: PER0

7	6	5	4	3	2	1	0
RTCEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN
1	Х	Х	Х	Х	Х	Х	Х


Bit 7

RTCEN	Control of 12-bit interval timer input clock supply
0	Stops input clock supply.
1	Enables input clock supply.

Note: Refer to the RL78/G13 User's Manual (Hardware version) for details on how to set registers.



5.6.6 Main Processing







Figure 5.7 Main Processing (1/2)





Pin input edge detection interrupt (INTP1) setting

- Interrupt request flag register (IF0L)
- Clear the PIF1 interrupt source flag.
- Interrupt mask flag register (MK0L)
- Set PMK1 interrupt mask.

Symbol: IF0L

7	6	5	4	3	2	1	0
PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIF
Х	Х	Х	Х	0	Х	Х	Х

Bit 3

PIF1	Interrupt request flag					
0	No interrupt request signal is generated					
1	Interrupt request signal is generated, interrupt request status					

Symbol: MK0L

7	6	5	4	3	2	1	0
PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTMK
Х	Х	Х	Х	0	Х	Х	Х

Bit 3

RTCMK	Interrupt servicing control					
0	nterrupt servicing enabled					
1	Interrupt servicing disabled					

Note: Refer to the RL78/G13 User's Manual (Hardware version) for details on how to set registers.



5.6.7 Status Transition AtoB

Figure 5.9 shows the flowchart for status transition AtoB.




Figure 5.9 Status Transition AtoB

5.6.8 CPU operation (NOP instruction execution)

Figure 5.10 shows the flowchart for the CPU operation (NOP instruction execution)




Figure 5.10 CPU Operation (NOP instruction execution)



5.6.9 Status Transition BtoD

Figure 5.11 and Figure 5.12 shows the flowchart for status transition BtoD.




Figure 5.11 Status Transition BtoD (1/2)






Figure 5.12 Status Transition BtoD (2/2)



12-bit interval timer interval signal detection interrupt (INTIT) setting

- Interrupt request flag register (IF1H)
- Clear ITIF interrupt source flag.
- Interrupt mask flag register (MK1H) Set ITMK interrupt mask.

Symbol: IF1H

7	6	5	4	3	2	1	0
TMIF04	TMIF13	SRIF3	STIF3	KRIF	ITIF	RTCIF	ADIF
		CSIIF31	CSIIF30				
		IICIF31	IICIF30				
Х	Х	Х	Х	Х	0	Х	Х

Bit 2

ITIF	Interrupt request flag					
0	No interrupt request signal is generated					
1	Interrupt request signal is generated, interrupt request status					

Symbol: MK1H

7	6	5	4	3	2	1	0
TMMK04	TMMK13	SRMK3	STMK3	KRMK	ITMK	RTCMK	ADMK
		CSIMK31	CSIMK30				
		IICMK31	IICMK30				
х	Х	Х	Х	Х	0	Х	х

Bit 2

ITMK	Interrupt servicing control				
0	nterrupt servicing enabled				
1	Interrupt servicing disabled				

Note: Refer to the RL78/G13 User's Manual (Hardware version) for details on how to set registers.



12-bit interval timer interval signal detection interrupt (INTIT) setting

- Interval timer control register (ITMC)
- Start 12-bt interval timer count operation.

Symbol: ITMC

15	14	13	2	11-0
RINTE	0	0	0	ITCMP11-ITCMP0
1	0	0	0	FFFH

Bit 15


RINTE	12-bit interval timer operation control
0	Count operation stopped (count clear)
1	Count operation started

Bits 11-0

ITCMP11-ITCMP0	Specification of 12-bit interval timer compare value
FFFH	These bits generate an interrupt at the fixed cycle (count clock cycles x (ITCMP setting value FFFH + 1)).
000H	Setting prohibited

Note: Refer to the RL78/G13 User's Manual (Hardware version) for details on how to set registers.

5.6.10 Error Processing of Status Transition






Figure 5.13 Error Processing of Status Transition

5.6.11 Status Transition DtoG

Figure 5.14 shows the flowchart for status transition DtoG.




Figure 5.14 Status Transition DtoG

5.6.12 Status Transition GtoD

Figure 5.15 shows the flowchart for status transition GtoD.




Figure 5.15 Status Transition GtoD

5.6.13 Status Transition DtoB

Figure 5.16 and Figure 5.17 shows the flowchart for status transition DtoB.




Figure 5.16 Status Transition DtoB (1/2)






Figure 5.17 Status Transition DtoB (2/2)



5.6.14 Status Transition BtoC

Figure 5.18 and Figure 5.19 shows the flowchart for status transition BtoC.




Figure 5.18 Status Transition BtoC (1/2)





Figure 5.19 Status Transition BtoC (2/2)



5.6.15 Status Transition CtoD

Figure 5.20 and Figure 5.21 shows the flowchart for status transition CtoD.








Figure 5.21 Status Transition CtoD (2/2)



5.6.16 Status Transition DtoC

Figure 5.22 and Figure 5.23 shows the flowchart for status transition DtoC.




Figure 5.22 Status Transition DtoC (1/2)




Figure 5.23 Status Transition DtoC (2/2)



5.6.17 Status Transition CtoF

Figure 5.24 shows the flowchart for status transition CtoF.




Figure 5.24 Status Transition CtoF

5.6.18 Status Transition FtoC

Figure 5.25 shows the flowchart for status transition FtoC.




Figure 5.25 Status Transition FtoC

5.6.19 Status Transition Ctol

Figure 5.26 shows the flowchart for status transition Ctol.




Figure 5.26 Status Transition Ctol

5.6.20 Status Transition ItoC

Figure 5.27 shows the flowchart for status transition ItoC.




Figure 5.27 Status Transition ItoC



5.6.21 Status Transition CtoB

Figure 5.28 and Figure 5.29 shows the flowchart for status transition CtoB.




Figure 5.28 Status Transition CtoB (1/2)






Figure 5.29 Status Transition CtoB(2/2)



5.6.22 Status Transition BtoE

Figure 5.30 shows the flowchart for status transition BtoE.




Figure 5.30 Status Transition BtoE

5.6.23 Status Transition EtoB

Figure 5.31 shows the flowchart for status transition EtoB.




Figure 5.31 Status Transition EtoB

5.6.24 Status Transition BtoH

Figure 5.32 shows the flowchart for status transition BtoH.




Figure 5.32 Status Transition BtoH

5.6.25 Status Transition HtoB

Figure 5.33 shows the flowchart for status transition HtoB.




Figure 5.33 Status Transition HtoB



5.6.26 Status Transition BtoJ

Figure 5.34 shows the flowchart for status transition BtoJ.





Figure 5.34 Status Transition BtoJ



5.6.27 A/D Converter Setting

Figure 5.35 shows the flowchart for setting the A/D converter.







A/D conversion time and operation mode settings

• A/D converter mode register 0 (ADM0)

Control the A/D conversion operation.

Specify the A/D conversion channel selection mode.

Symbol: ADM0

7	6	5	4	3	2	1	0
ADCS	ADMD	FR2	FR1	FR0	LV1	LV0	ADCE
х	0	0	0	1	0	0	1

Bit 6

ADMD	Specification of A/D channel selection mode				
0	Select mode				
1	Scan mode				

Bits 5-1

		ADM0			Mode		Co	nversion Tir	ne		Conversion
FR2	FR1	FR0	LV1	LV0		f _{cLK} = 1MHz	f _{CLK} = 4MHz	f _{CLK} = 8MHz	f _{c∟κ} = 16MHz	f _{cLK} = 32MHz	clock (f _{AD})
0	0	0	0	0	Normal 1	Setting prohibited	Setting prohibited	Setting prohibited	108 µs	54 µs	f _{CLK} /64
0	0	1						108 µs	54 µs	27 µs	f _{CLK} /32
0	1	0					108 µs	54 µs	27 µs	13.5 µs	f _{CLK} /16
0	1	1					54 µs	27 µs	13.5 µs	6.75 µs	f _{CLK} /8
1	0	0					40.5 µs	20.25 µs	10.125 µs	5.0625 µs	f _{CLK} /6
1	0	1				135 <i>µ</i> s	33.75 µs	16.875 µs	8.4375 µs	4.21875 µs	fclk/5
1	1	0				108 <i>µ</i> s	27 µs	13.5 µs	6.75 µs	3.375 µs	f _{CLK} /4
1	1	1				54 µ s	13.5 µs	6.75 µs	3.375 µs	Setting prohibited	f _{CLK} /2
0	0	0	0	1	Normal 2	Setting prohibited	Setting prohibited	Setting prohibited	100 µs	50 µs	f _{CLK} /64
0	0	1						100 µs	50 µs	25 µs	f _{CLK} /32
0	1	0					100 µs	50 µs	25 µs	12.5 µs	f _{CLK} /16
0	1	1					50 µs	25 µs	12.5 µs	6.25 µs	f _{CLK} /8
1	0	0					37.5 µs	18.75 µs	9.375 µs	4.6875 µs	f _{CLK} /6
1	0	1				125 <i>µ</i> s	31.25 µs	15.625 µs	7.8125 µs	3.90625 µs	f _{CLK} /5
1	1	0				$100\mu\mathrm{s}$	25 µs	12.5 µs	6.25 µs	3.125 µs	f _{CLK} /4
1	1	1				50 µ s	12.5 µs	6.25 µs	3.125 µs	Setting prohibited	f _{CLK} /2

Bit 0

ADCE	A/D voltage comparator operation control
0	Stops A/D enables comparator operation
1	Enables A/D voltage comparator operation

Note: Refer to the RL78/G13 User's Manual (hardware version) for detailed explanations on how to set registers.

A/D conversion trigger mode setting

A/D converter mode register 1 (ADM1)
 Select the A/D conversion trigger mode.
 Specify the A/D conversion operation mode.

Symbol: ADM1

7	6	5	4	3	2	1	0
ADTMD1	ADTMD0	ADSCM	0	0	0	ADTRS1	ADTRS0
1	1	1	0	0	0	1	1

Bits 7-6

ADTMD1	ADTMD0	Selection of the A/D conversion trigger mode
0		Software trigger mode
1	0	Hardware trigger no-wait mode
1	1	Hardware trigger wait mode

Bit 5

ADSCM	Specification of the A/D conversion mode				
0	Sequential conversion mode				
1	One-shot conversion mode				

Bits 1-0

ADTRS1	ADTRS0	Selection of the hardware trigger signal
0	0	End of timer channel 01 count or capture interrupt signal (INTTM01)
0	1	Setting prohibited
1	0	Real-time clock interrupt signal (INTRTC)
1	1	12-bit interval timer interrupt signal (INTIT)

Note: Refer to the RL78/G13 User's Manual (hardware version) for detailed explanations on how to set registers.



Reference voltage source setting

• A/D converter mode register 2 (ADM2) Set the reference voltage source.

Symbol: ADM2

7	6	5	4	3	2	1	0
ADREFP1	ADREFP0	ADREFM	0	ADCRK	AWC	0	ADTYP
0	0	0	0	0	0	0	0

Bits 7-6

ADREFP1	ADREFP0	Selection of the + side reference voltage source of the A/D converter				
0	0	Supplied from V _{DD}				
0	1	Supplied fromP20/AV _{REFP} /ANI0				
1	0	Supplied from the internal reference voltage (1.45 V)				
1	1	Setting prohibited				

Bit 5

ADREFM	Selection of the - side reference voltage source of the A/D converter			
0	Supplied from V _{ss}			
1	Supplied from P21/AV _{REFM} /ANI1			

Bit 3

ADCRK	Checking the upper and lower limit conversion result values
0	The interrupt signal (INTAD) is output when ADLL register \leq ADCR register \leq register ADUL.
1	The interrupt signal (INTAD) is output when ADCR register \langle ADLL register, and ADUL register \langle ADCR register.

Bit 2

AWC	Specification of the SNOOZE mode
0	Do not use the SNOOZE mode function.
1	Use the SNOOZE mode function.

Bit 0

ADTYP	Selection of the A/D conversion resolution
0	10-bit resolution
1	8-bit resolution



Conversion result comparison upper/lower limit settings

- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)
- Set conversion result comparison upper/lower limit values.

Symbol: ADUL

7	6	5	4	3	2	1	0
ADUL7	ADUL6	ADUL5	ADUL4	ADUL3	ADUL2	ADUL1	ADUL0
1	1	1	1	1	1	1	1

Symbol: ADLL

7	6	5	4	3	2	1	0
ADLL7	ADLL6	ADLL5	ADLL4	ADLL3	ADLL2	ADLL1	ADLL0
1	0	0	0	0	0	0	0

Input channel specification

Analog input channel specification register (ADS)
 Specify the input channel of the analog voltage to be A/D converted.

Symbol: ADS

7	6	5	4	3	2	1	0
ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0
0	0	0	0	0	1	1	0

Bits 7, 4-0

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANIO	P20/ANI0 pin/AV _{REFP} pin
0	0	0	0	0	1	ANI1	P21/ANI1 pin /AV _{REFM} pin
0	0	0	0	1	0	ANI2	P22/ANI2 pin
0	0	0	0	1	1	ANI3	P23/ANI3 pin
0	0	0	1	0	0	ANI4	P24/ANI4 pin
0	0	0	1	0	1	ANI5	P25/ANI5 pin
0	0	0	1	1	0	ANI6	P26/ANI6 pin
0	0	0	1	1	1	ANI7	P27/ANI7 pin
0	1	0	0	0	0	ANI16	P03/ANI16 pin
0	1	0	0	0	1	ANI17	P02/ANI17 pin
0	1	0	0	1	0	ANI18	P147/ANI18 pin
0	1	0	0	1	1	ANI19	P120/ANI19 pin
1	0	0	0	0	0	—	Temperature sensor 0 output
1	0	0	0	0	1	_	Internal reference voltage output (1.45 V)
		上記	以外	Setting prohibite	ed		

Note: Refer to the RL78/G13 User's Manual (hardware version) for detailed explanations on how to set registers.



SNOOZE mode setting

 A/D converter mode register 2 (ADM2) Set SNOOZE mode.

Symbol: ADM2

7	6	5	4	3	2	1	0
ADREFP1	ADREFP0	ADREFM	0	ADCRK	AWC	0	ADTYP
Х	Х	Х	0	Х	1	0	Х

Bit 2

AWC	Specification of SNOOZE mode
0	Do not use the SNOOZE mode function
1	Use the SNOOZE mode function

Note: Refer to the RL78/G13 User's Manual (hardware version) for detailed explanations on how to set registers.



5.6.28 Status Transition JtoB

Figure 5.36 shows the status transition JtoB.




Figure 5.36 Status Transition JtoB



5.6.29 Status Transition End Processing

Figure 5.37 shows the flowchart for status transition end processing.





Figure 5.37 Status Transition End Processing



5.6.30 External Interrupt Servicing






Figure 5.38 External Interrupt Servicing



5.6.31 12-bit Interval Timer Interrupt Servicing

Figure 5.39 shows the flowchart for 12-bit interval timer interrupt servicing.




Figure 5.39 12-bit Interval Timer Interrupt Servicing

5.6.32 A/D Conversion Completion Interrupt Servicing

Figure 5.40 shows the flowchart for A/D conversion completion interrupt servicing.




Figure 5.40 A/D Conversion Completion Interrupt Servicing



6. Sample Code

Sample code can be downloaded from the Renesas Electronics website.

7. Reference Documents

RL78/G13 User's Manual: Hardware Rev.1.00 (R01UH0146J) RL78 Family User's Manual: Software Rev.1.00 (R01US0015J) The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website <u>http://www.renesas.com</u>

Inquiries http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



RL78/G13

CPU Clock Changing and Standby Settings(Assembly) CC-RL

REVISION HISTORY

RL78/G13 CPU Clock Changing and Standby Settings (Assembly) CC-RL

Rev.	Date	Description	
		Page	Summary
1.00	Mar. 12, 2016	—	First edition issued
1.10	Aug. 26, 2016	5	Modify the Figure 1.1
		7,9,11,13	Add a description of the external clock
		12,13	Add a Note
		14	Change the version information of the CS+ and e ² studio
		18,20,25	Add a description about the status transition error processing
		42,44,47,49,	Modify the flow chart for the status transition error processing added
		51,53,57	
		45,54,55	Add the process to clear the PIF1 bit
		58,59	
1.11	May. 20, 2019	5	Modify the Figure 1.1

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 "Standard": Computers: office acquipment: computers: office acqui

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>.

Trademarks

All trademarks and registered trademarks are the property of their respective owners.