## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# SH7206 Group

Example of Setting the SCIF for Clocked Synchronous Serial Communication (Unidirectional Communication)

## Introduction

This application note presents an example of configuring the serial communication interface with FIFO (SCIF) for clocked synchronous communication.

## **Target Device**

SH7206

#### **Contents**

Overview	2
	Overview  Description of Sample Application  Sample Program Listing  Reference Documents  Website



#### 1. Overview

## 1.1 Specifications

- Channel 1 of the SCIF is initialized as a transmission module in clocked synchronous mode.
- Channel 2 of the SCIF is initialized as a reception module in clocked synchronous mode.
- Data transmitted from SCIF channel 1 is received by SCIF channel 2.

#### 1.2 MCU Functions Used

SCIF channel 1: Used as a transmission module

• SCIF channel 2: Used as a reception module

## 1.3 Conditions for Application

• MCU: SH7206 (R5S72060)

• Operating frequency: Internal clock: 200 MHz

Bus clock: 66.67 MHz Peripheral clock: 33.33 MHz

• C compiler: SuperH RISC engine Family C/C++ Compiler Package: Version 9.00

(from Renesas Technology Corp.)

• Compiler options: Default setting of HEW (-cpu=sh2a -debug -gbr=auto -global volatile=0 -opt range=all

-infinite loop=0 -del vacant loop=0 -struct alloc=1)

## 1.4 Related Application Note

The operation of the sample program in this application note was confirmed with the configuration specified in the application note "Example of SH7206 Initial Configuration". Please refer to that note in combination with this one.



## 2. Description of Sample Application

This sample application uses the serial communication interface with FIFO (SCIF).

## 2.1 Summary of MCU Functions Used

Data transmission/reception is synchronized with clock signal pulses in SCIF clocked synchronous mode. Either an internal clock or an external clock input from the SCK pin can be selected as the clock source. When an internal clock is selected, the serial clock is output via the SCK pin. When an external clock is selected, the serial clock is input from the SCK pin.

Communication data format is fixed at 8-bit length.

Table 1 summarizes the features of clocked synchronous mode. Figure 1 is a block diagram of the SCIF.

Table 1 Summary of SCIF (Clocked Synchronous Mode)

Item	Function
Number of channels	4 (SCIF0 to SCIF3)
Clock source	Internal clock: Pφ, Pφ/4, Pφ/16, or Pφ/64 (Pφ: Peripheral clock)
	External clock: Clock input from the SCK0 to SCK3 pins
Data format	Transfer data length: 8 bits
	Transfer order: LSB first
Baud rate	Internal clock: 500 bps to 1000 kbps (Pφ = 33 MHz)
	External clock: 5500 kbps at maximum (P $\phi$ = 33 MHz and externally input clock = 5.5 MHz)
Error detection	Overrun error
Interrupt requests	Transmit FIFO data empty interrupt (TXI), receive FIFO data full interrupt (RXI), and break interrupt (BRI), receive error (overrun error) interrupt (ERI)
Others	<ul> <li>When an internal clock is selected, the serial clock is output from the SCK pin.</li> <li>Clock supply to unused channels can be stopped to save power.</li> <li>The number of valid data bytes in the transmit and receive FIFO data registers and the number of receive errors of the receive data in the receive FIFO data register can be ascertained.</li> </ul>

Note: \* For details on the SCIF, refer to section 15, Serial Communication Interface with FIFO (SCIF), of the SH7206 Group Hardware Manual.






Figure 1 Block Diagram of SCIF



#### 2.2 Procedure for Setting the MCU Modules

This section describes the basic setting procedures for SCIF clocked synchronous mode. Figures 2 and 3 show the example flow for initial settings of data transmission in clocked synchronous mode. Figures 4 and 5 show the example flow of initial settings for data reception in clocked synchronous mode. Figure 6 shows the example flow of data transmission processing. Figure 7 shows the example flow of data reception processing.

For details on the settings of individual registers, refer to the SH7206 Group Hardware Manual.




Figure 2 Example Flow of Initial Settings for Transmission in Clocked Synchronous Mode (1)






Figure 3 Example Flow of Initial Settings for Transmission in Clocked Synchronous Mode (2)






Figure 4 Example Flow of Initial Settings for Reception in Clocked Synchronous Mode (1)






Figure 5 Example Flow of Initial Settings for Reception in Clocked Synchronous Mode (2)






Figure 6 Example Flow of Transmission Processing in Clocked Synchronous Mode






Figure 7 Example Flow of Reception Processing in Clocked Synchronous Mode



#### 2.3 Operation of Sample Program

The sample program uses SCIF channel 1 as a data transmission module, and SCIF channel 2 as a data reception module. Communication is carried out using the loop-back test function, in which the serial transmit pin TxD1 of SCIF channel 1 and the serial receive pin RxD2 of SCIF channel 2 are internally connected.

SCIF channel 1 is set to output the serial clock, and SCIF channel 2 is set to allow the external clock to be input. To share the clock, the SCK1 and SCK2 pins are connected. Table 2 shows the communication function settings of the sample program. Figure 8 illustrates the timing of the sample program operation.

Table 2 Communication Function Settings of Sample Program

Communication Format	Function Setting	
Communication mode	Clocked synchronous mode	
Channel used	SCIF1: Data transmission, SCIF2: Data reception	
Interrupts	Not used	
Communication rate	100 kbps	
Data size	8 bits	
Bit order	LSB first	
Serial clock	SCIF1: Serial clock output; SCIF2: External clock input	
FIFO data trigger number	SCIF1: 0; SCIF2: 1	




Figure 8 Timing of Sample Program Operation



## 2.4 Register Settings and Processing Sequence of Sample Program

The sample program initializes SCIF channel 1 in clocked synchronous transmission mode, and SCIF channel 2 in clocked synchronous reception mode. Afterwards, the program alternately repeats the processing of transmitting character string data from SCIF channel 1 and the processing of receiving the character string by SCIF channel 2.

The register settings for SCIF channel 1 and SCIF channel 2 of the sample program are shown in tables 3 and 4, and the processing flow of the sample program are shown in figure 9.

Table 3 Register Settings for Transmission Module

Register Name	Address	Setting	Description
Standby control register 4 (STBCR4)	H'FFFE040C	H'B4	MSTP46 = 0: The SCIF1 runs (clock is supplied).
Port A control register L2	H'FFFE3814	H'0011	PA4MD[2:0] = B'001: TxD1 output mode (SCIF1)
(PACRL2)			PA5MD[2:0] = B'001: SCK1 input/output mode (SCIF1)
Serial mode register_1	H'FFFE8800	H'0080	C/A = 1: clocked synchronous mode
(SCSMR_1)			CKS[1:0] = B'00: P∳ clock
Serial control register_1	H'FFFE8808	H'0000	TE = 0: Transmission disabled.
(SCSCR_1)			RE = 0: Reception disabled.
			CKE[1:0] = B'00: The SCK pin outputs an internal clock as the serial clock.
		H'0020	TE = 1: Transmission enabled.
FIFO control register_1 (SCFCR_1)	H'FFFE8818	H'0004	TFRST = 1: Reset operation for the transmit FIFO data register is enabled.
		H'0030	TFRST = 0: Reset operation for the transmit FIFO data register is disabled.
			TTRG[1:0] = B'11: The transmit FIFO data trigger number is 0. *
Bit rate register_1 (SCBRR_1)	H'FFFE8804	H'07	100 kbps

Note: \* Transmit FIFO data trigger number is the number of remaining data bytes in the transmit FIFO which sets the transmit FIFO data empty (TDFE) flag in the serial status register (SCFSR).



## Table 4 Register Settings for Reception Module

Register Name	Address	Setting	Description
Standby control register 4 (STBCR4)	H'FFFE040C	H'D4	MSTP45 = 0: The SCIF2 runs (clock is supplied).
Port E control register L2 (PECRL2)	H'FFFE3A14	H'2000	PE7MD[2:0] = B'010: RxD2 input mode (SCIF2)
Port E control register L3 (PECRL3)	H'FFFE3A12	H'0002	PE8MD[1:0] = B'10: SCK2 input/output mode (SCIF2)
Serial mode register_2 (SCSMR_2)	H'FFFE9000	H'0080	$C/\overline{A}$ = 1: Clocked synchronous mode
Serial control register_2	H'FFFE9008	H'0002	TE = 0: Transmission disabled
(SCSCR_2)			RE = 0: Reception disabled
			CKE[1:0] = B'10: External clock is input from the SCK pin as the serial clock.
		H'0012	RE = 1: Reception enabled
FIFO control register_2 (SCFCR_2)	H'FFFE9018	H'0002	RFRST = 1: Reset operation for the receive FIFO data register is enabled.
		H'0000	RFRST = 0: Reset operation for the receive FIFO data register is disabled.
			RTRG[1:0] = B'00: The receive FIFO data trigger number is 1. *1
Bit rate register_2 (SCBRR_2)	H'FFFE9004	H'07	100 kbps
Serial status register_2	H'FFFE9010	H'FF6E *2	ER = 0: Receive error flag cleared
(SCFSR_2)			BRK = 0: Break detection flag cleared
			DR = 0: Receive data ready flag cleared
			To clear these bits, read the bits while they are set and write 0 to them.
Line status register_2	H'FFFE9024	H'0000	ORER = 0: Overrun error flag cleared
(SCLSR_2)			To clear this bit, read the bit while it is set and write 0 to it.

Notes: 1. Receive FIFO data trigger number is the number of data bytes in the receive FIFO which sets the RDF flag in the serial status register (SCFSR).

2. The register value is ANDed with H'FF6E to clear the ER, BRK, and DR bits.






Figure 9 Main Processing Flow of Sample Program



## 3. Sample Program Listing

• Sample Program Listing: main.c (1)

```
3 *
     System Name: SH7206 Sample Program
4 * File Name : main.c
5 * Contents : Sample program for clocked synchronous serial data reception
 6 *
                by the serial communication interface with FIFO (SCIF)
7 * Version : 1.00.00
8 * Model : M3A-HS60
              : SH7206
9 *
     CPU
10 *
     Compiler : SHC9.0.00
11 *
12 *
              : Sample program for clocked synchronous data reception using SCIF1 and SCIF2
13 *
14 *
                 <Caution>
15 *
                This sample program is for reference
                and its operation is not quaranteed.
17 *
                Customers should use this sample program for technical reference
18 *
                 in software development.
19 *
20 * Copyright (C) 2004 Renesas Technology Corp. All Rights Reserved
21 *
      AND Renesas Solutions Corp. All Rights Reserved
22 *
23 * history
              : 2004.11.04 ver.1.00.00
25 #include "iodefine.h"
                                    /* iodefine.h is automatically created by HEW
26
27 /* ==== Prototype declaration ==== */
28 void main(void);
29 void io_init_SCIF1(int);
30 void io_init_SCIF2(void);
31 void io putchar ch1(unsigned char);
32 unsigned char io getchar ch2(void);
3.3
34 /* ==== Type declaration ==== */
35 /* SCIF baud rate setting */
36 typedef struct {
   unsigned char scbrr;
37
38
     unsigned short scsmr;
39 } SH7206 BAUD SET;
41 /* ---- Values for bit rate specification ---- */
42 enum{
   CBR 500,
43
44
     CBR 1K,
45
    CBR 2 5K,
46
    CBR 5K,
47
     CBR_10K,
48
     CBR 25K,
49
      CBR 50K,
      CBR 100K,
50
51
      CBR 250K,
     CBR 500K,
52
53
      CBR 1M
54 };
55
```



• Sample Program Listing: main.c (2)

```
/* ====  Bit rate setting value table ==== */
    58
        \{2\overline{5}5, 3\},
        {125, 3},
{200, 2},
 59
                      /*
                             1,000Hz
                            2,500Hz
60
                    /*
/*
/*
/*
/*
/*
/*
/*
/*
        {100, 2},
{200, 1},
                             5,000Hz
61
                          10,000Hz
62
        { 80, 1},
{160, 0},
                           25,000Hz
6.3
                             50,000Hz
64
                          100,000Hz
        { 80, 0},
{ 31, 0},
65
66
                           250,000Hz
        { 15, 0},
{ 7, 0}
                           500,000Hz
67
                      /* 1,000,000Hz
68
69
   };
 70
    71
 72
    * Module summary: Main function of the sample program
 73
 74
                      (clocked synchronous serial I/O reception)
 75
    * Include : None
 76
 77
    * Declaration : void main(void)
 78
 79
80
   * Functional description:
           : Configures SCIF1 in clocked synchronous serial transmission mode,
: and SCIF2 in clocked synchronous serial reception mode. SCIF1 transmits
82
83
                   : character string data, and SCIF2 receives it.
 84
85
86
   87
88
90
    void main(void)
 91
        const unsigned char send_data[] = "12345 ABCDEFG\n"; /* Character string for transmission*/const unsigned char *psnd;
92
93
        unsigned char rcv_data[16];
unsigned char *prcv;
94
95
96
97
        /\star ==== Initialize SCIF1 in clocked synchronous transmission mode ==== \star/
98
                                                                                                  * /
        io_init_SCIF1(CBR_100K);
                                            /* Bit rate: 100 kbps
99
100
        /* ==== Initialize SCIF2 in clocked synchronous reception mode ==== */
        io init SCIF2();
101
102
103
        psnd = send_data;
                                              /* Initialize the transmit data pointer
                                              /* Initialize the receive data pointer
104
        prcv = rcv \overline{d}ata;
105
        /* ====  Is there character data for transmission? ==== */
106
107
        while (*psnd != 0) {
108
             /* ==== Transmit 1-byte data ==== */
109
            io_putchar_ch1(*psnd);
110
             /* ==== Receive 1-byte data ==== */
111
             *prcv = io getchar ch2();
            /* ==== Check the received data ==== */
112
113
            if(*psnd != *prcv){
114
                                             /* Receive data error
                                                                                                  */
                break;
115
            psnd++;
116
                                             /* Update the pointers
                                                                                                  * /
117
            prcv++;
118
119
120
        while(1){
            /* End of Program */
121
122
123 }
```



• Sample Program Listing: main.c (3)

```
125 * ID
126 * Module Summary: SCIF1 initialization
127 *-----
128 * Include : #include "iodefine.h"
129 *-----
130 * Declaration : void io init_SCIF1(int bps)
131 *-----
132 * Functional description:
               : Initializes SCIF1 in clocked synchronous serial mode.
133 *
134 *
               : Transmission enabled / serial clock output /
135 *
               : transmit FIFO data trigger number = 0
136 *
              : The bit rate is specified in bps.
137 *-----
138 * Argument : int bps : Index of the bit rate setting table
139 *-----
140 * Return value : None
141 *-----
142 * Note
              : The baud rate setting values given in this program are those when the
143 *
              : peripheral clock (Pf) frequency is 33 MHz.
144
           : If a different clock is used, the baud rate setting values must be changed.
146 void io_init_SCIF1(int bps)
147
148
      /* ==== Canceling power-down mode ==== */
149
      /* ---- Set standby control register 4 (STBCR4) ---- */
150
                             /* Start clock supply to the SCIF1
                                                                          * /
      CPG.STBCR4.BIT.MSTP46 = 0;
151
152
      /* ==== SCIF1 initialization ==== */
153
      /* ---- Set serial control register (SCSCRi) ---- */
154
      SCIF1.SCSCR.WORD = 0x0000;
                                  /* Disable transmission/reception by SCIF1
155
156
      /* ---- Set FIFO control register (SCFCRi) ---- */
157
      SCIF1.SCFCR.BIT.TFRST = 1:
                                  /* Reset the transmit FIFO data register
158
159
      /* ---- Set serial control register (SCSCRi) ---- */
160
      SCIF1.SCSCR.BIT.CKE = 0x0;
                                  /* B'00: Internal clock; serial clock output
                                                                          * /
161
162
      /* ---- Set serial mode register (SCSMRi) ---- */
163
      SCIF1.SCSMR.WORD = scif baud[bps].scsmr | 0x0080u;
164
                                  /* Communication mode 1: Clocked synchronous mode
165
                                   /* Clock select
                                                   : Table value
166
167
      /* ---- Set bit rate register (SCBRRi) ---- */
168
      SCIF1.SCBRR.BYTE = scif baud[bps].scbrr;
169
170
      /* ---- Set FIFO control register (SCFCRi) ---- */
171
      SCIF1.SCFCR.WORD = 0x0030;
                                 /* Transmit FIFO data trigger number: 0
172
                                  /* Transmit FIFO data register reset: Disabled
173
174
      /* ==== Setting pin function controller (PFC) ==== */
175
      PORT.PACRL2.BIT.PA4MD = 1; /* Set the PA4 pin for TxD1 output (PACRL2)
176
      PORT.PACRL2.BIT.PA5MD = 1;
                                 /* Set the PA5 pin for SCK1 input/output (PACRL2)
177
178
      /* ---- Set serial control register (SCSCRi) ---- */
179
      SCIF1.SCSCR.BIT.TE = 1:
                                  /* Enable transmission by SCIF1 */
180
181
182
```



• Sample Program Listing: main.c (4)

```
* ID :
* Module Summary: SCIF2 initialization
184
185
186
    * Include
187
                  : None
188
    * Declaration : void io init SCIF2(void)
189
190
191
     Functional description:
                : Initializes SCIF2 in clocked synchronous serial mode.
: Reception enabled / serial clock input /
192
193
194
                   : receive FIFO data trigger number = 1
195
                   : The bit rate is specified in bps.
196
    * Argument : None
197
198
199
200
   201
202
203
    void io init SCIF2(void)
204
        205
206
207
        CPG.STBCR4.BIT.MSTP45 = 0;
                                          /* Start clock supply to SCIF2
208
        /* ==== SCIF2 initialization ==== */
/* ---- Set serial control register (SCSCRi) ---- */
209
210
        SCIF2.SCSCR.WORD = 0x0000;
211
                                           /* Disable transmission/reception by SCIF2
212
        /* ---- Setting FIFO control register (SCFCRi) ---- */
213
        SCIF2.SCFCR.BIT.RFRST = 1;
                                          /* Reset the receive FIFO data register
214
215
216
        /* ---- Set serial status register (SCFSRi) ---- */
                                          /* Clear the ER, BRK, and DR bits
        SCIF2.SCFSR.WORD &= 0xff6e;
217
218
219
        /* ---- Set line status register (SCLSRi) ---- */
        SCIF2.SCLSR.BIT.ORER = 0;
                                          /* Clear the ORER bit
220
221
222
        /* ---- Set serial control register (SCSCRi) ---- */
        SCIF2.SCSCR.BIT.CKE = 0x2;
                                          /* B'10: External clock; serial clock input
                                                                                             * /
223
224
        /* ---- Set serial mode register (SCSMRi) ---- */
225
226
                                          /* Communication mode 1: Clocked synchronous mode
        SCIF2.SCSMR.WORD = 0x0080;
227
        /* ---- Set FIFO control register (SCFCRi) ---- */
228
                                          /* Receive FIFO data trigger number: 1 */
/* Modem control enable : Disal
229
        SCIF2.SCFCR.WORD = 0x0000;
230
                                                                           : Disabled
                                           /* Receive FIFO data register reset: Disabled
2.31
232
        /* ==== Setting pin function controller (PFC) ==== */
233
        PORT.PECRL2.BIT.PE7MD = 2; /* Set the PE7 pin for RxD2 input (PECRL2)
PORT.PECRL3.BIT.PE8MD = 2; /* Set the PE8 pin for SCK2 input/output (PECRL3)
234
235
                                                                                            * /
236
237
        /* ---- Set serial control register (SCSCRi) ---- */
238
        SCIF2.SCSCR.BIT.RE = 1;
                                          /* Enable reception by SCIF2
                                                                                             * /
239 }
240
```



• Sample Program Listing: main.c (5)

```
242 * ID
243 * Module summary: SCIF1 1-byte (one character) transmission processing
244 *-----
245 * Include
             : #include "iodefine.h"
246 *-----
247 * Declaration : void io_putchar_ch1(unsigned char c)
249 * Functional description:
250 *
        : Checks the transmit FIFO data empty flag in the SCIF1 serial status register
           : (SCFSR1) to see if SCIF1 is ready for the next transmission (FIFO empty). 
: If it is, transmits the 1-byte data passed as an argument.
2.51 *
252 *
253 *----
254 * Argument : unsigned char c : Transmit data
255 *-----
256 * Return value : None
        : None
258 * Note
260 void io_putchar_ch1(unsigned char c)
261 {
      /* ==== Transmit FIFO empty? (TDFE==1?) ==== */
2.62
263
     while(SCIF1.SCFSR.BIT.TDFE == 0) {
264
        /* Wait until the TDFE flag is set */
2.65
266
267
     /* ==== Write transmit data to transmit FIFO data register (SCFTDR1) ==== */
268
     SCIF1.SCFTDR.BYTE = c;
269
270
      /* ==== Read TDFE and TEND in serial status register (SCSFR1),
271
                                               and then clear the flags ==== */
272
      SCIF1.SCFSR.WORD &= ~0x0060u;
273 }
2.74
```



• Sample Program Listing: main.c (6)

```
276 * ID
277 * Module summary: SCIF2 1-byte (one character) reception processing
278 *-----
279 * Include
             : #include "iodefine.h"
280 *-----
281 * Declaration : unsigned char io_getchar_ch2(void)
282 *----
283 * Functional description:
            : Checks the state of the receive FIFO data full flag in the SCIF2 serial
2.84 *
             : status register (SCFSR2), and if it is set, reads the received data from
285 *
286 *
             : the receive FIFO data register.
287 *----
288 * Argument : None
289 *-----
290 * Return value : Received data
        : None
292 * Note
294 unsigned char io_getchar_ch2(void)
295 {
296
     unsigned char data;
2.97
298
      /* ==== Check the overrun error (ORER) flag in line status register (SCLSR2)==== */
     if ( SCIF2.SCLSR.BIT.ORER == 1) {
299
300
        /* Perform overrun error processing */
301
302
        /* Clear the ORER flag */
        SCIF2.SCLSR.BIT.ORER = 0;
303
304
305
     }
306
307
     /* ==== Receive FIFO full? ==== */
308
     while(SCIF2.SCFSR.BIT.RDF == 0) {
309
        /* Wait until the RDF flag is set */
310
311
     /st ==== Read the received data in receive FIFO data register (SCFRDR2) ==== st/
312
313
     data = SCIF2.SCFRDR.BYTE;
314
     /* == Read the RDF flag in serial status register (SCFSR2), and then clear the flag == */
315
316
     SCIF2.SCFSR.BIT.RDF = 0;
317
318
     return data:
319 }
320 /* End of File */
```



#### 4. Reference Documents

- SH-2A SH2A-FPU Software Manual (Rev.3.00) (Download the latest edition from the website of Renesas Technology Corp.)
- SH7206 Group Hardware Manual (Rev. 1.00) (Download the latest edition from the website of Renesas Technology Corp.)

#### 5. Website

 Website of Renesas Technology Corp. http://www.renesas.com/



## **Revision Record**

ח	00	cri	nt	i۸	n
$\boldsymbol{D}$	CO	CII	μι	ıv	•••

	Date Sep.14.05				
Rev.		Page	Summary		
1.00		_	First edition issued		



#### Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.