RX26T Group, RX63T Group

Differences Between the RX26T Group and the RX63T Group

Introduction

This application note is intended as a source for reference to points of difference between the peripheral functions, I/O registers, and pin functions of the RX26T and RX63T Groups, as well as a guide to key points to consider when replacing MCUs.

Unless specifically otherwise noted, the information in this application note applies to the 100-pin package version of the RX26T Group and the 144-pin package version of the RX63T Group, which are the respective maximum specifications. To confirm details of differences in the specifications of the electrical characteristics, usage notes, and setting procedures, refer to the User's Manual: Hardware for the relevant products.

Target Devices

RX26T Group and RX63T Group

Contents

1.   Comparison of Built-In Functions of RX26T Group and RX63T Group

A comparison of the built-in functions of the RX26T Group and RX63T Group is provided below. For details of the functions, refer to "2, Comparative Overview of Specifications" and "5, Reference Documents".

Table 1.1 is Comparison of Built-In Functions of RX63T Group and RX26T Group.

Table 1.1   Comparison of Built-In Functions of RX63T Group and RX26T Group

Function	RX63T	RX26T
CPU	●/▲	
Operating modes	●/■	
Address space	▲	
Resets	▲	
Option-setting memory	▲	
Voltage detection circuit (LVDA)	▲	
Clock generation circuit	●/■	
Clock frequency accuracy measurement circuit (CAC)	●	
Low power consumption function	▲	
Register Write Protection Function	○	
Exception handling	▲	
Interrupt controller (ICUb for RX63T; ICUG for RX26T)	●/▲	
Buses	▲	
Memory-protection unit (MPU)	▲	
DMA controller (DMACA for RX63T; DMACAa for RX26T)	▲	
Data transfer controller (DTCa for RX63T; DTCb for RX26T)	●	
Event link controller (ELC)	✕	○
I/O ports	▲	
Multi-function pin controller (MPC)	●/▲/■	
Multi-function timer pulse unit 3 (MTU3 for RX63T; MTU3d for RX26T)	●/▲	
Port output enable 3 (POE3 for RX63T; POE3D for RX26T)	▲	
General-purpose PWM timer (GPT for RX63T; GPTWa for RX26T)	●/■	
High resolution PWM waveform generation circuit (HRPWM)	✕	○
Port output enable for GPTW (POEG)	✕	○
8-bit timer (TMRb)	✕	○
Compare match timer (CMT)	●	
Compare match timer W (CMTW)	✕	○
Watchdog timer (WDTA)	▲	
Independent watchdog timer (IWDTa)	●	
USB 2.0 host/function module (USBa)	○	✕
Serial communications interface (SCIc and SCId for RX63T; SCIk and SCIh for RX26T)	●/▲	
Serial communications interface (RSCI)	✕	○
I²C bus interface (RIIC for RX63T; RIICa for RX26T)	●	
I³C bus interface (RI3C)	✕	○
CAN module (CAN for RX63T) CAN FD module (CANFD for RX26T)	●/▲/■	
Serial peripheral interface (RSPI: RX63T, RSPId: RX26T)	●/▲	
Serial peripheral interface (RSPIA)	✕	○
CRC calculator (CRC for RX63T, and CRCA for RX26T)	▲	
Trigonometric function calculator (TFUv2)	✕	○
Trusted Secure IP(TSIP-Lite)	✕	○
12-bit A/D converter (S12ADB for RX63T, and S12ADHa for RX26T)	▲	

Function	RX63T	RX26T
10-bit A/D converter (AD)	◯	✕
D/A converter (DAa)	◯	✕
12-bit D/A converter (R12DAb)	✕	◯
Temperature sensor (TEMPS)	✕	◯
Comparator C (CMPCa)	✕	◯
Data operation circuit (DOC for RX63T; DOCA for RX26T)	●	
Digital Power Supply Controller (DPC)	◯	✕
RAM	●/▲	
Flash memory	●/▲/■	
Packages	▲	

◯: Available, ✕: Unavailable, ●: Differs due to added functionality,
▲: Differs due to change in functionality, ■: Differs due to removed functionality.

2. Comparative Overview of Specifications

This section presents a comparative overview of specifications, including registers.

In the comparative overview, red text indicates functions which are included only in one of the MCU groups and also functions for which the specifications differ between the two groups.

In the register comparison, red text indicates differences in specifications for registers that are included in both groups and **black text** indicates registers which are included only in one of the MCU groups. Register specification items that have no differences between the groups are not indicated.

2.1 CPU

Table 2.1 is Comparative Overview of CPUs.

Table 2.1 Comparative Overview of CPUs

Item	RX63T	RX26T
CPU	• Maximum operating frequency: 100 MHz • 32-bit RX CPU • Minimum instruction execution time: One instruction per clock cycle • Address space: 4G byte, linear address • Register — General purpose: Sixteen 32-bit registers — Control: Nine 32-bit registers — Accumulator: One 64-bit register • Basic instructions: 73 • Floating point instructions: 8 • DSP instructions: 9 • Addressing modes: 10 • Data arrangement — Instructions: Little endian — Data: Selectable as little endian or big endian • On-chip 32-bit multiplier: 32 × 32 → 64 bits • On-chip divider: 32 / 32 → 32 bits • Barrel shifter: 32 bits • Memory-protection unit (MPU)	• Maximum operating frequency: 120 MHz • 32-bit RX CPU (RXv3) • Minimum instruction execution time: One instruction per clock cycle • Address space: 4G byte, linear address • Register — General purpose: Sixteen 32-bit registers — Control: Ten 32-bit registers — Accumulator: Two 72-bit registers • 113 instructions (products with 64-KB RAM) • 111 instructions (products with 48-KB RAM) — Standard provided instructions: 111 — Basic instructions: 77 — Single-precision floating point instructions: 11 — DSP instructions: 23 — Instructions for register bank save function: 2 (Only for products with 64-KB RAM) • Addressing modes: 11 • Data arrangement — Instructions: Little endian — Data: Selectable as little endian or big endian • On-chip 32-bit multiplier: 32 × 32 → 64 bits • On-chip divider: 32 / 32 → 32 bits • Barrel shifter: 32 bits
FPU	• Single-precision floating-point (32 bits) • Data types and floating-point exceptions conform to IEEE 754 standard	• Single-precision floating-point (32 bits) • Data types and floating-point exceptions conform to IEEE 754 standard

Item	RX63T	RX26T
Register bank save function	—	• Fast collective saving and restoration of the values of CPU registers • 16 save register banks

2.2 Operating Modes

Table 2.2 is Comparative Overview of Operating Modes, and Table 2.3 is Comparison of Operating Mode Registers.

Table 2.2 Comparative Overview of Operating Modes

Item	RX63T 144/120/112/100-pin version	64/48-pin version	RX26T
Operating modes specified by mode setting pins	Single-chip mode	Single-chip mode	Single-chip mode
	Boot mode	Boot mode	Boot mode (SCI interface)
	—	—	Boot mode (FINE interface)
	USB boot mode	—	—
	User boot mode	—	—
Operating modes selected by register settings	Single-chip mode	Single-chip mode	—
	User boot mode	—	
	Expanded mode with on-chip ROM disabled	—	
	Expanded mode with on-chip ROM enabled	—	
Endian selection	Single-chip mode: MDES (Endian select register S) User boot mode: MDEB (Endian select register B)	Single-chip mode: MDES (Endian select register S)	MDE register

Table 2.3 Comparison of Operating Mode Registers

Register	Bit	RX63T 144/120/112/100-pin version	64/48-pin version	RX26T
MDSR	—	Mode status register	—	—
SYSCR0	—	System control register 0	System control register 0	—
VOLSR	—	—	—	Voltage level setting register

2.3 Address Space

Figure 2.1 is Comparative Memory Map in Single-Chip Mode.

Single-chip mode (RX63T)	Single-chip mode (RX26T)

Figure 2.1   Comparative Memory Map in Single-Chip Mode

2.4 Reset

Table 2.4 is Comparative Overview of Resets, and Table 2.5 is Comparison of Reset-Related Registers.

Table 2.4 Comparative Overview of Resets

Item	RX63T	RX26T
RES# pin reset	Voltage input to the RES# pin is driven low.	Voltage input to the RES# pin is driven low.
Power-on reset	VCC rises (voltage detection: VPOR).	VCC rises (voltage detection: VPOR).
Voltage monitoring reset	VCC falls (voltage detection: Vdet0 to Vdet2).	VCC falls (voltage detection: Vdet0 to Vdet2).
Deep software standby reset	Deep software standby mode is canceled by an interrupt.	—
Independent watchdog timer reset	The independent watchdog timer underflows, or a refresh error occurs.	The independent watchdog timer underflows, or a refresh error occurs.
Watchdog timer reset	The watchdog timer underflows, or a refresh error occurs.	The watchdog timer underflows, or a refresh error occurs.
Software reset	Register setting	Register setting

Table 2.5 Comparison of Reset-Related Registers

Register	Bit	RX63T	RX26T
RSTSR0	DPSRSTF	Deep software standby reset flag	—

2.5   Option-Setting Memory

Figure 2.2 is Comparison of Option-Setting Memory Areas, and Table 2.6 is Comparison of Option-Setting Memory Registers.

Figure 2.2   Comparison of Option-Setting Memory Areas

Table 2.6   Comparison of Option-Setting Memory Registers

Register	Bit	RX63T	RX26T (OFSM)
SPCC	—	—	Serial Programmer Command Control Register
OSIS	—	—	OCD/Serial Programmer ID Setting Register
OFS0	IWDTSLCSTP	IWDT sleep mode count stop control bit 0: Disables the stopping of the counter. 1: Enables the stopping of the counter when the mode changes to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode.	IWDT sleep mode count stop control bit 0: Disables the stopping of the counter. 1: Enables the stopping of the counter when the mode changes to sleep mode, software standby mode, or all-module clock stop mode.
OFS1	VDSEL[1:0]	—	Voltage detection 0 level select bit
	HOCOEN	—	HOCO oscillation enable bit
MDEB MDES (RX63T) MDE (RX26T)	BANKMD[2:0]	—	Bank mode select bits
TMEF	—	—	TM Enable Flag Register
TMINF	—	—	TM Identification Data Register
BANKSEL	—	—	Bank Select Register
FAW	—	—	Flash Access Window Setting Register

2.6   Voltage Detection Circuit

Table 2.7 is Comparative Overview of Voltage Detection Circuits, and Table 2.8 is Comparison of Voltage Detection Circuit Registers.

Table 2.7   Comparative Overview of Voltage Detection Circuits

Item		RX63T (LVDA)			RX26T (LVDA)		
		Voltage Monitoring 0	Voltage Monitoring 1	Voltage Monitoring 2	Voltage Monitoring 0	Voltage Monitoring 1	Voltage Monitoring 2
VCC monitoring	Monitored voltage	Vdet1	Vdet2	Vdet0	Vdet1	Vdet2	Vdet1
	Detection target	When voltage drops below Vdet0	When voltage rises above or drops below Vdet1	When voltage rises above or drops below Vdet2	When voltage drops below Vdet0	When voltage rises above or drops below Vdet1	When voltage rises above or drops below Vdet2
	Detection voltage	Fixed to 1 level	Specified using LVDLVLR. LVD1LVL[3:0] bits	Specified using LVDLVLR. LVD2LVL[3:0] bits	Selectable from 2 levels using OFS1.VDSEL [1:0] bits	Selectable from 5 levels using LVDLVLR. LVD1LVL[3:0] bits	Selectable from 5 levels using LVDLVLR. LVD2LVL[3:0] bits
	Monitoring flag	Not available	LVD1SR. LVD1MON flag: Monitors whether voltage is higher or lower than Vdet1.	LVD2SR. LVD2MON flag: Monitors whether voltage is higher or lower than Vdet2.	Not available	LVD1SR. LVD1MON flag: Monitors whether voltage is higher or lower than Vdet1.	LVD2SR. LVD2MON flag: Monitors whether voltage is higher or lower than Vdet2.
			LVD1SR. LVD1DET flag: Vdet1 passage detection	LVD2SR. LVD2DET flag: Vdet2 passage detection		LVD1SR. LVD1DET flag: Vdet1 passage detection	LVD2SR. LVD2DET flag: Vdet2 passage detection
Process upon voltage detection	Reset	Voltage monitoring 0 reset	Voltage monitoring 1 reset	Voltage monitoring 2 reset	Voltage monitoring 0 reset	Voltage monitoring 1 reset	Voltage monitoring 2 reset
		Reset when Vdet0 > VCC: CPU restarts after specified time when VCC > Vdet0	Reset when Vdet1 > VCC: CPU restart timing selectable: after specified time when VCC > Vdet1 or Vdet1 > VCC	Reset when Vdet2 > VCC: CPU restart timing selectable: after specified time when VCC > Vdet2 or Vdet2 > VCC	Reset when Vdet0 > VCC: CPU restarts after specified time when VCC > Vdet0	Reset when Vdet1 > VCC: CPU restart timing selectable: after specified time when VCC > Vdet1 or Vdet1 > VCC	Reset when Vdet2 > VCC: CPU restart timing selectable: after specified time when VCC > Vdet2 or Vdet2 > VCC
	Interrupt	Not available	Voltage monitoring 1 interrupt	Voltage monitoring 2 interrupt	Not available	Voltage monitoring 1 interrupt	Voltage monitoring 2 interrupt
			Non-maskable interrupt	Non-maskable interrupt		Selectable between non-maskable or maskable interrupt	Selectable between non-maskable or maskable interrupt
			Interrupt request issued when Vdet1 > VCC and VCC > Vdet1 or either	Interrupt request issued when Vdet2 > VCC and VCC > Vdet2 or either		Interrupt request issued when Vdet1 > VCC and VCC > Vdet1 or either	Interrupt request issued when Vdet2 > VCC and VCC > Vdet2 or either
Digital filter	Enable/ disable switching	Digital filter function not available	Available	Available	Digital filter function not available	Available	Available
	Sampling time	—	1/n LOCO frequency × 2 (n: 1, 2, 4, or 8)	1/n LOCO frequency × 2 (n: 1, 2, 4, or 8)	—	1/n LOCO frequency × 2 (n: 2, 4, 8, or 16)	1/n LOCO frequency × 2 (n: 2, 4, 8, or 16)

Item	RX63T (LVDA)			RX26T (LVDA)		
	Voltage Monitoring 0	Voltage Monitoring 1	Voltage Monitoring 2	Voltage Monitoring 0	Voltage Monitoring 1	Voltage Monitoring 2
Event link function	—	—	—	Not available	Available Output of event signals on detection of Vdet crossings	Available Output of event signals on detection of Vdet crossings

Table 2.8   Comparison of Voltage Detection Circuit Registers

Register	Bit	RX63T(LVDA)	RX26T(LVDA)
LVD1CR1	LVD1IRQSEL	—	Voltage monitoring 1 interrupt type select bit
LVD1CR2	LVD2IRQSEL	—	Voltage monitoring 2 interrupt type select bit
LVDLVLR	LVD1LVL[3:0]	Voltage detection 1 level select bit (standard voltage when voltage falls) For the 3V version: b3 b2 b1 b0 1 0 0 0: 2.90V 1 0 0 1: 2.85V 1 0 1 0: 2.88V Only the above settings are writable. For the 5V version: b3 b2 b1 b0 1 0 0 0: 4.77V 1 0 0 1: 4.23V 1 0 1 0: 4.50V Only the above settings are writable. For the 64/48-pin version: b3 b2 b1 b0 1 0 1 0: 2.95V Only the above settings are writable.	Voltage detection 1 level select bit (standard voltage when voltage falls) b3 b0 0 1 0 0: 4.57V (Vdet1_0) 0 1 0 1: 4.47V (Vdet1_1) 0 1 1 0: 4.32V (Vdet1_2) 1 0 1 0: 2.93V (Vdet1_3) 1 0 1 1: 2.88V (Vdet1_4) Settings other than the above are prohibited.

Register	Bit	RX63T(LVDA)	RX26T(LVDA)
LVDLVLR	LVD2LVL[3:0]	Voltage detection 2 level select bit (standard voltage when voltage falls) For the 3V version: b3 b2 b1 b0 1 0 0 0: 2.90V 1 0 0 1: 2.85V 1 0 1 0: 2.88V Only the above settings are writable. For the 5V version: b3 b2 b1 b0 1 0 0 0: 4.77V 1 0 0 1: 4.23V 1 0 1 0: 4.50V Only the above settings are writable. For the 64/48-pin version: b3 b2 b1 b0 1 0 1 0: 2.95V Only the above settings are writable.	Voltage detection 2 level select bit (standard voltage when voltage falls) b3 b0 0 1 0 0: 4.57V (Vdet2_0) 0 1 0 1: 4.47V (Vdet2_1) 0 1 1 0: 4.32V (Vdet2_2) 1 0 1 0: 2.93V (Vdet2_3) 1 0 1 1: 2.88V (Vdet2_4) Settings other than the above are prohibited.
LVD1CR0	LVD1FSAMP[1:0]	Sampling clock select bits b5 b4 0 0: LOCO divided by 1 0 1: LOCO divided by 2 1 0: LOCO divided by 4 1 1: LOCO divided by 8	Sampling clock select bits b5 b4 0 0: LOCO divided by 2 0 1: LOCO divided by 4 1 0: LOCO divided by 8 1 1: LOCO divided by 16
LVD2CR0	LVD2FSAMP[1:0]	Sampling clock select bits b5 b4 0 0: LOCO divided by 1 0 1: LOCO divided by 2 1 0: LOCO divided by 4 1 1: LOCO divided by 8	Sampling clock select bits b5 b4 0 0: LOCO divided by 2 0 1: LOCO divided by 4 1 0: LOCO divided by 8 1 1: LOCO divided by 16

2.7 Clock Generation Circuit

Table 2.9 is Comparative Overview of Clock Generation Circuits, and Table 2.10 is Comparison of Clock Generation Circuit Registers.

Table 2.9 Comparative Overview of Clock Generation Circuits

Item	RX63T	RX26T
Use	• Generates the system clock (ICLK) to be supplied to the CPU, DMAC, DTC, ROM, and RAM. • Generates the peripheral module clock (PCLKA) to be supplied to the MTU3, GPT, and DPC.*1	• Generates the system clock (ICLK) to be supplied to the CPU, TFU, DMAC, DTC, code flash memory, and RAM. • Generates the peripheral module clock (PCLKA) to be supplied to the RSPI, RSPIA, RSCI, RI3C, CANFD, MTU (internal peripheral bus), GPTW (internal peripheral bus), and HRPWM (internal peripheral bus).
	• Generates the peripheral module clock (PCLKB) to be supplied to the peripheral modules. • Generates the AD-dedicated clock (PCLKC) to be supplied to the AD.*1	• Generates the peripheral module clock (PCLKB) to be supplied to the peripheral modules. • Generates the counter reference clock for peripheral modules and the HRPWM reference clock (PCLKC) to be supplied to the MTU and GPTW.
	• Generates the S12AD-dedicated clock (PCLKD) to be supplied to the S12AD.*1	• Generates the peripheral module clock (for analog conversion) (PCLKD) to be supplied to the S12AD.
	• Generates the FlashIF clock (FCLK) to be supplied to the FlashIF. • Generates the external bus clock (BCLK) to be supplied to the external bus. • Generates the USB clock (UCLK) to be supplied to the USB. • Generates the CAN clock (CANMCLK) to be supplied to the CAN.	• Generates the FlashIF clock (FCLK) to be supplied to the FlashIF.
	• Generates the CAC clock (CACMCLK) to be supplied to the CAC.	• Generates the CAC clock (CACCLK) to be supplied to the CAC. • Generates the CANFD clock (CANFDCLK) to be supplied to the CANFD. • Generates the CANFD main clock (CANFDMCLK) to be supplied to the CANFD.
	• Generates the IWDT-dedicated clock (IWDTCLK) to be supplied to the IWDT. • Generates the JTAG-dedicated clock (JTAGTCK) to be supplied to the JTAG.	• Generates the IWDT-dedicated clock (IWDTCLK) to be supplied to the IWDT.

Item	RX63T	RX26T
Operating frequency	• ICLK: 100 MHz (max.) • PCLKA: 100 MHz (max.) • PCLKB: 50 MHz (max.) • PCLKC: 100 MHz (max.) • PCLKD: 50 MHz (max.) • FCLK: — 4 MHz to 50 MHz (for programming or erasing the ROM or E2 data flash) — 50 MHz (max.) (for reading from the E2 data flash) • BCLK: 50 MHz (max.) • BCLK pin output: 50 MHz (max.) • UCLK: 48 MHz (max.) • CANMCLK: 14 MHz (max.) • CACMCLK: Same as the clock from the respective oscillator • IWDTCLK: 125 kHz • JTAGTCK: 10 MHz (max.)	• ICLK: 120 MHz (max.) • PCLKA: 120 MHz (max.) • PCLKB: 60 MHz (max.) • PCLKC: 120 MHz (max.) • PCLKD: 8 MHz to 60 MHz (for conversion with 12-bit A/D converter) • FCLK: — 4 MHz to 60 MHz (for programming or erasing the code flash memory or data flash memory) — 60 MHz (max.) (for reading from the data flash memory) • CACCLK: Same as the clock from the respective oscillator • CANFDCLK: 60 MHz (max.) • CANFDMCLK: 24 MHz (max.) • IWDTCLK: 120 kHz
Main clock oscillator	• Resonator frequency: [For the 144/120/112/100-pin version] — 8 MHz to 12.5 MHz [For the 64/48-pin version] — 4 MHz to 16 MHz • External clock input frequency: [For the 144/120/112/100-pin version] — 14 MHz (max.) [For the 64/48-pin version] — 20 MHz (max.) • Connectable resonator or additional circuit: Ceramic resonator, crystal • Connection pins: EXTAL and XTAL • Oscillation stop detection function: When a main clock oscillation stop is detected, the system clock source is switched to the LOCO, and the MTU and GPT pins are driven to high-impedance state.	• Resonator frequency: — 8 MHz to 24 MHz • External clock input frequency: — 24 MHz (max.) • Connectable resonator or additional circuit: Ceramic resonator, crystal • Connection pins: EXTAL and XTAL • Oscillation stop detection function: When a main clock oscillation stop is detected, the system clock source is switched to the LOCO, and the MTU and GPTW pins are driven to high-impedance state.

Item	RX63T	RX26T
PLL Circuit (RX63T) PLL frequency synthesizer (RX26T)	• Input clock source: Main clock • Input pulse frequency division ratio: Selectable from 1, 2, and 4 • Input frequency: [For the 144/120/112/100-pin version] — 8 MHz to 12.5 MHz [For the 64/48-pin version] — 4 MHz to 16 MHz • Frequency multiplication ratio: Selectable from 8, 10, 12, 16, 20, 24, 25, or 50 • VCO resonator frequency: 104 MHz to 200 MHz	• Input clock source: Main clock, HOCO • Input pulse frequency division ratio: Selectable from 1, 2, and 3 • Input frequency: — 8 MHz to 24 MHz • Frequency multiplication ratio: Selectable from 10 to 30 • Output clock frequency of the PLL frequency synthesizer: 120 MHz to 240 MHz
High-speed on-chip oscillator (HOCO)	—	• Oscillation frequency: Selectable from 16 MHz, 18 MHz, and 20 MHz • HOCO power supply control
Low-speed on-chip oscillator (LOCO)	Oscillation frequency: 125kHz	Oscillation frequency: 240 kHz
IWDT-dedicated on-chip oscillator	Oscillation frequency: 125kHz	Oscillation frequency: 120 kHz
JTAG-dedicated external clock input (TCK)	Input clock frequency: 10MHz (max.)	—
Output control function for the BCLK pin	• Selectable from the BCLK clock output or the High-level output • The BCLK frequency × 1/1 or 1/2 can be selected.	—
Event link function (output)	—	Detection of stopping of the main clock oscillator
Event link function (input)	—	Switching of the clock source to the low-speed on-chip oscillator

Note: 1. In this MCU, PCLKB = PCLK.

Table 2.10   Comparison of Clock Generation Circuit Registers

Register	Bit	RX63T	RX26T
SCKCR	BCK[3:0]	External bus clock (BCLK) select bits	—
	PSTOP1	BCLK pin output control bit	—
SCKCR2	UCK[3:0]	USB clock (UCLK) select bits	—
	CFDCK[3:0]	—	CANFD clock (CANFDCLK) select bits
SCKCR3	CKSEL[2:0]	Clock source select bits b10 b8 0 0 0: Selects the LOCO. 0 1 0: Selects the main clock oscillator. 1 0 0: Selects the PLL circuit. Settings other than the above are prohibited.	Clock source select bits b10 b8 0 0 0: Selects the LOCO. 0 0 1: Selects the HOCO. 0 1 0: Selects the main clock oscillator. 1 0 0: Selects the PLL circuit. Settings other than the above are prohibited.
PLLCR	PLIDIV[1:0]	PLL input pulse frequency division ratio select bits b1 b0 0 0: Divided by 1 0 1: Divided by 2 1 0: Divided by 4 1 1: Setting prohibited	PLL input pulse frequency division ratio select bits b1 b0 0 0: Divided by 1 0 1: Divided by 2 1 0: Divided by 3 1 1: Setting prohibited
	STC[5:0]	Frequency multiplication factor setting bits b13 b8 0 0 0 1 1 1: ×8 0 0 1 0 0 1: ×10 0 0 1 0 1 1: ×12 0 0 1 1 1 1: ×16 0 1 0 0 1 1: ×20 0 1 0 1 1 1: ×24 0 1 1 0 0 0: ×25 1 1 0 0 0 1: ×50 Settings other than the above are prohibited.	Frequency multiplication factor setting bits b13 b8 0 1 0 0 1 1: ×10.0 0 1 0 1 0 0: ×10.5 0 1 0 1 0 1: ×11.0 0 1 0 1 1 0: ×11.5 0 1 0 1 1 1: ×12.0 ... 0 1 1 1 1 1: ×16.0 ... 1 0 0 1 1 1: ×20.0 ... 1 0 1 1 1 1: ×24.0 1 1 0 0 0 0: ×24.5 1 1 0 0 0 1: ×25.0 ... 1 1 1 0 1 1: ×30.0 Settings other than the above are prohibited.
BCKCR	—	External bus clock control register	—
HOCOCR	—	—	High-speed on-chip oscillator control register
HOCOCR2	—	—	High-speed on-chip oscillator control register 2
OSCOVFSR	—	—	Oscillation stabilization flag register

Register	Bit	RX63T	RX26T
OSTDCR	OSTDIE	Oscillation stop detection interrupt enable bit 0: Disables oscillation stop detection interrupts and does not notify the POE3 of oscillation stop detection. 1: Enables oscillation stop detection interrupts and notifies the POE3 of oscillation stop detection.	Oscillation stop detection interrupt enable bit 0: Disables oscillation stop detection interrupts and does not notify the POE and POEG of oscillation stop detection. 1: Enables oscillation stop detection interrupts and notifies the POE and POEG of oscillation stop detection.
MOSCWTCR	—	—	Main clock oscillator wait control register
MOFCR	MOFXIN	Main clock oscillator forcible oscillation bit	—
	MODRV2 [1:0]	—	Main clock oscillator drivability 2 switching bits
MOFCR	MOSEL	—	Main clock oscillator switching bit
HOCOPCR	—	—	High-speed on-chip oscillator power supply control register

2.8   Clock Frequency Accuracy Measurement Circuit

Table 2.11 is Comparative Overview of Clock Frequency Accuracy Measurement Circuits, and Table 2.12 is Comparison of the Registers for the Clock Frequency Accuracy Measurement Circuit.

Table 2.11   Comparative Overview of Clock Frequency Accuracy Measurement Circuits

Item	RX63T (CAC)	RX26T (CAC)
Measurement target clocks	The frequencies of the following clocks can be measured: • Main clock oscillator output clock (CACMCLK) • IWDT-dedicated clock (IWDTCLK) • Peripheral module clock (PCLK)	The frequencies of the following clocks can be measured: • Main clock • HOCO clock • LOCO clock • IWDT-dedicated clock (IWDTCLK) • Peripheral module clock B (PCLKB)
Measurement reference clocks	• Clocks input into the CACREF pin from the outside • Main clock oscillator output clock (CACMCLK) • IWDT-dedicated clock (IWDTCLK) • Peripheral module clock (PCLK)	• Clocks input into the CACREF pin from the outside • Main clock • HOCO clock • LOCO clock • IWDT-dedicated clock (IWDTCLK) • Peripheral module clock B (PCLKB)
Selection function	Digital filter function	Digital filter function
Interrupt sources	• Measurement end interrupt • Frequency error interrupt • Overflow	• Measurement end interrupt • Frequency error interrupt • Interrupts
Low power consumption function	Ability to specify module stop state	Ability to transition to module stop state

Table 2.12   Comparison of the Registers for the Clock Frequency Accuracy Measurement Circuit

Register	Bit	RX63T (CAC)	RX26T (CAC)
CACR1	FMCS[2:0]	Frequency measurement clock select bits b3 b1 0 0 0: Main clock oscillator output clock (CACMCLK) 0 0 1: Setting prohibited 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: IWDT-dedicated clock (IWDTCLK) 1 0 1: Peripheral module clock (PCLK) 1 1 0: Setting prohibited 1 1 1: Setting prohibited	Measurement target clock select bits b3 b1 0 0 0: Main clock 0 1 0: HOCO clock 0 1 1: LOCO clock 1 0 0: IWDT-dedicated clock (IWDTCLK) 1 0 1: Peripheral module clock B (PCLKB) Settings other than the above are prohibited.
CACR2	RSCS[2:0]	Reference signal generation clock select bits b3 b1 0 0 0: Main clock oscillator output clock (CACMCLK) 0 0 1: Setting prohibited 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: IWDT-dedicated clock (IWDTCLK) 1 0 1: Peripheral module clock (PCLK) 1 1 0: Setting prohibited 1 1 1: Setting prohibited	Measurement reference clock select bits b3 b1 0 0 0: Main clock 0 1 0: HOCO clock 0 1 1: LOCO clock 1 0 0: IWDT-dedicated clock (IWDTCLK) 1 0 1: Peripheral module clock B (PCLKB) Settings other than the above are prohibited.

2.9 Low Power Consumption Function

Table 2.13 is Comparative Overview of Low Power Consumption Functions, Table 2.14 is Comparison of Transition and Cancellation Methods and Operating States in Each Mode, and Table 2.15 is Comparison of Low Power Consumption Registers.

Table 2.13   Comparative Overview of Low Power Consumption Functions

Item	RX63T	RX26T
Reducing power consumption by switching clock signals	The frequency division ratio can be set independently for the system clock (ICLK), timer module clock (PCLKA), peripheral module clock (PCLKB), external bus clock (BCLK), and flash interface clock (FCLK).	The frequency division ratio can be set independently for the system clock (ICLK), peripheral module clocks (PCLKA, PCLKB, PCLKC, and PCLKD), and FlashIF clock (FCLK).
BCLK output control function	Selectable from the BCLK output or the High-level output	—
Module stop function	Each peripheral module can be stopped independently.	Each peripheral module can be stopped independently.
Function for transition to low power consumption mode	Transition to a low power consumption mode in which the CPU, peripheral modules, or oscillators are stopped is enabled.	Transition to a low power consumption mode in which the CPU, peripheral modules, or oscillators are stopped is enabled.
Low power consumption state	• Sleep mode • All-module clock stop mode • Software standby mode • Deep software standby mode	• Sleep mode • All-module clock stop mode • Software standby mode

Table 2.14   Comparison of Transition and Cancellation Methods and Operating States in Each Mode

Mode	Entering and Exiting Low Power Consumption Modes and Operating States	RX63T	RX26T
Sleep mode	Transition method	Control register + instruction	Control register + instruction
	Method of cancellation other than reset	Interrupts	Interrupts
	State after cancellation	Program execution state (interrupt processing)	Program execution state (interrupt processing)
	Main clock oscillator	Operable	Operable
	High-speed on-chip oscillator	—	Operable
	Low-speed on-chip oscillator	Operable	Operable
	IWDT-dedicated on-chip oscillator	Operable	Operable
	PLL	Operable	Operable
	CPU	Stopped (retained)	Stopped (retained)
	RAM	Operable (retained)	Operable (retained)
	Flash memory	Operating	Operating
	USB 2.0 function module (USB)	Operable	—
	Watchdog timer	Operable	Stopped (retained)
	Independent watchdog timer (IWDT)	Operable	Operable
	Port output enable (POE)	Operable	Operable
	8-bit timer (unit 0 and unit 1) (TMR)	—	Operable
	Voltage detection circuit (LVD)	Operable	Operable
	Power-on reset circuit	Operating	Operating
	Peripheral modules	Operable	Operable

Mode	Entering and Exiting Low Power Consumption Modes and Operating States	RX63T	RX26T
Sleep mode	I/O ports	Operating	Operating
All-module clock stop mode	Transition method	Control register + instruction	Control register + instruction
	Method of cancellation other than reset	Interrupts	Interrupts
	State after cancellation	Program execution state (interrupt processing)	Program execution state (interrupt processing)
	Main clock oscillator	Operable	Operable
	High-speed on-chip oscillator	—	Operable
	Low-speed on-chip oscillator	Operable	Operable
	IWDT-dedicated on-chip oscillator	Operable	Operable
	PLL	Operable	Operable
	CPU	Stopped (retained)	Stopped (retained)
	RAM	Stopped (retained)	Stopped (retained)
	Flash memory	Stopped (retained)	Stopped (retained)
	USB 2.0 function module (USB)	Stopped	—
	Watchdog timer	Stopped (retained)	Stopped (retained)
	Independent watchdog timer (IWDT)	Operable	Operable
	Port output enable (POE)	Operable	Operable
	8-bit timer (unit 0 and unit 1) (TMR)	—	Operable
	Voltage detection circuit (LVD)	Operable	Operable
	Power-on reset circuit	Operating	Operating
	Peripheral modules	Stopped (retained)	Stopped (retained)
	I/O ports	Retained	Retained
Software standby mode	Transition method	Control register + instruction	Control register + instruction
	Method of cancellation other than reset	Interrupts	Interrupts
	State after cancellation	Program execution state (interrupt processing)	Program execution state (interrupt processing)
	Main clock oscillator	Operable	Stopped
	High-speed on-chip oscillator	—	Stopped
	Low-speed on-chip oscillator	Stopped	Stopped
	IWDT-dedicated on-chip oscillator	Operable	Operable
	PLL	Stopped	Stopped
	CPU	Stopped (retained)	Stopped (retained)
	RAM	Stopped (retained)	Stopped (retained)
	Flash memory	Stopped (retained)	Stopped (retained)
	USB 2.0 function module (USB)	Stopped	—
	Watchdog timer	Stopped (retained)	Stopped (retained)
	Independent watchdog timer (IWDT)	Operable	Operable
	Port output enable (POE)	Stopped (retained)	Stopped (retained)
	8-bit timer (unit 0 and unit 1) (TMR)	—	Stopped (retained)
	Voltage detection circuit (LVD)	Operable	Operable
	Power-on reset circuit	Operating	Operating
	Peripheral modules	Stopped (retained)	Stopped (retained)
	I/O ports	Retained	Retained

Mode	Entering and Exiting Low Power Consumption Modes and Operating States	RX63T	RX26T
Deep software standby mode	Transition method	Control register + instruction	—
	Method of cancellation other than reset	Interrupts	—
	State after cancellation*1	Program execution state (Reset processing)	—
	Oscillator	Operable	—
	Low-speed on-chip oscillator	Stopped	
	IWDT-dedicated on-chip oscillator	Stopped (undefined)	
	PLL	Stopped	
	CPU	Stopped (undefined)	—
	On-chip RAM	Stopped (undefined)	—
	Flash memory	Stopped (retained)	
	USB 2.0 function module (USB)	Stopped (undefined)	
	Watchdog timer (WDT)	Stopped (undefined)	—
	Independent watchdog timer (IWDT)	Stopped (undefined)	—
	Port output enable (POE)	Stopped (undefined)	
	Voltage detection circuit (LVD)	Operable	—
	Power-on reset circuit	Operating	—
	Peripheral modules	Stopped (retained)	—
	I/O pin status	Retained	—

"Operable" means that whether the state is operating or stopped is controlled by the control register setting.
"Stopped (retained)" means that internal register values are retained and internal operations are suspended.
Note: 1. NMI, IRQ0-A, IRQ1-A, and some internal interrupts (voltage monitoring). Any of these sources is effective only if the relevant bit of the deep standby interrupt enable register (DPSIER) is "1".

Table 2.15   Comparison of Low Power Consumption Registers

Register	Bit	RX63T	RX26T
SBYCR	OPE	Output port enable bit	—
MSTPCRA	MSTPA0	—	Compare match timer W (unit 1) module stop bit
	MSTPA1	—	Compare match timer W (unit 0) module stop bit
	MSTPA2	—	8-bit timer 7/6 (unit 3) module stop bit
	MSTPA3	—	8-bit timer 5/4 (unit 2) module stop bit
	MSTPA4	—	8-bit timer 3/2 (unit 1) module stop bit
	MSTPA5	—	8-bit timer 1/0 (unit 0) module stop bit
	MSTPA6	General purpose PWM timer (unit 1) module stop setting bit	—
	MSTPA7	General purpose PWM timer module stop bit Target module: GPT 0: Release from module-stop state 1: Transition to module-stop state	General purpose PWM timer/high resolution PWM/GPTW port output enable module stop bit Target modules: GPTW, HRPWM, and POEG 0: Release from module-stop state 1: Transition to module-stop state

Register	Bit	RX63T	RX26T
MSTPCRA	MSTPA19	D/A converter module stop bit Target module: DA 0: Release from module-stop state 1: Transition to module-stop state	12-bit D/A converter module stop bit Target module: 12-bit DA 0: Release from module-stop state 1: Transition to module-stop state
	MSTPA23	10-bit A/D converter module stop bit Target module: 10-bit ADC 0: Release from module-stop state 1: Transition to module-stop state	12-Bit A/D converter (unit 2) module stop bit Target module: S12AD unit 2 (Temperature sensor) 0: Release from module-stop state 1: Transition to module-stop state
	MSTPA24	12-bit A/D converter controller module stop bit Target module: S12AD1 controller S12ADA controller 0: Release from module-stop state 1: Transition to module-stop state	Module stop A24 setting bit Reading and writing are enabled. To transfer to all-module clock stop mode, this bit must be set to 1.
MSTPCRB	MSTPB1	CAN module 1 module stop bit	—
	MSTPB9	—	Event link controller module stop bit
	MSTPB10	—	Comparator C module stop bit
	MSTPB16	Serial peripheral interface 1 module stop bit	—
	MSTPB19	Universal serial bus interface (port 0) module stop bit	—
	MSTPB20	I2C bus interface 1 module stop bit	—
	MSTPB25	—	Serial communications interface 6 module stop bit
	MSTPB26	—	Serial communications interface 5 module stop bit
	MSTPB28	Serial communications interface 3 module stop bit	—
	MSTPB29	Serial communications interface 2 module stop bit	—
	MSTPB31	Serial communications interface 0 module stop bit	—
MSTPCRC	MSTPC0	RAM module stop bit Target module: RAM (0000 0000h to 0000 BFFFh) 0: Release from module-stop state 1: Transition to module-stop state	RAM module stop bit Target module: RAM (0000 0000h to 0000 FFFFh) 0: RAM operating 1: RAM stopped
	MSTPC24	—	Serial communications interface 11 module stop bit
	MSTPC26	—	Serial communications interface 9 module stop bit
	MSTPC27	—	Serial communications interface 8 module stop bit
	MSTPC31	Digital power supply control circuit module stop bit	—
MSTPCRD	—	—	Module stop control register D

RENESAS

Register	Bit	RX63T	RX26T
MOSCWTCR	—	Main clock oscillator wait control register	—
PLLWTCR	—	PLL wait control register	—
DPSBYCR	—	Deep standby control register	—
DPSIER0	—	Deep standby interrupt enable register 0	—
DPSIER2	—	Deep standby interrupt enable register 2	—
DPSIFR0	—	Deep standby interrupt flag register 0	—
DPSIFR2	—	Deep standby interrupt flag register 2	—
DPSIEGR0	—	Deep standby interrupt edge register 0	—
DPSIEGR2	—	Deep standby interrupt edge register 2	—
DPSBKRy	—	Deep standby backup register (y = 0 to 31)	—
RSTCKCR	—	—	Sleep mode return clock source switching register

2.10   Exception Handling

Table 2.16 is Comparative Overview of Exception Handling, Table 2.17 is Comparison of Vectors, and Table 2.18 is Comparison of Instructions for Returning from Exception Handling Routine.

Table 2.16   Comparative Overview of Exception Handling

Item	RX63T	RX26T
Exceptions	• Undefined instruction exception • Privileged instruction exception • Access exception • Floating-point exception • Resets • Non-maskable interrupts • Interrupts • Unconditional trap	• Undefined instruction exception • Privileged instruction exception • Access exception • Single-precision floating-point exception • Resets • Non-maskable interrupts • Interrupts • Unconditional trap

Table 2.17   Comparison of Vectors

Item		RX63T	RX26T
Undefined instruction exception		Fixed vector table	Exception vector table (EXTB)
Privileged instruction exception		Fixed vector table	Exception vector table (EXTB)
Access exception		Fixed vector table	Exception vector table (EXTB)
Floating-point exception (RX63T) Single-precision floating-point exception (RX26T)		Fixed vector table	Exception vector table (EXTB)
Resets		Fixed vector table	Exception vector table (EXTB)
Non-maskable interrupts		Fixed vector table	Exception vector table (EXTB)
Interrupts	Fast interrupt	FINTV	FINTV
	Other than fast interrupt	Variable vector table (INTB)	Interrupt vector table (INTB)
Unconditional trap		Variable vector table (INTB)	Interrupt vector table (INTB)

Table 2.18   Comparison of Instructions for Returning from Exception Handling Routine

Item		RX63T	RX26T
Undefined instruction exception		RTE	RTE
Privileged instruction exception		RTE	RTE
Access exception		RTE	RTE
Floating-point exception		RTE	RTE
Resets		Return not possible	Return not possible
Non-maskable interrupts		Return not possible	Prohibited
Interrupts	Fast interrupt	RTFI	RTFI
	Other than fast interrupt	RTE	RTE
Unconditional trap		RTE	RTE

2.11 Interrupt Controller

Table 2.19 is Comparative Overview of Interrupt Controllers, and Table 2.20 is Comparison of Interrupt Controller Registers.

Table 2.19   Comparative Overview of Interrupt Controllers

Item		RX63T (ICUb)	RX26T (ICUG)
Interrupts	Peripheral interrupts	• Interrupts from peripheral modules • Interrupt detection: Edge detection/level detection — The detection method is determined for each interrupt source of connected peripheral modules. • Group interrupt function: Multiple interrupts are allocated to one interrupt vector. — Number of edge detection interrupt groups: 1 (group 0) — Number of level detection interrupt groups: 1 (group 12)	• Interrupts from peripheral modules • Interrupt detection method: Edge detection or level detection (fixed for each interrupt source) • Group interrupt: Multiple interrupt sources are grouped together and treated as an interrupt source.*1 — Group IE0 interrupt: Interrupt sources of coprocessors that use ICLK as the operating clock (edge detection) — Group BE0 interrupt: Interrupt sources of peripheral modules that use PCLKB as the operating clock (edge detection) — Group BL0/BL1/BL2 interrupt: Interrupt sources of peripheral modules that use PCLKB as the operating clock (level detection) — Group AL0/AL1 interrupt: Interrupt sources of peripheral modules that use PCLKA as the operating clock (level detection) • Software configurable interrupt A: Any of the interrupt sources for peripheral modules that use PCLKA as the operating clock can be assigned to interrupt vector numbers 208 to 255.

Item		RX63T (ICUb)	RX26T (ICUG)
Interrupts	External pin interrupts	Interrupts from pins IRQ0 to IRQ7 • Number of interrupt sources: 8 • Interrupt detection: Detection of low, falling edge, rising edge, or rising and falling edges can be set for each source. • Digital filter function: Available	Interrupts by input signals on IRQi pins (i = 0 to 15) • Number of interrupt sources: 16 • Interrupt detection: Detection of low level, falling edge, rising edge, or rising and falling edges can be set for each source. • A digital filter can be used to remove noise.
	Software interrupts	• Interrupt generated by writing to a register • Number of interrupt sources: 1	• An interrupt request can be generated by writing to a register. • Number of sources: 2
	Interrupt priority level	Specified by registers.	The priority level is set with the interrupt source priority register r (IPRr) (r = 000 to 255).
	Fast interrupt function	Faster interrupt handling by the CPU can be specified for a single interrupt source only.	It is possible to reduce the CPU's interrupt response time. This setting can be used for one interrupt source only.
	DTC and DMAC control	The DTC and DMAC can be activated by an interrupt source.	The DTC and DMAC can be activated by an interrupt source.
Non-maskable interrupt	NMI pin interrupt	Interrupt from the NMI pin • Interrupt detection: Falling edge/rising edge • Digital filter function: Available	Interrupt by the input signal on the NMI pin • Interrupt detection: Falling edge or rising edge • A digital filter can be used to remove noise.
	Oscillation stop detection interrupt	Interrupt on detection of oscillation having stopped	This interrupt occurs when the main clock oscillator stop is detected.
	WDT underflow/refresh error interrupt	Interrupt occurring when the down-counter underflows or a refresh error occurs	Interrupt occurring when the watchdog timer underflows or a refresh error occurs
	IWDT underflow/refresh error interrupt	Interrupt occurring when the down-counter underflows or a refresh error occurs	Interrupt occurring when the independent watchdog timer underflows or a refresh error occurs
	Voltage monitoring 1 interrupt	Voltage monitoring interrupt for voltage detection circuit 1 (LVD1)	Interrupt from voltage detection circuit 1 (LVD1)
	Voltage monitoring 2 interrupt	Voltage monitoring interrupt for voltage detection circuit 2 (LVD2)	Interrupt from voltage detection circuit 2 (LVD2)
	RAM error interrupt	—	Interrupt occurring when a parity check error is detected in RAM

Item		RX63T (ICUb)	RX26T (ICUG)
Return from low power consumption state	Sleep mode	Exit sleep mode by a non-maskable interrupt or any other interrupt source.	Exit sleep mode by any non-maskable interrupt or any other interrupt.
	All-module clock stop mode	Exit all-module clock stop mode by a non-maskable interrupt, IRQ0 to IRQ7 interrupt, or USB resume interrupt.	Exit all-module clock stop mode by a non-maskable interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, IWDT, or TMR0 to TMR3).
	Software standby mode	Exit all-module clock stop mode by a non-maskable interrupt, IRQ0 to IRQ7 interrupt, or USB resume interrupt.	Exit software standby mode by a non-maskable interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, or IWDT).

Note: 1. If an interrupt source description of an item is not provided for either of the groups, the item is reserved for the group. In that case, the relevant register does not exist for the group.

Table 2.20   Comparison of Interrupt Controller Registers

Register	Bit	RX63T (ICUb)	RX26T (ICUG)
IPRn (RX63T) IPRr (RX26T)	—	Interrupt source priority register n (n = 000 to 250)	Interrupt source priority register r (r = 000 to 255)
SWINT2R	—	—	Software interrupt 2 generation register
DTCERn	—	DTC activation enable register n (n = 027 to 251)	DTC transfer request enable register n (n = 026 to 255)
IRQCRi	—	IRQ control register n (n = 0 to 7)	IRQ control register I (i = 0 to 15)
IRQFLTE1	—	—	IRQ pin digital filter enable register 1
IRQFLTC1	—	—	IRQ pin digital filter setting register 1
NMISR	RAMST	—	RAM error interrupt status flag
NMIER	RAMEN	—	RAM error interrupt enable bit
GRPm (RX63T) GRPBL0/ GRPBL1/ GRPBL2 GRPAL0/ GRPAL1 (RX26T)	—	Group m interrupt source register	Group BL0/BL1/BL2/AL0/AL1 interrupt request register
GENm (RX63T) GENBL0/ GENBL1/ GENBL2 GENAL0/ GENAL1	—	Group m interrupt enable register	Group BL0/BL1/BL2/AL0/AL1 interrupt request enable register
GCRm	—	Group m interrupt clear register	—
PIARk	—	—	Software configurable interrupt A request register k (k = 0h to Fh, 12h to 14h)
SLIARn	—	—	Software configurable interrupt A source select register n (n = 208 to 255)
SLIPRCR	—	—	Software configurable interrupt source select register write protect register

2.12 Buses

Table 2.21 is Comparative Overview of Buses, and Table 2.22 is Comparison of Bus Registers.

Table 2.21   Comparative Overview of Buses

Item		RX63T	RX26T
CPU buses	Instruction bus	• Connected to the CPU (for instructions) • Connected to on-chip memory (RAM/ROM) • Operates in synchronization with the system clock (ICLK)	• Connected to the CPU (for instructions) • Connected to on-chip memory (RAM/code flash memory) • Operates in synchronization with the system clock (ICLK)
	Operand bus	• Connected to the CPU (for operands) • Connected to on-chip memory (RAM/ROM) • Operates in synchronization with the system clock (ICLK)	• Connected to the CPU (for operands) • Connected to on-chip memory (RAM/code flash memory) • Operates in synchronization with the system clock (ICLK)
Memory buses	Memory bus 1	Connected to RAM	Connected to RAM
	Memory bus 2	Connected to ROM	Connected to code flash memory
Internal main buses	Internal main bus 1	• Connected to the CPU • Operates in synchronization with the system clock (ICLK)	• Connected to the CPU • Operates in synchronization with the system clock (ICLK)
	Internal main bus 2	• Connected to the DTC/DMAC • Connected to on-chip memory (RAM/ROM) • Operates in synchronization with the system clock (ICLK)	• Connected to the DTC/DMAC • Connected to on-chip memory (RAM/code flash memory) • Operates in synchronization with the system clock (ICLK)
Internal peripheral buses	Internal peripheral bus 1	• Connected to peripheral modules (DTC, DMAC, interrupt controller, and bus error monitoring section) • Operates in synchronization with the system clock (ICLK)	• Connected to peripheral modules (TFU, DTC, DMAC, interrupt controller, and bus error monitoring section) • Operates in synchronization with the system clock (ICLK)
	Internal peripheral bus 2	• Connected to peripheral modules (peripheral functions other than those connected to internal peripheral buses 1, 3, 4, and 5) • Operates in synchronization with the peripheral module clock (PCLKB)	• Connected to peripheral modules (peripheral functions other than those connected to internal peripheral buses 1, 3, 4, and 5) • Operates in synchronization with the peripheral module clock (PCLKB)
	Internal peripheral bus 3	• Connected to a peripheral module (USB) • Operates in synchronization with the peripheral module clock (PCLKB)	• Connected to peripheral modules (DOC, RSCI, CANFD, and CMPC) • Operates in synchronization with the peripheral module clock (PCLKB)
	Internal peripheral bus 4	• Connected to peripheral modules (MTU3, GPT, and DPC) • Operates in synchronization with the peripheral module clock (PCLKA)	• Connected to peripheral modules (MTU, GPTW, HRPWM, and RSPI) • Operates in synchronization with the peripheral module clock (PCLKA)

Item		RX63T	RX26T
Internal peripheral buses	Internal peripheral bus 5	Reserved area	• Connected to peripheral modules (RSCI, RSCI, RI3C, and CANFD) • Operates in synchronization with the peripheral module clock (PCLKA)
	Internal peripheral bus 6	• Connected to the ROM (for programming or erasure) or E2 data flash • Operates in synchronization with the FlashIF clock (FCLK)	• Connected to code flash memory (for programming and erasure) or data flash memory • Operates in synchronization with the FlashIF clock (FCLK)
External buses	CS area	• Connected to external devices • Operates in synchronization with the external bus clock (BCLK)	—

Table 2.22   Comparison of Bus Registers

Register	Bit	RX63T	RX26T
CSnCR	—	CSn control register (n = 0 to 3)	—
CSnREC	—	CSn recovery cycle setting register (n = 0 to 3)	—
CSRECEN	—	CS recovery cycle insertion enable register	—
CSnMOD	—	CSn mode register (n = 0 to 3)	—
CSnWCR1	—	CSn wait control register 1 (n = 0 to 3)	—
CSnWCR2	—	CSn wait control register 2 (n = 0 to 3)	—
BUSPRI	BPHB[1:0]	Internal peripheral bus 4 priority control bit	Internal peripheral bus 4/5 priority control bit
	BPEB[1:0]	External bus priority control bit	—

2.13 Memory-Protection Unit

Table 2.23 is Comparison of Memory-protection Unit Registers.

Table 2.23   Comparison of Memory-protection Unit Registers

Register	Bit	RX63T (MPU)	RX26T (MPU)
MPECLR	CLR	[For reading] 0: Fixed to reading [For writing] 0: No operation 1: The DRW, DA, and IA bits of the MPESTS register are set to "0".	[For reading] 0: Fixed to reading [For writing] 0: No operation 1: The DRW, DMPER, and IMPER bits of the MPESTS register are set to "0".

2.14 DMA Controller

Table 2.24 is Comparative Overview of DMA Controllers, and Table 2.25 is Comparison of the Registers for the DMA Controller.

Table 2.24 Comparative Overview of DMA Controllers

Item		RX63T (DMACA)	RX26T (DMACAa)
Number of channels		4 channels (DMACm (m = 0 to 3))	8 channels (DMACm (m = 0 to 7))
Transfer space		512 MB (areas within 00000000h to 0FFFFFFFh and F0000000h to FFFFFFFFh, excluding reserved areas)	512 MB (areas within 00000000h to 0FFFFFFFh and F0000000h to FFFFFFFFh, excluding reserved areas)
Maximum number of transferred data pieces		1 MB data (total maximum number of transferred data pieces in block transfer mode: 1,024 bytes × 1,024 blocks)	64 MB data (total maximum number of transferred data pieces in block transfer mode: 1,024 bytes × 65,536 blocks)
DMAC activation interrupt source		• The activation interrupt source can be selected for each channel. Software trigger Interrupt requests from peripheral modules/trigger input to external interrupt input pins	• The activation interrupt source can be selected for each channel. Software trigger Interrupt requests from peripheral modules/trigger input to external interrupt input pins
Channel priority		Channel 0 > channel 1 > channel 2 > channel 3 (Channel 0 has the highest priority.)	Channel 0 > channel 1 > channel 2 > channel 3 … > channel 7 (Channel 0 has the highest priority.)
Transfer data	Single data unit	Bit length: 8, 16, or 32	Bit length: 8, 16, or 32
	Block size	Number of bytes: 1 to 1,024	Number of bytes: 1 to 1,024
Transfer modes	Normal transfer mode	• A single data unit is transferred by a single DMA transfer request. • Free running mode, which does not need specification of the total number of data transfers, is available.	• A single data unit is transferred by a single DMA transfer request. • Free running mode, which does not need specification of the total number of data transfers, is available.
	Repeat transfer mode	• A single data unit is transferred by a single DMA transfer request. • The repeat size is set at the transfer source or destination, and each time the data of that size is transferred, the transfer start point returns to the address from which the previous transfer started. • Maximum settable repeat size: 1,024	• A single data unit is transferred by a single DMA transfer request. • The repeat size is set at the transfer source or destination, and each time the data of that size is transferred, the transfer start point returns to the address from which the previous transfer started. • Maximum settable repeat size: 1,024
	Block transfer mode	• A single block of data is transferred by a single data transfer. • Maximum settable block size: 1,024	• A single block of data is transferred by a single data transfer. • Maximum settable block size: 1,024

Item		RX63T (DMACA)	RX26T (DMACAa)
Selection function	Extended repeat area function	• You can specify a setting that repeats the addresses within a specific range without changing the upper bit values of the transfer address register. • An extended repeat area of 2 bytes to 128 MB can be set separately for the transfer source and destination.	• You can specify a setting that repeats the addresses within a specific range without changing the upper bit values of the transfer address register. • An extended repeat area of 2 bytes to 128 MB can be set separately for the transfer source and destination.
Interrupt request	Transfer end interrupt	This interrupt occurs when as many bytes as set in the transfer counter are transferred.	• In normal transfer mode, this interrupt occurs when as many transfers as the specified number are performed. • In repeat transfer mode, this interrupt occurs when as many transfers as the specified repeat count are performed. • In block transfer mode, this interrupt occurs when as many blocks as the specified number are transferred.
	Transfer escape end interrupt	This interrupt occurs when the data of the repeat size is transferred or when the extended repeat area overflows.	This interrupt occurs when the data of the repeat size is transferred or when the extended repeat area overflows.
Event link function		—	An event link request is generated after one data transfer (for block transfers, after one block).
Low power consumption function		Ability to specify module stop state	Ability to specify module stop state

Table 2.25   Comparison of the Registers for the DMA Controller

Register	Bit	RX63T (DMACA)	RX26T (DMACAa)
DMCRB	—	DMA block transfer count register (b9-b0)	DMA block transfer count register (b15-b0)
DMIST	—	—	DMAC74interrupt status monitor register

2.15 Data Transfer Controller

Table 2.26 is Comparative Overview of Data Transfer Controllers, and Table 2.27 is Comparison of Data Transfer Controller Registers.

Table 2.26   Comparative Overview of Data Transfer Controllers

Item	RX63T (DTCa)	RX26T (DTCb)
Number of transfer channels	Equal to the number of all interrupt sources that can start a DTC transfer	Equal to the number of all interrupt sources that can start a DTC transfer

Transfer modes	• Normal transfer mode
	  A single activation leads to a single data transfer
	
	• Repeat transfer mode
	  A single activation leads to a single data transfer
	  The transfer address returns to the transfer start address after the number of data transfers corresponding to "repeat size".
	  The repeat size can be set to 256 at a maximum.
	
	• Block transfer mode
	  A single activation leads to the transfer of a single block of data. The block size can be set to 256 data units at a maximum.
		• Normal transfer mode
		  A single activation leads to a single data transfer.
		
		• Repeat transfer mode
		  A single activation leads to a single data transfer.
		  The transfer address returns to the transfer start address after the number of data transfers corresponding to "repeat size".
		  The maximum number of repeat transfers is 256, and the maximum data transfer size is 256 × 32 bits, 1,024 bytes.
		
		• Block transfer mode
		  A single activation leads to the transfer of a single block of data. The block size can be set to 256 × 32 bits = 1,024 bytes at a maximum.

Transfer channel	• Channel transfer is possible in accordance with the interrupt source (transferred by a DTC activation request from ICU).	—
Chain transfer function	• Multiple data transfers can be made for one activation source (chain transfer). • For chain transfer, either "performed when counter = 0" or "every time" can be selected.	• Multiple types of data transfer can be performed sequentially in response to a single transfer request. • Either "performed only when the transfer counter reaches 0" or "every time" can be selected.
Sequence transfer	—	A complex series of transfers can be registered as a sequence. Any sequence can be selected by the transfer data and executed. • Only one sequence transfer trigger source can be selected at a time. • Up to 256 sequences can correspond to a single trigger source. • The data that is initially transferred in response to a transfer request determines the sequence. • The entire sequence can be executed on a single request, or the sequence can be suspended in the middle and resumed on the next transfer request (sequence division).

Item	RX63T (DTCa)	RX26T (DTCb)
Transfer space	• 16 MB in short-address mode (from 0000 0000h to 007F FFFFh or from FF80 0000h to FFFF FFFFh, excluding reserved areas) • 4 GB in full-address mode: (within 0000 0000h to FFFF FFFFh, excluding reserved areas)	• 16 MB in short-address mode (from 0000 0000h to 007F FFFFh or from FF80 0000h to FFFF FFFFh, excluding reserved areas) • 4 GB in full-address mode: (within 0000 0000h to FFFF FFFFh, excluding reserved areas)
Data transfer units	• Single data unit: 8, 16, or 32 bits • Single block size: 1 to 256 data units	• Single data unit: 1 byte (8 bits), 1 word (16 bits), 1 long word (32 bits) • Single block size: 1 to 256 data units
CPU interrupt requests	• An interrupt request to the CPU can be generated by a DTC activation interrupt. • An interrupt request to the CPU can be generated after a single data transfer. • An interrupt request to the CPU can be generated after transfer of the specified number of data units.	• An interrupt request to the CPU can be generated by a DTC activation interrupt. • An interrupt request to the CPU can be generated after a single data transfer. • An interrupt request to the CPU can be generated after transfer of the specified number of data units.
Event link function	—	An event link request is generated after one data transfer (for block transfers, after one block).
Read skip	Read skip of transferred information can be specified.	Reading of the transfer information can be skipped when the same transfer is repeated.
Write-back skip	Write-back skip can be executed when the address of the transfer source or destination is fixed.	Write-back of the transferred data that is not updated can be skipped when the address of the transfer source or destination is fixed.
Write-back disable	—	Ability to disable write-back of transfer information
Displacement addition	—	Ability to add displacement to the transfer source address (selectable by each transfer information)
Low power consumption function	Ability to specify module stop state	Ability to transition to module stop state

Table 2.27   Comparison of Data Transfer Controller Registers

Register	Bit	RX63T (DTCa)	RX26T (DTCb)
MRA	WBDIS	—	Write-back disable bit
MRB	SQEND	—	Sequence transfer end bit
	INDX	—	Index table reference bit
MRC	—	—	DTC mode register C
DTCIBR	—	—	DTC index table base register
DTCOR	—	—	DTC operation register
DTCSQE	—	—	DTC sequence transfer enable register
DTCDISP	—	—	DTC address displacement register

2.16 I/O Port

Table 2.28 to Table 2.31 provide comparative overviews of I/O ports, and Table 2.33 is Comparison of I/O Port Registers.

Table 2.28   Comparative Overview of I/O Ports on 100-Pin Products

Item	RX63T (100-Pin)	RX26T (100-Pin)
PORT0	P00, P01	P00, P01
PORT1	P10, P11	P10, P11
PORT2	P20 to P24	P20 to P24, P27
PORT3	P30 to P33	P30 to P33, P36, P37
PORT4	P40 to P47	P40 to P47
PORT5	P50 to P55	P50 to P55
PORT6	P60 to P65	P60 to P65
PORT7	P70 to P76	P70 to P76
PORT8	P80 to P82	P80 to P82
PORT9	P90 to P96	P90 to P96
PORTA	PA0 to PA5	PA0 to PA5
PORTB	PB0 to PB7	PB0 to PB7
PORTD	PD0 to PD7	PD0 to PD7
PORTE	PE0 to PE5	PE0 to PE5
PORTN	—	PN6, PN7

Table 2.29   Comparative Overview of I/O Ports on 64-Pin Products

Item	RX63T (64-Pin)	RX26T (64-Pin)
PORT0	P00, P01	P00, P01
PORT1	P10, P11	P11
PORT2	P22 to P24	P20 to P22
PORT3	P30 to P33	P36, P37
PORT4	P40 to P47	P40 to P47
PORT5	—	P52 to P54
PORT6	—	P64, P65
PORT7	P70 to P76	P70 to P76
PORT9	P91 to P94	P90 to P96
PORTA	PA2 to PA5	—
PORTB	PB0 to PB7	PB0 to PB6
PORTD	PD3 to PD7	PD3 to PD7
PORTE	PE2	PE2
PORTN	—	PN6, PN7

Table 2.30   Comparative Overview of I/O Ports on 48-Pin Products

Item	RX63T (48-Pin)	RX26T (48-Pin)
PORT0	—	P00
PORT1	—	P10, P11
PORT2	P22 to P24	P20, P21
PORT3	P30	P36, P37
PORT4	P40 to P44, P47	P40 to P44
PORT5	—	P52, P53
PORT6	—	P62
PORT7	P70 to P76	P71 to P76
PORT9	—	P91 to P95
PORTA	PA2, PA3	—
PORTB	PB0 to PB6	PB0 to PB6
PORTD	PD3 to PD7	PD3, PD5, PD7
PORTE	PE2	PE2
PORTN	—	PN6

Table 2.31   Comparison of I/O Port Functions

Item	Port Symbol	RX63T 144/120/112/ 100-pin version	64/48-pin version	RX26T
Input pull-up function	PORT0	—	—	P00, P01
	PORT1	—	—	P10, P11
	PORT2	—	—	P20 to P24, P27
	PORT3	—	—	P30 to P33, P36, P37
	PORT4	—	—	P40 to P47
	PORT5	—	—	P50 to P55
	PORT6	—	—	P60 to P65
	PORT7	—	—	P70 to P76
	PORT8	—	—	P80 to P82
	PORT9	—	—	P90 to P96
	PORTA	—	—	PA0 to PA5
	PORTB	—	—	PB0 to PB7
	PORTD	—	—	PD0 to PD7
	PORTE	—	—	PE0, PE1, PE3 to PE5
	PORTN	—	—	PN6, PN7
Open-drain output function	PORT0	P02, P03	—	P00, P01
	PORT1	—	—	P10, P11
	PORT2	P22, P23, P26	P24	P20 to P24, P27
	PORT3	P34, P35	P30	P30 to P33, P36, P37
	PORT4	—	—	P40 to P47
	PORT5	—	—	P50 to P55
	PORT6	—	—	P60 to P65
	PORT7	—	—	P70 to P76
	PORT8	P80, P81	—	P80 to P82
	PORT9	P95, P96	P93, P94	P90 to P96
	PORTA	PA1, PA2, PA4, PA5	—	PA0 to PA5
	PORTB	PB1, PB2, PB5, PB6	PB1, PB2, PB5, PB6	PB0 to PB7
	PORTD	PD3, PD5	PD3, PD5	PD0 to PD7
	PORTE	—	—	PE0, PE1, PE3 to PE5
	PORTF	PF2, PF3	—	—
	PORTG	PG0, PG1, PG3, PG4	—	—
	PORTN	—	—	PN6, PN7

Item	Port Symbol	RX63T		RX26T
		144/120/112/ 100-pin version	64/48-pin version	
5 V tolerant	PORT0	—	P00, P01	—
	PORT1	—	P10, P11	—
	PORT2	—	P22 to P24	—
	PORT3	—	P30 to P34	—
	PORT7	—	P70 to P76	—
	PORT9	—	P91 to P94	—
	PORTA	—	PA2 to PA5	—
	PORTB	—	PB0 to PB7	PB1, PB2
	PORTD	—	PD3 to PD7	—

Table 2.32 Comparison of I/O Port Drive Capacity Switching Functions

Port symbol	Switching function	RX63T	RX26T
PORT0	Fixed to normal drive output	—	—
	Normal drive/high drive	P00, P01, P05	P00, P01
PORT1	Fixed to normal drive output	—	—
	Normal drive/high drive	P10, P11	P10, P11
PORT2	Fixed to normal drive output	—	—
	Normal drive/high drive	P20 to P26	P20 to P24, P27
PORT3	Fixed to normal drive output	—	P36, P37
	Normal drive/high drive	P30 to P33	P30 to P33
PORT4	Fixed to normal drive output	P40 to P47	P40 to P47
	Normal drive/high drive	—	—
PORT5	Fixed to normal drive output	—	P50 to P55
	Normal drive/high drive	P52, P53	—
PORT6	Fixed to normal drive output	—	P60 to P65
	Normal drive/high drive	P60 to P65	—
PORT7	Fixed to normal drive output	—	—
	Fixed to high drive output	P71 to P76	—
	Normal drive/high drive	P70	P70
	Normal drive/high drive/large current output	—	P71 to P76
PORT8	Fixed to normal drive output	—	—
	Fixed to high drive output	—	—
	Normal drive/high drive	P80, P82	P80, P82
	Normal drive/high drive/large current output	—	P81
PORT9	Fixed to normal drive output	—	—
	Fixed to high drive output	P90 to P95	—
	Normal drive/high drive	P96	P96

Port symbol	Switching function	RX63T	RX26T
	Normal drive/high drive/large current output	—	P90 to P95
PORTA	Fixed to normal drive output	—	—
	Normal drive/high drive	PA0 to PA6	PA0 to PA5

Port symbol	Switching function	RX63T	RX26T
PORTB	Fixed to normal drive output	—	PB1, PB2
	Fixed to high drive output	—	—
	Normal drive/high drive	PB0, PB3, PB4, PB6, PB7	PB0, PB3, PB4, PB6, PB7
	Normal drive/high drive/large current output	—	PB5
PORTD	Fixed to normal drive output	—	—
	Fixed to high drive output	PD3	—
	Normal drive/high drive	PD0 to PD2, PD6 to PD7	PD0 to PD2, PD4 to PD7
	Normal drive/high drive/large current output	—	PD3
PORTE	Fixed to normal drive output	—	—
	Normal drive/high drive	PE3 to PE5	PE0, PE1, PE3 to PE5
PORTF	Normal drive/high drive	PF2, PF4	—
PORTG	Normal drive/high drive	PG6	—
PORTN	Fixed to normal drive output	—	—
	Normal drive/high drive	—	PN6, PN7

Table 2.33   Comparison of I/O Port Registers

Register	Bit	RX63T	RX26T
ODR1	B6	—	Pm7 output mode specification bit
PCR	—	—	Pull-up control register
DSCR1 (RX63T) DSCR (RX26T)	B0	—	Pm0 drive capacity control bit
	B1	BCLK (PE5) pin drive capacity control bit	Pm1 drive capacity control bit
	B2	Drive capacity control bit for the CS0 (PD1/P26), CS1 (P25/PF2), CS2 (PD2/PG6/P05), CS3 (P12/PF4/PA6), WR1/BC1 (PE0), and ALE (P11) pins	Pm2 drive capacity control bit
	B3	Drive capacity control bit for the CS1 (P00), RD (P01), WR0/WR (PE1), and BC0 (P65: multiplexed with A0) pins	Pm3 drive capacity control bit
	B4	Drive capacity control bit for the A7 (P52), A6 (P53), A5 (P60), A4 (P61), A3 (P62), A2 (P63), A1 (P6), and A0 (P65) pins	Pm4 drive capacity control bit
	B5	Drive capacity control bit for the A19 (PB7), A18 (PB6), A17 (PB5), A16 (PB4), A15 (PB3), A14 (PB0), A13 (P96), A12 (PD0), A11 (PE3), A10 (PE4), A9 (P80), A8 (P81) pins	Pm5 drive capacity control bit
	B6	Drive capacity control bit for the D7 (P33) and D6 (P70) pins	Pm6 drive capacity control bit
	B7	Drive capacity control bit for the D15 (P20), D14 (P21), D13 (P22), D12 (P23), D11 (P24), D10 (P30), D9 (P31), and D8 (P32) pins	Pm7 drive capacity control bit

Register	Bit	RX63T	RX26T
DSCR2	B0	—	Pm0 drive capacity control bit 2
	B1	—	Pm1 drive capacity control bit 2
	B2	—	Pm2 drive capacity control bit 2
	B3	—	Pm3 drive capacity control bit 2
	B4	—	Pm4 drive capacity control bit 2
	B5	—	Pm5 drive capacity control bit 2
	B6	Drive capacity control bit for the RSPI pins (MISOn and SSLn0 to SSLn3) MISOn: P22, PA5, PD1 SSLn0: P30, PA3, PD6 SSLn1: P31, PA2, PD7 SSLn2: P32, PA1, PE0 SSLn3: P33, PA0, PE1	Pm6 drive capacity control bit 2
	B7	Drive capacity control bit for the RSPI pins (RSPCKn and MOSIn) RSPCKn: P24, PA4, and PD0 MOSIn: P23, PB0, and PD2	—
POHSR1	—	—	Port output retention setting register 1
POHSR2	—	—	Port output retention setting register 2
POHCR	—	—	Port output retention control register
GPSEXT	—	—	Extended register for general-purpose I/O pin selection

2.17 Multi-Function Pin Controller

Table 2.34 shows Comparison of Multiplexed Pin Assignments. Table 2.35 to Table 2.53 show comparison of the registers for the multi-function pin controller.

In the table comparing the multi-function pin allocation states, the pins indicated in **blue** exist in the RX26T group only, and the pins indicated in **orange** exist in the RX63T group only. The symbol "○" indicates that the function is allocated. The symbol "×" indicates that the pin does not exist or the function is not allocated. Gray shading indicates that the product is not equipped with the function.

Table 2.34 Comparison of Multiplexed Pin Assignments

Module/Function	Pin Function	Allocated Port	RX63T 100-Pin	RX63T 64-Pin	RX63T 48-Pin	RX26T 100-Pin	RX26T 64-Pin	RX26T 48-Pin
Interrupt	NMI (input)	PE2	○	○	○	○	○	○
	IRQ0-DS (input)	P10	○	○	×			
	IRQ0 (input)	PB5	×	○	○	×	×	×
		PE5	○	×	×	○	×	×
		P10	×	×	×	○	×	○
		P52	×	×	×	○	○	○
		PE2	×	×	×	○	○	○
	IRQ1-DS (input)	P11	○	○	×			
	IRQ1 (input)	P93	×	○	×	×	×	×
		PE4	○	×	×	○	×	×
		P11	×	×	×	○	○	○
		P53	×	×	×	○	○	○
		P95	×	×	×	○	○	○
		PA5	×	×	×	○	×	×
	IRQ2-DS (input)	P00	×	○	×			
		PE3	○	×	×			
	IRQ2 (input)	PB6	○	×	×	○	○	○
		PG2	×	×	×	×	×	×
		P00	×	×	×	○	○	○
		P54	×	×	×	○	○	×
		PD4	×	×	×	○	○	×
		PE3	×	×	×	○	×	×
	IRQ3-DS (input)	PB4	○	○	○			
	IRQ3 (input)	P82	○	×	×	○	×	×
		P55	×	×	×	○	×	×
		PB4	×	×	×	○	○	○
	IRQ4-DS (input)	P01	×	○	×			
		P96	○	×	×			
	IRQ4 (input)	P24	○	×	×	○	×	×
		PB1	○	×	×	○	○	○
		P01	×	×	×	○	○	×
		P60	×	×	×	○	×	×
		P96	×	×	×	○	○	×
	IRQ5-DS (input)	P70	○	○	○			
	IRQ5 (input)	P80	○	×	×	○	×	×
		P61	×	×	×	○	×	×
		P70	×	×	×	○	○	×
		PD6	×	×	×	○	○	×
		PN7	×	×	×	○	○	×
	IRQ6-DS (input)	P21	○	×	×			

Module/Function	Pin Function	Allocated Port	RX63T			RX26T		
			100-Pin	64-Pin	48-Pin	100-Pin	64-Pin	48-Pin
Interrupt	IRQ6 (input)	PD5	○	×	×	○	○	○
		P21	×	×	×	○	○	○
		P31	×	×	×	○	×	×
		P62	×	×	×	○	×	○
	IRQ7-DS (input)	P20	○	×	×			
	IRQ8 (input)	PE0	○	×	×	○	×	×
		P20	×	×	×	○	○	○
		P30	×	×	×	○	×	×
		P63	×	×	×	○	×	×
	IRQ8 (input)	P64				○	○	×
		PB0				○	○	○
		PD7				○	○	○
	IRQ9 (input)	P65				○	○	×
		PB3				○	○	○
	IRQ10 (input)	P22				○	○	×
	IRQ11 (input)	P23				○	×	×
	IRQ12 (input)	P32				○	×	×
	IRQ13 (input)	P33				○	×	×
	IRQ14 (input)	P93				○	○	○
		PA1				○	×	×
	IRQ15 (input)	P27				○	×	×
		PE1				○	×	×
Multi-function timer pulse unit 3	MTIOC0A (input/output)/ MTIOC0A# (input/output)	P31	○	○	×	○	×	×
		P70	×	×	×	○	○	×
		PB3	○	○	○	○	○	○
	MTIOC0B (input/output)/ MTIOC0B# (input/output)	P30	○	○	○	○	×	×
		PB2	○	○	○	○	○	○
	MTIOC0C (input/output)/ MTIOC0C# (input/output)	P27	×	×	×	○	×	×
		PB1	○	○	○	○	○	○
	MTIOC0D (input/output)/ MTIOC0D# (input/output)	PB0	○	○	○	○	○	○
	MTIOC1A (input/output)/ MTIOC1A# (input/output)	P27	×	×	×	○	×	×
		P95	×	×	×	○	○	○
		PA5	○	○	×	○	×	×
	MTIOC1B (input/output)/ MTIOC1B# (input/output)	PA4	○	○	×	○	×	×
	MTIOC2A (input/output)/ MTIOC2A# (input/output)	P94	×	×	×	○	○	○
		PA3	○	○	○	○	×	×
	MTIOC2B (input/output)/ MTIOC2B# (input/output)	PA2	○	○	○	○	×	×
	MTIOC3A (input/output)/ MTIOC3A# (input/output)	P11	×	×	×	○	○	○
		P33	○	○	×	○	×	×
	MTIOC3B (input/output)/ MTIOC3B# (input/output)	P71	○	○	○	○	○	○
	MTIOC3C (input/output)/ MTIOC3C# (input/output)	P32	○	○	×	○	×	×
	MTIOC3D (input/output)/ MTIOC3D# (input/output)	P74	○	○	○	○	○	○
	MTIOC4A (input/output)/ MTIOC4A# (input/output)	P72	○	○	○	○	○	○

Module/Function	Pin Function	Allocated Port	RX63T			RX26T		
			100-Pin	64-Pin	48-Pin	100-Pin	64-Pin	48-Pin
Multi-function timer pulse unit 3	MTIOC4B (input/output)/ MTIOC4B# (input/output)	P73	○	○	○	○	○	○
	MTIOC4C (input/output)/ MTIOC4C# (input/output)	P75	○	○	○	○	○	○
	MTIOC4D (input/output)/ MTIOC4D# (input/output)	P76	○	○	○	○	○	○
	MTIC5U (input)/ MTIC5U# (input)	P24	×	○	○	○	×	×
		P82	○	×	×	○	×	×
	MTIC5V (input)/ MTIC5V# (input)	P23	×	○	○	○	×	×
		P81	○	×	×	○	×	×
	MTIC5W (input)/ MTIC5W# (input)	P22	×	○	○	○	○	×
		P80	○	×	×	○	×	×
	MTIOC6A (input/output)/ MTIOC6A# (input/output)	P33	×	○	×	—	—	—
		P93	—	—	—	○	○	○
		PA1	○	×	×	○	×	×
	MTIOC6B (input/output)/ MTIOC6B# (input/output)	P71	×	○	○	×	×	×
		P95	○	×	×	○	○	○
	MTIOC6C (input/output)/ MTIOC6C# (input/output)	P32	×	○	×	×	×	×
		P92	×	×	×	○	○	○
		PA0	○	×	×	○	×	×
	MTIOC6D (input/output)/ MTIOC6D# (input/output)	P74	×	○	○	×	×	×
		P92	○	×	×	○	○	○
	MTIOC7A (input/output)/ MTIOC7A# (input/output)	P72	×	○	○	×	×	×
		P94	○	×	×	○	○	○
	MTIOC7B (input/output)/ MTIOC7B# (input/output)	P73	×	○	○	×	×	×
		P93	○	×	×	○	○	○
	MTIOC7C (input/output)/ MTIOC7C# (input/output)	P75	×	○	○	×	×	×
		P91	○	×	×	○	○	○
	MTIOC7D (input/output)/ MTIOC7D# (input/output)	P76	×	○	○	×	×	×
		P90	○	×	×	○	○	×
	MTIOC9A (input/output)/ MTIOC9A# (input/output)	P00	—	—	—	○	○	○
		P21	—	—	—	○	○	○
		PD7	—	—	—	○	○	○
	MTIOC9B (input/output)	P22	—	—	—	○	○	×
	MTIOC9B (input/output)/ MTIOC9B# (input/output)	P10	—	—	—	○	×	○
		PE0	—	—	—	○	×	×
	MTIOC9C (input/output)/ MTIOC9C# (input/output)	P01	—	—	—	○	○	×
		P20	—	—	—	○	○	○
		PD6	—	—	—	○	○	×
	MTIOC9D (input/output)	P11	—	—	—	○	○	○
	MTIOC9D (input/output)/ MTIOC9D# (input/output)	PE1	—	—	—	○	×	×
		PE5	—	—	—	○	×	×
		PN7	—	—	—	○	○	×
	MTCLKA (input)/ MTCLKA# (input)	P21	○	×	×	○	○	○
		P22	×	○	○	×	×	×
		P33	○	×	×	○	×	×
		PB3	×	○	○	×	×	×

Module/Function	Pin Function	Allocated Port	RX63T			RX26T		
			100-Pin	64-Pin	48-Pin	100-Pin	64-Pin	48-Pin
Multi-function timer pulse unit 3	MTCLKB (input)/ MTCLKB# (input)	P20	○	×	×	○	○	○
		P23	×	○	○	×	×	×
		P32	○	×	×	○	×	×
		PB2	×	○	○	×	×	×
	MTCLKC (input)/ MTCLKC# (input)	P11	○	○	×	○	○	○
		P24	×	○	○	×	×	×
		P31	○	×	×	○	×	×
		P70	×	×	×	○	○	×
		PE4	○	×	×	○	×	×
	MTCLKD (input)/ MTCLKD# (input)	P10	○	○	×	○	×	○
		P22	×	×	×	○	○	×
		P30	○	○	○	○	×	×
		PE3	○	×	×	○	×	×
	ADSM0 (output)	PB2				○	○	○
	ADSM1 (output)	PB1				○	○	○
Port output enable 3	POE0# (input)	P70	○	○	○	○	○	×
	POE4# (input)	P96	○	×	×	○	○	×
	POE8# (input)	PB4	○	○	○	○	○	○
	POE9# (input)	P11				○	○	○
		P27				○	×	×
	POE10# (input)	PE4	○	×	×	○	×	×
		PE2	○	○	○	○	○	○
	POE11# (input)	PE3	○	×	×	○	×	×
		PB5	×	○	○	×	×	×
	POE12# (input)	PG5	×	×	×	×	×	×
		P01	×	×	×	○	○	×
		P10	×	×	×	○	×	○
General purpose PWM timer	GTIOC0A (input/output)/ GTIOC0A# (input/output)	P71	○	○	○	○	○	○
		PD2	×	×	×	○	×	×
		PD7	○	○	○	○	○	○
	GTIOC0B (input/output)/ GTIOC0B# (input/output)	P74	○	○	○	○	○	○
		PD1	×	×	×	○	×	×
		PD6	○	○	○	○	○	×
	GTIOC1A (input/output)/ GTIOC1A# (input/output)	P72	○	○	○	○	○	○
		PD0	×	×	×	○	×	×
		PD5	○	○	○	○	○	○
	GTIOC1B (input/output)/ GTIOC1B# (input/output)	P75	○	○	○	○	○	○
		PB7	×	×	×	○	×	×
		PD4	○	○	○	○	○	×
	GTIOC2A (input/output)/ GTIOC2A# (input/output)	P73	○	○	○	○	○	○
		PB6	×	×	×	○	○	○
		PD3	○	○	○	○	○	○
	GTIOC2B (input/output)/ GTIOC2B# (input/output)	P76	○	○	○	○	○	○
		PB5	×	×	×	○	○	○
		PB6	×	○	○	×	×	×
		PB7	×	○	×	×	×	×
		PD2	○	×	×	○	×	×

Module/Function	Pin Function	Allocated Port	RX63T 100-Pin	RX63T 64-Pin	RX63T 48-Pin	RX26T 100-Pin	RX26T 64-Pin	RX26T 48-Pin
General purpose PWM timer	GTIOC3A (input/output)/ GTIOC3A# (input/output)	P00	×	○	×	×	×	×
		P10	×	×	×	○	×	○
		P32	×	×	×	○	×	×
		PB6	×	×	×	○	○	○
		PD1	○	×	×	○	×	×
		PD7	×	×	×	○	○	○
		PE5	×	×	×	○	×	×
	GTIOC3B (input/output)/ GTIOC3B# (input/output)	P01	×	○	×	×	×	×
		P11	×	×	×	○	○	○
		P33	×	×	×	○	×	×
		PB5	×	×	×	○	○	○
		PD0	○	×	×	○	×	×
		PD6	×	×	×	○	○	×
	GTIOC4A (input/output)/ GTIOC4A# (input/output)	P71	×	×	×	○	○	○
		P95	○	×	×	○	○	○
	GTIOC4B (input/output)/ GTIOC4B# (input/output)	P74	×	×	×	○	○	○
		P92	○	×	×	○	○	○
	GTIOC5A (input/output)/ GTIOC5A# (input/output)	P72	×	×	×	○	○	○
		P94	○	×	×	○	○	○
	GTIOC5B (input/output)/ GTIOC5B# (input/output)	P75	×	×	×	○	○	○
		P91	○	×	×	○	○	○
	GTIOC6A (input/output)/ GTIOC6A# (input/output)	P73	×	×	×	○	○	○
		P93	○	×	×	○	○	○
	GTIOC6B (input/output)/ GTIOC6B# (input/output)	P76	×	×	×	○	○	○
		P90	○	×	×	○	○	×
	GTIOC7A (input/output)/ GTIOC7A# (input/output)	P32				○	×	×
		P95				○	○	○
		PB2				○	○	○
	GTIOC7A (input/output)	PD5				○	○	○
		PG0	×	×	×			
	GTIOC7B (input/output)/ GTIOC7B# (input/output)	P33				○	×	×
		P92				○	○	○
		PB1				○	○	○
	GTIOC7B (input/output)	PD3				○	○	○
		PG1	×	×	×			
	GTETRG/ GTETRG0	PB4	○	○	○			
	GTETRGA (input)	P01				○	○	×
		P11				○	○	○
		P70				○	○	×
		P96				○	○	×
		PB4				○	○	○
		PD5				○	○	○
		PE3				○	×	×
		PE4				○	×	×

Module/Function	Pin Function	Allocated Port	RX63T			RX26T		
			100-Pin	64-Pin	48-Pin	100-Pin	64-Pin	48-Pin
General purpose PWM timer	GTETRGB (input)	P01				O	O	X
		P10				O	X	O
		P70				O	O	X
		P96				O	O	X
		PB4				O	O	O
		PD4				O	O	X
		PE3				O	X	X
		PE4				O	X	X
		PE5				O	X	X
	GTETRGC (input)	P01				O	O	X
		P11				O	O	O
		P70				O	O	X
		P96				O	O	X
		PB4				O	O	O
		PD3				O	O	O
		PE3				O	X	X
		PE4				O	X	X
	GTETRGD (input)	P01				O	O	X
		P10				O	X	O
		P70				O	O	X
		P96				O	O	X
		PB4				O	O	O
		PE3				O	X	X
		PE4				O	X	X
		PE5				O	X	X
	GTADSM0 (output)	P94				O	O	O
		PA3				O	X	X
		PB2				O	O	O
	GTADSM1 (output)	PA2				O	X	X
		PB1				O	O	O
	GTCPPO0 (output)	P11				O	O	O
		P33				O	X	X
		P70				O	O	X
		PB4				O	O	O
	GTCPPO4 (output)	P96				O	O	X
		PA1				O	X	X
	GTIU (input)	P00				O	O	O
		P21				O	O	O
		P31				O	X	X
		PB3				O	O	O
		PD7				O	O	O
	GTIV (input)	P10				O	X	O
		P22				O	O	X
		P30				O	X	X
		PB2				O	O	O
		PE0				O	X	X
	GTIW (input)	P01				O	O	X
		P20				O	O	O
		PB1				O	O	O
		PD6				O	O	X

Module/Function	Pin Function	Allocated Port	RX63T 100-Pin	RX63T 64-Pin	RX63T 48-Pin	RX26T 100-Pin	RX26T 64-Pin	RX26T 48-Pin
General purpose PWM timer	GTOULO (output)	P74				○	○	○
		P92				○	○	○
	GTOUUP (output)	P71				○	○	○
		P95				○	○	○
	GTOVLO (output)	P75				○	○	○
		P91				○	○	○
	GTOVUP (output)	P72				○	○	○
		P94				○	○	○
	GTOWLO (output)	P76				○	○	○
		P90				○	○	×
	GTOWUP (output)	P73				○	○	○
		P93				○	○	○
Serial communication interface	RXD0 (input)/ SMISO0 (input/output)/ SSCL0 (input/output)	P22	○	×	×			
		P24	×	○	○			
		PA5	○	×	×			
		PB1	○	○	○			
	TXD0 (output)/ SMOSI0 (input/output)/ SSDA0 (input/output)	P23	○	×	×			
		P30	×	○	○			
		PA4	○	×	×			
		PB2	○	○	○			
	SCK0 (input/output)	P23	×	○	○			
		P30	○	×	×			
		PA3	○	×	×			
		PB3	○	○	○			
	CTS0# (input)/ RTS0# (output)/ SS0# (input)	P00	×	○	×			
		P01	○	×	×			
		P22	×	○	○			
		P24	○	×	×			
		PD7	○	○	○			
	RXD1 (input)/ SMISO1 (input/output)/ SSCL1 (input/output)	P93	×	○	×	×	×	×
		P96	○	×	×	×	×	×
		PD5	○	○	○	○	○	○
	TXD1 (output)/ SMOSI1 (input/output)/ SSDA1 (input/output)	P94	×	○	×	×	×	×
		P95	○	×	×	×	×	×
		PD3	○	○	○	○	○	○
	SCK1 (input/output)	P92	×	○	×	×	×	×
		PD4	○	○	○	○	○	×
	CTS1# (input)/ RTS1# (output)/ SS1# (input)	P70	○	○	○	×	×	×
		P91	×	○	×	×	×	×
		P94	○	×	×	×	×	×
		PD6	×	×	×	○	○	×
	RXD2 (input)/ SMISO2 (input/output)/ SSCL2 (input/output)	PA2	○	×	×			
	TXD2 (output)/ SMOSI2 (input/output)/ SSDA2 (input/output)	PA1	○	×	×			
	SCK2 (input/output)	PA0	○	×	×			
Serial communication	CTS2# (input)/ RTS2# (output)/	P93	○	×	×			

RENESAS

Module/Function	Pin Function	Allocated Port	RX63T 100-Pin	RX63T 64-Pin	RX63T 48-Pin	RX26T 100-Pin	RX26T 64-Pin	RX26T 48-Pin
interface	SS2# (input)							
	RXD5 (input)/ SMISO5 (input/output)/ SSCL5 (input/output)	P37				○	○	○
		P91				○	○	○
		PB6				○	○	○
		PE0				○	✗	✗
	TXD5 (output)/ SMOSI5 (input/output)/ SSDA5 (input/output)	P36				○	○	○
		P90				○	○	✗
		PB5				○	○	○
		PD7				○	○	○
	SCK5 (input/output)	P70				○	○	✗
		PB7				○	✗	✗
		PD2				○	✗	✗
	CTS5# (input)/ RTS5# (output)/ SS5# (input)	PB4				○	○	○
		PE1				○	✗	✗
	RXD6 (input)/ SMISO6 (input/output)/ SSCL6 (input/output)	P80				○	✗	✗
		P95				○	○	○
		PA5				○	✗	✗
		PB1				○	○	○
	TXD6 (output)/ SMOSI6 (input/output)/ SSDA6 (input/output)	P81				○	✗	✗
		PB0				○	○	○
		PB2				○	○	○
	SCK6 (input/output)	P82				○	✗	✗
		PA4				○	✗	✗
		PB3				○	○	○
	CTS6# (input)/ RTS6# (output)/ SS6# (input)	P10				○	✗	○
		PA2				○	✗	✗
	RXD008 (input)/ SMISO008 (input/output)/ SSCL008 (input/output)	P20				○	○	○
		P22				○	○	✗
		P95				○	○	○
		PA5				○	✗	✗
		PD1				○	✗	✗
	TXD008 (output)/ TXDA008 (output)/ SMOSI008 (input/output)/ SSDA008 (input/output)	P21				○	○	○
		P23				○	✗	✗
		PA4				○	✗	✗
		PB0				○	○	○
		PD0				○	✗	✗
		PD7				○	○	○
	SCK008 (input/output)	P11				○	○	○
		P22				○	○	✗
		P24				○	✗	✗
		P30				○	✗	✗
		P94				○	○	○
		PA3				○	✗	✗
		PD2				○	✗	✗
Serial	TXDB008 (output)	P22				○	○	✗

Module/Function	Pin Function	Allocated Port	RX63T			RX26T		
			100-Pin	64-Pin	48-Pin	100-Pin	64-Pin	48-Pin
communication interface		P94				○	○	○
		PA3				○	×	×
		PD2				○	×	×
	CTS008# (input)/ RTS008# (output)/ SS008# (input)	P20				○	○	○
		P24				○	×	×
		P30				○	×	×
		P96				○	○	×
	DE008 (output)	P20				○	○	○
		P24				○	×	×
		P30				○	×	×
		P96				○	○	×
	RXD009 (input)/ SMISO009 (input/output)/ SSCL009 (input/output)	P00				○	○	○
		PA2				○	×	×
	TXD009 (output)/ TXDA009 (output)/ SMOSI009 (input/output)/ SSDA009 (input/output)	P01				○	○	×
		P10				○	×	○
		P93				○	○	○
		P94				○	○	○
		PA1				○	×	×
		PA3				○	×	×
	SCK009 (input/output)	P11				○	○	○
		P92				○	○	○
		PA0				○	×	×
		PD7				○	○	○
		PE4				○	×	×
		PE5				○	×	×
	TXDB009 (output)	P11				○	○	○
		P92				○	○	○
		PA0				○	×	×
		PD7				○	○	○
		PE4				○	×	×
		PE5				○	×	×
	CTS009# (input)/ RTS009# (output)/ SS009# (input)	P70				○	○	×
		PB3				○	○	○
		PE3				○	×	×
		PE5				○	×	×
	DE009 (output)	P70				○	○	×
		PB3				○	○	○
		PE3				○	×	×
	RXD011 (input)/ SMISO011 (input/output)/ SSCL011 (input/output)	P93				○	○	○
		PA1				○	×	×
		PB6				○	○	○
		PD5				○	○	○
	TXD011 (output)/ TXDA011 (output)/ SMOSI011 (input/output)/ SSDA011 (input/output)	P92				○	○	○
		PA0				○	×	×
		PB5				○	○	○
		PD3				○	○	○

Module/Function	Pin Function	Allocated Port	RX63T 100-Pin	RX63T 64-Pin	RX63T 48-Pin	RX26T 100-Pin	RX26T 64-Pin	RX26T 48-Pin
Serial communication interface	SCK011 (input/output)	PB4				○	○	○
		PB7				○	×	×
		PD4				○	○	×
	TXDB011 (output)	PB4				○	○	○
		PB7				○	×	×
		PD4				○	○	×
	CTS011# (input)/ RTS011# (output)/ SS011# (input)	PB0				○	○	○
		PB4				○	○	○
		PD6				○	○	×
	DE011 (output)	PB0				○	○	○
		PD6				○	○	×
	RXD12 (input)/ SMISO12 (input/output)/ SSCL12 (input/output)/ RXDX12 (input)	P80	○	×	×	○	×	×
		PB6	○	○	○	○	○	○
		P00	×	×	×	○	○	○
		P22	×	×	×	○	○	×
		PB4	×	×	×	○	○	○
		PD6	×	×	×	○	○	×
	TXD12 (output)/ SMOSI12 (input/output)/ SSDA12 (input/output)/ TXDX12 (output)/ SIOX12 (input/output)	P81	○	×	×	○	×	×
		PB5	○	○	○	○	○	○
		P01	×	×	×	○	○	×
		P21	×	×	×	○	○	○
		P23	×	×	×	○	×	×
		PB3	×	×	×	○	○	○
		PD4	×	×	×	○	○	×
	SCK12 (input/output)	P82	○	×	×	○	×	×
		PB7	○	○	×	○	×	×
	CTS12# (input)/ RTS12# (output)/ SS12# (input)	PB4	×	○	○	×	×	×
		PE1	○	×	×	○	×	×
I2C bus interface	SCL0 (input/output)	PB1	○	○	○	○	○	○
	SDA0 (input/output)	PB2	○	○	○	○	○	○
I3C bus interface	SCL00 (input/output)	PB1				○	○	○
	SDA00 (input/output)	PB2				○	○	○
CAN module	CRX1 (input)	PE0	○	×	×			
		P22	○	×	×			
		PB6	○	×	×			
	CTX1 (output)	P23	○	×	×			
		PB5	○	×	×			
		PD7	○	×	×			
CAN FD module	CRX0 (input)	P22				○	○	×
		P93				○	○	○
		PA1				○	×	×
		PB4				○	○	○
		PB6				○	○	○
		PE0				○	×	×

Module/Function	Pin Function	Allocated Port	RX63T			RX26T		
			100-Pin	64-Pin	48-Pin	100-Pin	64-Pin	48-Pin
CAN FD module	CTX0 (output)	P23				○	×	×
		P92				○	○	○
		PA0				○	×	×
		PB3				○	○	○
		PB5				○	○	○
		PD7				○	○	○
Serial peripheral interface	RSPCKA (input/output)	P24	○	○	○	○	×	×
		PA4	○	○	×	○	×	×
		PD0	○	×	×	○	×	×
		P20	×	×	×	○	○	○
		P27	×	×	×	○	×	×
		PB3	×	×	×	○	○	○
	RSPCK0 (input/output)	P20				○	○	○
		P24				○	×	×
		P27				○	×	×
		P70				○	○	×
		P91				○	○	○
		P96				○	○	×
		PA4				○	×	×
		PB5				○	○	○
		PD0				○	×	×
	MOSIA (input/output)	P23	○	○	○	○	×	×
		PB0	○	○	○	○	○	○
		PD2	○	×	×	○	×	×
		P21	×	×	×	○	○	○
	MOSI0 (input/output)	P21				○	○	○
		P23				○	×	×
		P72				○	○	○
		P93				○	○	○
		PB0				○	○	○
		PD2				○	×	×
		PD3				○	○	○
	MISOA (input/output)	P22	○	○	○	○	○	×
		PA5	○	○	×	○	×	×
		PD1	○	×	×	○	×	×
		P95	×	×	×	○	○	○
		PB4	×	×	×	○	○	○
	MISO0 (input/output)	P22				○	○	×
		P71				○	○	○
		P92				○	○	○
		P95				○	○	○
		PA5				○	×	×
		PB6				○	○	○
		PD1				○	×	×
	SSLA0 (input/output)	P30	○	○	○	○	×	×
		PA3	○	○	○	○	×	×
		PD6	○	×	×	○	○	×
		P70	×	×	×	○	○	×
		P94	×	×	×	○	○	○

RENESAS

Module/Function	Pin Function	Allocated Port	RX63T			RX26T		
			100-Pin	64-Pin	48-Pin	100-Pin	64-Pin	48-Pin
Serial peripheral interface	SSLA1 (output)	P31	○	○	×	○	×	×
		PA2	○	○	○	○	×	×
		PD7	○	×	×	○	○	○
	SSLA2 (output)	P32	○	○	×	○	×	×
		PA1	○	×	×	○	×	×
		PE0	○	×	×	○	×	×
		P93	×	×	×	○	○	○
	SSLA3 (output)	P33	○	○	×	○	×	×
		PA0	○	×	×	○	×	×
		PE1	○	×	×	○	×	×
		P92	×	×	×	○	○	○
	SSL00 (input/output)	P30				○	×	×
		P73				○	○	○
		P94				○	○	○
		PA3				○	×	×
		PD5				○	○	○
		PD6				○	○	×
	SSL01 (output)	P31				○	×	×
		P74				○	○	○
		P90				○	○	×
		PA2				○	×	×
		PB4				○	○	○
		PD7				○	○	○
	SSL02 (output)	P32				○	×	×
		P75				○	○	○
		P93				○	○	○
		P95				○	○	○
		PA1				○	×	×
		PD4				○	○	×
		PE0				○	×	×
	SSL03 (output)	P33				○	×	×
		P76				○	○	○
		P92				○	○	○
		P96				○	○	×
		PA0				○	×	×
		PB7				○	×	×
		PE1				○	×	×
	RSPCKB (input/output)	P24	○	×	×			
		PA4	○	×	×			
		PD0	○	×	×			
	MOSIB (input/output)	P23	○	×	×			
		PB0	○	×	×			
		PD2	○	×	×			
	MISOB (input/output)	P22	○	×	×			
		PA5	○	×	×			
		PD1	○	×	×			
	SSLB0 (input/output)	P30	○	×	×			
		PA3	○	×	×			
		PD6	○	×	×			

Module/Function	Pin Function	Allocated Port	RX63T 100-Pin	RX63T 64-Pin	RX63T 48-Pin	RX26T 100-Pin	RX26T 64-Pin	RX26T 48-Pin
Serial peripheral interface	SSLB1 (output)	P31	○	×	×			
		PA2	○	×	×			
		PD7	○	×	×			
	SSLB2 (output)	P32	○	×	×			
		PA1	○	×	×			
		PE0	○	×	×			
	SSLB3 (output)	P33	○	×	×			
		PA0	○	×	×			
		PE1	○	×	×			
12-bit A/D converter	AN000 (input)	P40	○	○	○	○	○	○
	AN001 (input)	P41	○	○	○	○	○	○
	AN002 (input)	P42	○	○	○	○	○	○
	AN003 (input)	P43	○	○	○	○	○	○
	AN004 (input)	P44	×	○	○			
	AN005 (input)	P45	×	○	×			
	AN006 (input)	P46	×	○	×			
	AN007 (input)	P47	×	○	○			
	AN100 (input)	P44	○	×	×	○	○	○
	AN101 (input)	P45	○	×	×	○	○	×
	AN102 (input)	P46	○	×	×	○	○	×
	AN103 (input)	P47	○	×	×	○	○	×
	ADST0 (output)	PD6				○	○	×
		PE5				○	×	×
		PN7				○	○	×
	ADST1 (output)	P00				○	○	○
	AN200 (input)	P52				○	○	○
	AN201 (input)	P53				○	○	○
	AN202 (input)	P54				○	○	×
	AN203 (input)	P55				○	×	×
	AN204 (input)	P50				○	×	×
	AN205 (input)	P51				○	×	×
	AN206 (input)	P60				○	×	×
	AN207 (input)	P61				○	×	×
	AN208 (input)	P62				○	×	○
	AN209 (input)	P63				○	×	×
	AN210 (input)	P64				○	○	×
	AN211 (input)	P65				○	○	×
	AN216 (input)	P20				○	○	○
	AN217 (input)	P21				○	○	○
	ADTRG0# (input)	P20	○	×	×	○	○	○
		PA4	○	○	×	○	×	×
		P93	×	×	×	○	○	○
		PA1	×	×	×	○	×	×
	ADTRG1# (input)	P21	○	×	×	○	○	○
		PA5	○	×	×	○	×	×
		P95	×	×	×	○	○	○
	ADTRG2# (input)	P22				○	○	×
		PB0				○	○	○
	ADST2 (output)	P01				○	○	×

Module/Function	Pin Function	Allocated Port	RX63T 100-Pin	RX63T 64-Pin	RX63T 48-Pin	RX26T 100-Pin	RX26T 64-Pin	RX26T 48-Pin
10-bit A/D converter	AN0 (input)	P60	○	×	×			
	AN1 (input)	P61	○	×	×			
	AN2 (input)	P62	○	×	×			
	AN3 (input)	P63	○	×	×			
	AN4 (input)	P64	○	×	×			
	AN5 (input)	P65	○	×	×			
	AN6 (input)	P50	○	×	×			
	AN7 (input)	P51	○	×	×			
	AN8 (input)	P52	○	×	×			
	AN9 (input)	P53	○	×	×			
	AN10 (input)	P54	○	×	×			
	AN11 (input)	P55	○	×	×			
	ADTRG# (input)	P22	○	×	×			
D/A converter	DA0 (output)	P54	○	×	×			
	DA1 (output)	P55	○	×	×			
12-bit D/A converter	DA0 (output)	P64	×	×	×	○	○	×
	DA1 (output)	P65	×	×	×	○	○	×
Clock frequency accuracy measurement circuit	CACREF (input)	P00	○	×	×	○	○	○
		P01	×	○	×	×	×	×
		P23	○	○	○	○	×	×
		PB3	○	○	○	○	○	○
8-bit timer	TMO0 (output)	P33				○	×	×
		PB0				○	○	○
		PD3				○	○	○
	TMCI0 (input)	PB1				○	○	○
		PD4				○	○	×
	TMRI0 (input)	PB2				○	○	○
		PD5				○	○	○
	TMO1 (output)	PD6				○	○	×
	TMCI1 (input)	PD2				○	×	×
		PE0				○	×	×
	TMRI1 (input)	PD7				○	○	○
	TMO2 (output)	P20				○	○	○
		P23				○	×	×
		P27				○	×	×
		P92				○	○	○
		PA0				○	×	×
		PD1				○	×	×
	TMCI2 (input)	P24				○	×	×
	TMRI2 (input)	P22				○	○	×
	TMO3 (output)	P11				○	○	○
	TMCI3 (input)	P95				○	○	○
		PA5				○	×	×
	TMRI3 (input)	P10				○	×	○
	TMO4 (output)	P22				○	○	×
		P82				○	×	×
		P93				○	○	○
		PA1				○	×	×
		PD2				○	×	×

Module/Function	Pin Function	Allocated Port	RX63T			RX26T		
			100-Pin	64-Pin	48-Pin	100-Pin	64-Pin	48-Pin
8-bit timer	TMCI4 (input)	P21				○	○	○
		P81				○	✕	✕
	TMRI4 (input)	P20				○	○	○
		P80				○	✕	✕
	TMO5 (output)	PE1				○	✕	✕
	TMCI5 (input)	PE0				○	✕	✕
	TMRI5 (input)	PD7				○	○	○
	TMO6 (output)	P21				○	○	○
		P24				○	✕	✕
		P27				○	✕	✕
		P32				○	✕	✕
		PD0				○	✕	✕
	TMCI6 (input)	P30				○	✕	✕
		PD4				○	○	✕
	TMRI6 (input)	P31				○	✕	✕
		P70				○	○	✕
		PD5				○	○	○
	TMO7 (output)	PA2				○	✕	✕
	TMCI7 (input)	PA4				○	✕	✕
	TMRI7 (input)	P94				○	○	○
		PA3				○	✕	✕
Compare match timer W	TOC0 (output)	PB6				○	○	○
	TIC0 (input)	PB5				○	○	○
	TOC1 (output)	PB3				○	○	○
	TIC1 (input)	PB2				○	○	○
	TOC2 (output)	PB1				○	○	○
	TIC2 (input)	PB0				○	○	○
	TOC3 (output)	P11				○	○	○
	TIC3 (input)	P00				○	○	○
		P10				○	✕	○
Comparator	COMP0 (output)	P00				○	○	○
		P24				○	✕	✕
	COMP1 (output)	P01				○	○	✕
		P23				○	✕	✕
	COMP2 (output)	P22				○	○	✕
	COMP3 (output)	P30				○	✕	✕
		P80				○	✕	✕
	COMP4 (output)	P20				○	○	○
		P81				○	✕	✕
	COMP5 (output)	P21				○	○	○
		P82				○	✕	✕
	CVREFC0 (input)	P53				○	○	○
	CVREFC1 (input)	P54				○	○	✕
	CMPC00 (input)	P40				○	○	○
	CMPC01 (input)	P40				○	○	○
	CMPC02 (input)	P52				○	○	○
	CMPC03 (input)	P60				○	✕	✕
	CMPC10 (input)	P41				○	○	○
	CMPC11 (input)	P41				○	○	○
	CMPC12 (input)	P53				○	○	○

Module/Function	Pin Function	Allocated Port	RX63T			RX26T		
			100-Pin	64-Pin	48-Pin	100-Pin	64-Pin	48-Pin
Comparator	CMPC13 (input)	P61				○	✕	✕
	CMPC20 (input)	P42				○	○	○
	CMPC21 (input)	P42				○	○	○
	CMPC22 (input)	P54				○	○	✕
	CMPC23 (input)	P63				○	✕	✕
	CMPC30 (input)	P44				○	○	○
	CMPC31 (input)	P44				○	○	○
	CMPC32 (input)	P55				○	✕	✕
	CMPC33 (input)	P64				○	○	✕
	CMPC40 (input)	P45				○	○	✕
	CMPC41 (input)	P45				○	○	✕
	CMPC42 (input)	P50				○	✕	✕
	CMPC43 (input)	P62				○	✕	○
	CMPC50 (input)	P46				○	○	✕
	CMPC51 (input)	P46				○	○	✕
	CMPC52 (input)	P51				○	✕	✕
	CMPC53 (input)	P65				○	○	✕

Table 2.35   Comparison of the P0n Pin Function Control Registers (P0nPFS)

Register	Bit	RX63T (n = 0 to 3)	RX26T(n = 0, 1)
P00PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00101b: CACREF	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9A 000011b: MTIOC9A# 000111b: CACREF 001001b: ADST1 001100b: RXD12/SMISO12/SSCL12/ RXDX12 011000b: GTIU 011101b: TIC3 011110b: COMP0 101100b: RXD009/SMISO009/ SSCL009
P01PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: CTS0#/RTS0#/SS0# 10001b: USB0_DRPD	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9C 000011b: MTIOC9C# 000111b: POE12# 001001b: ADST2 001100b: TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD 011000b: GTIW 011110b: COMP1 101100b: TXD009/TXDA009/ SMOSI009/SSDA009
P02PFS	—	P02 pin function control register	—
P03PFS	—	P03 pin function control register	—
P0nPFS	ISEL	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin.	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin. P00: IRQ2 (32/48/64/80/100-pin) P01: IRQ4 (64/80/100-pin)

Table 2.36   Comparison of the P1n Pin Function Control Registers (P1nPFS)

Register	Bit	RX63T (n = 0 to 4)	RX26T (n = 0, 1)
P10PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00010b: MTCLKD	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9B 000010b: MTCLKD 000011b: MTIOC9B# 000100b: MTCLKD# 000101b: TMRI3 000111b: POE12# 001010b: CTS6#/RTS6#/SS6# 010100b: GTIOC3A 010101b: GTETRGB 010110b: GTIOC3A# 010111b: GTETRGD 011000b: GTIV 011101b: TIC3 101100b: TXD009/TXDA009/ SMOSI009/SSDA009
P11PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00010b: MTCLKC	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3A 000010b: MTCLKC 000011b: MTIOC3A# 000100b: MTCLKC# 000101b: TMO3 000111b: POE9# 001000b: MTIOC9D 010100b: GTIOC3B 010101b: GTETRGA 010110b: GTIOC3B# 010111b: GTETRGC 011000b: GTCPPO0 011101b: TOC3 101100b: SCK009 101101b: SCK008 101110b: TXDB009
P12PFS	—	P12 pin function control register	—
P13PFS	—	P13 pin function control register	—
P14PFS	—	P14 pin function control register	—
P1nPFS	ISEL	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin.	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin. P10: IRQ0 (48/80/100-pin) P11: IRQ1 (48/64/80/100-pin)

Table 2.37   Comparison of the P2n Pin Function Control Registers (P2nPFS)

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 4, 7)

P20PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		
		00010b: MTCLKB
		
		01001b: ADTRG0#
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			000001b: MTIOC9C
			
			000010b: MTCLKB
			000011b: MTIOC9C#
			000100b: MTCLKB#
			000101b: TMRI4
			000110b: TMO2
			001001b: ADTRG0#
			001101b: RSPCKA
			001110b: RSPCK0
			011000b: GTIW
			011110b: COMP4
			101100b: CTS008#/RTS008#/
			            SS008#
			101101b: RXD008/SMISO008/
			            SSCL008
			101110b: DE008

P21PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		
		00010b: MTCLKA
		
		01001b: ADTRG1#
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			000001b: MTIOC9A
			000010b: MTCLKA
			000011b: MTIOC9A#
			000100b: MTCLKA#
			000101b: TMCI4
			000110b: TMO6
			001001b: ADTRG1#
			001100b: TXD12/SMOSI12/SSDA12/
			            TXDX12/SIOX12
			001101b: MOSIA
			001110b: MOSI0
			011000b: GTIU
			011110b: COMP5
			101100b: TXD008/TXDA008/
			            SMOSI008/SSDA008

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 4, 7)

P22PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		
		01001b: ADTRG#
		01010b: RXD0/SMISO0/SSCL0
		
		01101b: MISOA
		01110b: MISOB
		10000b: CRX1
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			000001b: MTIC5W
			000010b: MTCLKD
			000011b: MTIC5W#
			000100b: MTCLKD#
			000101b: TMRI2
			000110b: TMO4
			001000b: MTIOC9B
			001001b: ADTRG2#
			
			001100b: RXD12/SMISO12/
			          SSCL12/RXDX12
			001101b: MISOA
			001110b: MISO0
			010000b: CRX0
			011000b: GTIV
			011110b: COMP2
			101100b: RXD008/SMISO008/
			          SSCL008
			101101b: SCK008
			101110b: TXDB008

P23PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		
		00101b: CACREF
		
		01010b: TXD0/SMOSI0/SSDA0
		
		01101b: MOSIA
		01110b: MOSIB
		10000b: CTX1
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			000001b: MTIC5V
			000011b: MTIC5V#
			000101b: TMO2
			000111b: CACREF
			
			001100b: TXD12/SMOSI12/SSDA12/
			          TXDX12/SIOX12
			001101b: MOSIA
			001110b: MOSI0
			010000b: CTX0
			011110b: COMP1
			101100b: TXD008/TXDA008/
			          SMOSI008/SSDA008

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 4, 7)
P24PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: CTS0#/RTS0#/SS0# 01101b: RSPCKA 01110b: RSPCKB	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIC5U 000011b: MTIC5U# 000101b: TMCI2 000110b: TMO6 001101b: RSPCKA 001110b: RSPCK0 011110b: COMP0 101100b: CTS008#/RTS008#/ SS008# 101101b: SCK008 101110b: DE008
P25PFS	—	P25 pin function control register	—
P26PFS	—	P26 pin function control register	—
P27PFS	—	—	P27 pin function control register
P2nPFS	ISEL	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin.	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin. P20: IRQ7 (48/64/80/100-pin) P21: IRQ6 (48/64/80/100-pin) P22: IRQ10 (64/80/100-pin) P23: IRQ11 (100-pin) P24: IRQ4 (100-pin) P27: IRQ15 (80/100-pin)
	ASEL	—	Analog function select bit

Table 2.38   Comparison of the P3n Pin Function Control Registers (P3nPFS)

Register	Bit	RX63T (n = 0 to 5)	RX26T (n = 0 to 3, 6, 7)
P30PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC0B 00010b: MTCLKD 01010b: SCK0 01101b: SSLA0 01110b: SSLB0	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0B 000010b: MTCLKD 000011b: MTIOC0B# 000100b: MTCLKD# 000101b: TMCI6 001101b: SSLA0 001110b: SSL00 011000b: GTIV 011110b: COMP3 101100b: SCK008 101101b: CTS008#/RTS008# SS008# 101110b: DE008
P31PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC0A 00010b: MTCLKC 01101b: SSLA1 01110b: SSLB1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0A 000010b: MTCLKC 000011b: MTIOC0A# 000100b: MTCLKC# 000101b: TMRI6 001101b: SSLA1 001110b: SSL01 011000b: GTIU
P32PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC3C 00010b: MTCLKB 01101b: SSLA2 01110b: SSLB2	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3C 000010b: MTCLKB 000011b: MTIOC3C# 000100b: MTCLKB# 000101b: TMO6 001101b: SSLA2 001110b: SSL02 010100b: GTIOC3A 010101b: GTIOC7A 010110b: GTIOC3A# 010111b: GTIOC7A#

Register	Bit	RX63T (n = 0 to 5)	RX26T (n = 0 to 3, 6, 7)
P33PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC3A 00010b: MTCLKA 01101b: SSLA3 01110b: SSLB3	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3A 000010b: MTCLKA 000011b: MTIOC3A# 000100b: MTCLKA# 000101b: TMO0 001101b: SSLA3 001110b: SSL03 010100b: GTIOC3B 010101b: GTIOC7B 010110b: GTIOC3B# 010111b: GTIOC7B# 011000b: GTCPPO0
P34PFS	—	P34 pin function control register	—
P35PFS	—	P35 pin function control register	—
P36PFS	—	—	P36 pin function control register
P37PFS	—	—	P37 pin function control register
P3nPFS	ISEL	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin.	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin. P30: IRQ7 (80/100-pin) P31: IRQ6 (80/100-pin) P32: IRQ12 (100-pin) P33: IRQ13 (100-pin)

Table 2.39   Comparison of the P4n Pin Function Control Registers (P4nPFS)

Register	Bit	RX63T (n = 0 to 7)	RX26T (n = 0 to 7)
P4nPFS	ASEL	Analog function select bit 0: This pin is not used as an analog pin. 1: This pin is used as an analog pin.	Analog function select bit 0: This pin is not used as an analog pin. 1: This pin is used as an analog pin. • For products with 64-KB RAM P40: AN000, CMPC00, or CMPC01 (48/64/80/100-pin) P41: AN001, CMPC10, or CMPC11 (48/64/80/100-pin) P42: AN002, CMPC20, or CMPC21 (48/64/80/100-pin) P43: AN003 (48/64/80/100-pin) P44: AN100, CMPC30, or CMPC31 (48/64/80/100-pin) P45: AN101, CMPC40, or CMPC41 (64/80/100-pin) P46: AN102, CMPC50, or CMPC51 (64/80/100-pin) P47: AN103 (64/80/100-pin) • For products with 48-KB RAM P40: AN000, CMPC00, or CMPC13 (32/48/64-pin) P41: AN001 or CMPC10 (32/48/64-pin) P42: AN002 or CMPC20 (32/48/64-pin) P43: AN003, CMPC23, or CMPC50 (48/64-pin) P44: AN004 or CMPC01 (48/64-pin) P45: AN005 or CMPC11 (64-pin) P46: AN006 or CMPC21 (64-pin) P47: AN206 or CMPC03 (64-pin)

Table 2.40   Comparison of the P5n Pin Function Control Registers (P5nPFS)

Register	Bit	RX63T (n = 0 to 7)	RX26T (n = 0 to 5)
P5nPFS	ISEL	—	Interrupt input function select bit
	ASEL	Analog function select bit 0: This pin is not used as an analog pin. 1: This pin is used as an analog pin. P54: DA0 (144/120/112/100-pin) P55: DA1 (144/120/112/100-pin)	Analog function select bit 0: This pin is not used as an analog pin. 1: This pin is used as an analog pin. P50: AN204 or CMPC42 (80/100-pin) P51: AN205 or CMPC52 (80/100-pin) P52: AN200 or CMPC02 (48/64/80/100-pin) P53: AN201 or CMPC12 (32/48/64/80/100-pin) P54: AN202 or CMPC22 (64/80/100-pin) P55: AN203 or CMPC32 (80/100-pin)

Table 2.41   Comparison of the P6n Pin Function Control Registers (P6nPFS)

Register	Bit	RX63T(n = 0 to 5)	RX26T(n = 0 to 5)
P6nPFS	ISEL	—	Interrupt input function select bit
	ASEL	Analog function select bit 0: This pin is not used as an analog pin. 1: This pin is used as an analog pin.	Analog function select bit 0: This pin is not used as an analog pin. 1: This pin is used as an analog pin. • For products with 64-KB RAM P60: AN206 or CMPC03 (80/100-pin) P61: AN207 or CMPC13 (100-pin) P62: AN208 or CMPC43 (48/100-pin) P63: AN209 or CMPC23 (100-pin) P64: AN210, CMPC33, or DA0 (64/80/100-pin) P65: AN211, CMPC53, or DA1 (64/80/100-pin) • For products with 48-KB RAM P62: AN208 or CMPC51 (48-pin) P64: AN210, CMPC52, or DA0 (32/64-pin) P65: AN211, CMPC53, or DA1 (32/64-pin)

Table 2.42   Comparison of the P7n Pin Function Control Registers (P7nPFS)

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 6)
P70PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00111b: POE0# 01010b: CTS1#/RTS1#/SS1#	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0A 000010b: MTCLKC 000011b: MTIOC0A# 000100b: MTCLKC# 000101b: TMRI6 000111b: POE0# 001010b: SCK5 001101b: SSLA0 001110b: RSPCK0 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD 011000b: GTCPPO0 101100b: CTS009#/RTS009#/ SS009# 101110b: DE009

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 6)
P71PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC3B 00110b: GTIOC0A	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3B 000011b: MTIOC3B# 001110b: MISO0 010100b: GTIOC0A 010101b: GTIOC4A 010110b: GTIOC0A# 010111b: GTIOC4A# 011000b: GTOUUP
P72PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC4A 00110b: GTIOC1A	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC4A 000011b: MTIOC4A# 001110b: MOSI0 010100b: GTIOC1A 010101b: GTIOC5A 010110b: GTIOC1A# 010111b: GTIOC5A# 011000b: GTOVUP
P73PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC4B 00110b: GTIOC2A	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC4B 000011b: MTIOC4B# 001110b: SSL00 010100b: GTIOC2A 010101b: GTIOC6A 010110b: GTIOC2A# 010111b: GTIOC6A# 011000b: GTOWUP
P74PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC3D 00110b: GTIOC0B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3D 000011b: MTIOC3D# 001110b: SSL01 010100b: GTIOC0B 010101b: GTIOC4B 010110b: GTIOC0B# 010111b: GTIOC4B# 011000b: GTOULO

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 6)
P75PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC4C 00110b: GTIOC1B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC4C 000011b: MTIOC4C# 001110b: SSL02 010100b: GTIOC1B 010101b: GTIOC5B 010110b: GTIOC1B# 010111b: GTIOC5B# 011000b: GTOVLO
P76PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC4D 00110b: GTIOC2B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC4D 000011b: MTIOC4D# 001110b: SSL03 010100b: GTIOC2B 010101b: GTIOC6B 010110b: GTIOC2B# 010111b: GTIOC6B# 011000b: GTOWLO
P7nPFS	—	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin.	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin. P70: IRQ5 (64/80/100-pin)

Table 2.43 Comparison of the P8n Pin Function Control Registers (P8nPFS)

Register	Bit	RX63T (n = 0 to 2)	RX26T (n = 0 to 2)
P80PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIC5W 01100b: RXD12/SMISO12/SSCL12/ RXDX12	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIC5W 000011b: MTIC5W# 000101b: TMRI4 001010b: RXD6/SMISO6/SSCL6 001100b: RXD12/SMISO12/SSCL12/ RXDX12 011110b: COMP3
P81PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIC5V 01100b: TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIC5V 000011b: MTIC5V# 000101b: TMCI4 001010b: TXD6/SMOSI6/SSDA6 001100b: TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12 011110b: COMP4
P82PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIC5U 01100b: SCK12	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIC5U 000011b: MTIC5U# 000101b: TMO4 001010b: SCK6 001100b: SCK12 011110b: COMP5
P8nPFS	ISEL	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin.	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin. P80: IRQ5 (100-pin) P82: IRQ3 (100-pin)

Table 2.44   Comparison of the P9n Pin Function Control Registers (P9nPFS)

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 6)
P90PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC7D 00110b: GTIOC6B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC7D 000011b: MTIOC7D# 001010b: TXD5/SMOSI5/SSDA5 001110b: SSL01 010100b: GTIOC6B 010110b: GTIOC6B# 011000b: GTOWLO
P91PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC7C 00110b: GTIOC5B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC7C 000011b: MTIOC7C# 001010b: RXD5/SMISO5/SSCL5 001110b: RSPCK0 010100b: GTIOC5B 010110b: GTIOC5B# 011000b: GTOVLO
P92PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC6D 00110b: GTIOC4B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC6D 000010b: MTIOC6C 000011b: MTIOC6D# 000100b: MTIOC6C# 000101b: TMO2 001101b: SSLA3 001110b: MISO0 010000b: CTX0 010100b: GTIOC4B 010101b: GTIOC7B 010110b: GTIOC4B# 010111b: GTIOC7B# 011000b: GTOULO 101100b: SCK009 101101b: TXD011/TXDA011/ SMOSI011/SSDA011 101110b: TXDB009 110011b: SSL03

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 6)

P93PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		00001b: MTIOC7B
		
		00110b: GTIOC6A
		
		01010b: CTS2#/RTS2#/SS2#
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			000001b: MTIOC7B
			000010b: MTIOC6A
			000011b: MTIOC7B#
			000100b: MTIOC6A#
			000101b: TMO4
			
			001001b: ADTRG0#
			
			001101b: SSLA2
			001110b: MOSI0
			010000b: CRX0
			010100b: GTIOC6A
			010110b: GTIOC6A#
			011000b: GTOWUP
			101100b: TXD009/TXDA009/
			          SMOSI009/SSDA009
			101101b: RXD011/SMISO011/
			          SSCL011
			110011b: SSL02

P94PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC7A 00110b: GTIOC5A 01010b: CTS1#/RTS1#/SS1#	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC7A 000010b: MTIOC2A 000011b: MTIOC7A# 000100b: MTIOC2A# 000101b: TMRI7 001101b: SSLA0 001110b: SSL00 010100b: GTIOC5A 010101b: GTADSM0 010110b: GTIOC5A# 011000b: GTOVUP 101100b: TXD009/TXDA009/ SMOSI009/SSDA009 101101b: SCK008 101110b: TXDB008 110011b: SSL00

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 6)
P95PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC6B 00110b: GTIOC4A 01010b: TXD1/SMOSI1/SSDA1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC6B 000010b: MTIOC1A 000011b: MTIOC6B# 000100b: MTIOC1A# 000101b: TMCI3 001001b: ADTRG1# 001010b: RXD6/SMISO6/SSCL6 001101b: MISOA 001110b: SSL02 010100b: GTIOC4A 010101b: GTIOC7A 010110b: GTIOC4A# 010111b: GTIOC7A# 011000b: GTOUUP 101101b: RXD008/SMISO008/ SSCL008 110011b: MISO0
P96PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00111b: POE4# 01010b: RXD1/SMOSI1/SSCL1	Pin function select bits b5 b0 000000b: Hi-Z 000011b: POE4# 001110b: SSL03 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD 011000b: GTCPPO4 101100b: CTS008#/RTS008#/ SS008# 101110b: DE008 110011b: RSPCK0

P9nPFS	ISEL	Interrupt input function select bit
		
		0: This pin is not used as an IRQn
		   input pin.
		1: This pin is used as an IRQn input
		   pin.
			Interrupt input function select bit
			
			0: This pin is not used as an IRQn
			   input pin.
			1: This pin is used as an IRQn input
			   pin.
			P93: IRQ14 (48/64/80/100-pin)
			P95: IRQ1 (48/64/80/100-pin)
			P96: IRQ4 (64/80/100-pin)

Table 2.45   Comparison of the PAn Pin Function Control Registers (PAnPFS)

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 5)
PA0PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC6C 01010b: SCK2 01101b: SSLA3 01110b: SSLB3	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC6C 000011b: MTIOC6C# 000101b: TMO2 001101b: SSLA3 001110b: SSL03 010000b: CTX0 101100b: SCK009 101101b: TXD011/TXDA011/ SMOSI011/SSDA011 101110b: TXDB009

PA1PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		00001b: MTIOC6A
		
		01010b: TXD2/SMOSI2/SSDA2
		01101b: SSLA2
		01110b: SSLB2
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			000001b: MTIOC6A
			000011b: MTIOC6A#
			000101b: TMO4
			001001b: ADTRG0#
			
			001101b: SSLA2
			001110b: SSL02
			010000b: CRX0
			011000b: GTCPPO4
			101100b: TXD009/TXDA009/
			         SMOSI009/SSDA009
			101101b: RXD011/SMISO011/
			         SSCL011

PA2PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC2B 01010b: RXD2/MISO2/SSCL2 01101b: SSLA1 01110b: SSLB1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC2B 000011b: MTIOC2B# 000101b: TMO7 001010b: CTS6#/RTS6#/SS6# 001101b: SSLA1 001110b: SSL01 010100b: GTADSM1 101101b: RXD009/SMISO009/ SSCL009

Register	Bit	RX63T (n = 0 to 6)	RX26T (n = 0 to 5)
PA3PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC2A 01010b: SCK0 01101b: SSLA0 01110b: SSLB0	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC2A 000011b: MTIOC2A# 000101b: TMRI7 001101b: SSLA0 001110b: SSL00 010100b: GTADSM0 101100b: TXD009/TXDA009/ SMOSI009/SSDA009 101101b: SCK008 101110b: TXDB008
PA4PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC1B 01001b: ADTRG0# 01010b: TXD0/SMOSI0/SSDA0 01101b: RSPCKA 01110b: RSPCKB	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC1B 000011b: MTIOC1B# 000101b: TMCI7 001001b: ADTRG0# 001010b: SCK6 001101b: RSPCKA 001110b: RSPCK0 101101b: TXD008/TXDA008/ SMOSI008/SSDA008
PA5PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC1A 01001b: ADTRG1# 01010b: RXD0/SMISO0/SSCL0 01101b: MISOA 01110b: MISOB	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC1A 000011b: MTIOC1A# 000101b: TMCI3 001001b: ADTRG1# 001010b: RXD6/SMISO6/SSCL6 001101b: MISOA 001110b: MISO0 101101b: RXD008/SMISO008/ SSCL008
PA6PFS	—	PA6 pin function control register	—
PAnPFS	ISEL	—	Interrupt input function select bit

Table 2.46   Comparison of the PBn Pin Function Control Registers (PBnPFS)

Register	Bit	RX63T (n = 0 to 7)	RX26T (n = 0 to 7)

PB0PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		00001b: MTIOC0D
		
		01101b: MOSIA
		01110b: MOSIB
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			000001b: MTIOC0D
			000011b: MTIOC0D#
			000101b: TMO0
			001001b: ADTRG2#
			001010b: TXD6/SMOSI6/SSDA6
			001101b: MOSIA
			001110b: MOSI0
			011101b: TIC2
			101100b: TXD008/TXDA008/
			                SMOSI008/SSDA008
			101101b: CTS011#/RTS011#/
			                SS011#
			101110b: DE011

PB1PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC0C 01010b: RXD0/SMISO0/SSCL0 01111b: SCL0	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0C 000011b: MTIOC0C# 000101b: TMCI0 001001b: ADSM1 001010b: RXD6/SMISO6/SSCL6 001111b: SCL0 010100b: GTADSM1 010101b: GTIOC7B 010111b: GTIOC7B# 011000b: GTIW 011101b: TOC2 110010b: SCL00
PB2PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC0B 01010b: TXD0/SMOSI0/SSDA0 01111b: SDA0	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0B 000011b: MTIOC0B# 000101b: TMRI0 001001b: ADSM0 001010b: TXD6/SMOSI6/SSDA6 001111b: SDA0 010100b: GTADSM0 010101b: GTIOC7A 010111b: GTIOC7A# 011000b: GTIV 011101b: TIC1 110010b: SDA00

Register	Bit	RX63T (n = 0 to 7)	RX26T (n = 0 to 7)

PB3PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		00001b: MTIOC0A
		
		00101b: CACREF
		01010b: SCK0
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			000001b: MTIOC0A
			000011b: MTIOC0A#
			000111b: CACREF
			001010b: SCK6
			001100b: TXD12/SMOSI12/
			          SSDA12/TXDX12/SIOX12
			001101b: RSPCKA
			010000b: CTX0
			011000b: GTIU
			011101b: TOC1
			101100b: CTS009#/RTS009#/
			          SS009#
			101110b: DE009

PB4PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		00110b: GTETRG0
		00111b: POE8#
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			
			000111b: POE8#
			001010b: CTS5#/RTS5#/SS5#
			001100b: RXD12/SMISO12/
			          SSCL12/RXDX12
			001101b: MISOA
			001110b: SSL01
			010000b: CRX0
			010100b: GTETRGA
			010101b: GTETRGB
			010110b: GTETRGC
			010111b: GTETRGD
			011000b: GTCPPO0
			101100b: CTS011#/RTS011#/
			          SS011#
			101101b: SCK011
			101110b: TXDB011

Register	Bit	RX63T (n = 0 to 7)	RX26T (n = 0 to 7)

PB5PFS	PSEL[4:0] (RX63T)
	PSEL[5:0] (RX26T)
		Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		
		01100b: TXD12/SMOSI12/SSDA12/
		      TXDX12/SIOX12
		
		10000b: CTX1
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			001010b: TXD5/SMOSI5/SSDA5
			001100b: TXD12/SMOSI12/SSDA12/
			      TXDX12/SIOX12
			001110b: RSPCK0
			010000b: CTX0
			010100b: GTIOC2B
			010101b: GTIOC3B
			010110b: GTIOC2B#
			010111b: GTIOC3B#
			011101b: TIC0
			101101b: TXD011/TXDA011/
			      SMOSI011/SSDA011

PB6PFS	PSEL[4:0] (RX63T)
	PSEL[5:0] (RX26T)
		Pin function select bits
		
		b4 b0
		00000b: Hi-Z
		
		01100b: RXD12/SMISO12/
		      SSCL12/RXDX12
		
		10000b: CRX1
			Pin function select bits
			
			b5 b0
			000000b: Hi-Z
			001010b: RXD5/SMISO5/SSCL5
			001100b: RXD12/SMISO12/
			      SSCL12/RXDX12
			001110b: MISO0
			010000b: CRX0
			010100b: GTIOC2A
			010101b: GTIOC3A
			010110b: GTIOC2A#
			010111b: GTIOC3A#
			
			011101b: TOC0
			101101b: RXD011/SMISO011/
			      SSCL011

PB7PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 01100b: SCK12	Pin function select bits b5 b0 000000b: Hi-Z 001010b: SCK5 001100b: SCK12 001110b: SSL03 010100b: GTIOC1B 010110b: GTIOC1B# 101101b: SCK011 101110b: TXDB011

Register	Bit	RX63T (n = 0 to 7)	RX26T (n = 0 to 7)
PBnPFS	ISEL	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin.	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin. PB0: IRQ8 (48/64/80/100-pin) PB1: IRQ4 (32/48/64/80/100-pin) PB3: IRQ9 (32/48/64/80/100-pin) PB4: IRQ3 (48/64/80/100-pin) PB6: IRQ2 (48/64/80/100-pin)

Table 2.47   Comparison of the PCn Pin Function Control Registers (PCnPFS)

Register	Bit	RX63T (n = 0 to 5)	RX26T
PCnPFS	—	PCn pin function control register	—

Table 2.48   Comparison of the PDn Pin Function Control Registers (PDnPFS)

Register	Bit	RX63T (n = 0 to 7)	RX26T (n = 0 to 7)
PD0PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC3B 01101b: RSPCKA 01110b: RSPCKB	Pin function select bits b5 b0 000001b: Hi-Z 000101b: TMO6 001101b: RSPCKA 001110b: RSPCK0 010100b: GTIOC3B 010101b: GTIOC1A 010110b: GTIOC3B# 010111b: GTIOC1A# 101101b: TXD008/TXDA008/ 　　　　SMOSI008/SSDA008
PD1PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC3A 01101b: MISOA 01110b: MISOB 10001b: USB0_EXICEN	Pin function select bits b5 b0 000001b: Hi-Z 000101b: TMO2 001101b: MISOA 001110b: MISO0 010100b: GTIOC3A 010101b: GTIOC0B 010110b: GTIOC3A# 010111b: GTIOC0B# 101101b: RXD008/SMISO008/ 　　　　SSCL008
PD2PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC2B 01101b: MOSIA 01110b: MOSIB 10001b: USB0_ID	Pin function select bits b5 b0 000001b: Hi-Z 000101b: TMCI1 000110b: TMO4 001010b: SCK5 001101b: MOSIA 001110b: MOSI0 010100b: GTIOC2B 010101b: GTIOC0A 010110b: GTIOC2B# 010111b: GTIOC0A# 101101b: SCK008 101110b: TXDB008

Register	Bit	RX63T (n = 0 to 7)	RX26T (n = 0 to 7)
PD3PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC2A 01010b: TXD1/SMOSI1/SSDA1	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMO0 001010b: TXD1/SMOSI1/SSDA1 001110b: MOSI0 010100b: GTIOC2A 010101b: GTETRGC 010110b: GTIOC2A# 010111b: GTIOC7B 101101b: TXD011/TXDA011/ SMOSI011/SSDA011
PD4PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC1B 01010b: SCK1	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMCI0 000110b: TMCI6 001010b: SCK1 001100b: TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12 001110b: SSL02 010100b: GTIOC1B 010101b: GTETRGB 010110b: GTIOC1B# 101101b: SCK011 101110b: TXDB011
PD5PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC1A 01010b: RXD1/SMISO1/SSCL1	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMRI0 000110b: TMRI6 001010b: RXD1/SMISO1/SSCL1 001110b: SSL00 010100b: GTIOC1A 010101b: GTETRGA 010110b: GTIOC1A# 010111b: GTIOC7A 101101b: RXD011/SMISO011/ SSCL011

Register	Bit	RX63T (n = 0 to 7)	RX26T (n = 0 to 7)
PD6PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC0B 01101b: SSLA0 01110b: SSLB0	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9C 000011b: MTIOC9C# 000101b: TMO1 001001b: ADST0 001010b: CTS1#/RTS1#/SS1# 001100b: RXD12/SMISO12/ 　　　　　SSCL12/RXDX12 001101b: SSLA0 001110b: SSL00 010100b: GTIOC0B 010101b: GTIOC3B 010110b: GTIOC0B# 010111b: GTIOC3B# 011000b: GTIW 101101b: CTS011#/RTS011#/ 　　　　　SS011# 101110b: DE011
PD7PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC0A 01010b: CTS0#/RTS0#/SS0# 01101b: SSLA1 01110b: SSLB1 10000b: CTX1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9A 000011b: MTIOC9A# 000101b: TMRI1 000110b: TMRI5 001010b: TXD5/SMOSI5/SSDA5 001101b: SSLA1 001110b: SSL01 010000b: CTX0 010100b: GTIOC0A 010101b: GTIOC3A 010110b: GTIOC0A# 010111b: GTIOC3A# 011000b: GTIU 101100b: SCK009 101101b: TXD008/TXDA008/ 　　　　　SMOSI008/SSDA008 101110b: TXDB009
PDnPFS	ISEL	Interrupt input function select bit 0: This pin is not used as an IRQn 　input pin. 1: This pin is used as an IRQn input 　pin.	Interrupt input function select bit 0: This pin is not used as an IRQn 　input pin. 1: This pin is used as an IRQn input 　pin. PD4: IRQ2 (64/80/100-pin) PD5: IRQ6 (32/48/64/80/100-pin) PD6: IRQ5 (64/80/100-pin) PD7: IRQ8 (32/48/64/80/100-pin)

Table 2.49   Comparison of the PEn Pin Function Control Registers (PEnPFS)

Register	Bit	RX63T (n = 0 to 5)	RX26T (n = 0 to 5)
PE0PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 01101b: SSLA2 01110b: SSLB2 10000b: CTX1 10001b: USB0_OVRCURB	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9B 000011b: MTIOC9B# 000101b: TMCI1 000110b: TMCI5 001010b: RXD5/SMISO5/SSCL5 001101b: SSLA2 001110b: SSL02 010000b: CRX0 011000b: GTIV
PE1PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 01100b: CTS12#/RTS12#/SS12# 01101b: SSLA3 01110b: SSLB3 10001b: USB0_OVRCURA	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9D 000011b: MTIOC9D# 000101b: TMO5 001010b: CTS5#/RTS5#/SS5# 001100b: CTS12#/RTS12#/SS12# 001101b: SSLA3 001110b: SSL03
PE2PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Interrupt input function select bit b4 b0 00000b: Hi-Z 00111b: POE10#	Interrupt input function select bit b5 b0 000000b: Hi-Z 000111b: POE10#
PE3PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00010b: MTICLKD 00111b: POE11#	Pin function select bits b5 b0 000000b: Hi-Z 000010b: MTCLKD 000100b: MTCLKD# 000111b: POE11# 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD 101100b: CTS009#/RTS009#/ SS009# 101110b: DE009

Register	Bit	RX63T (n = 0 to 5)	RX26T (n = 0 to 5)
PE4PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 00010b: MTICLKC 00111b: POE10#	Pin function select bits b5 b0 000000b: Hi-Z 000010b: MTICLKC 000100b: MTCLKC# 000111b: POE10# 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD 101100b: SCK009 101110b: TXDB009
PE5PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX26T)	Pin function select bits b4 b0 00000b: Hi-Z 10001b: USB0_VBUS	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9D 000011b: MTIOC9D# 001001b: ADST0 010100b: GTIOC3A 010101b: GTETRGB 010110b: GTIOC3A# 010111b: GTETRGD 101100b: SCK009 101100b: CTS009#/RTS009#/ SS009# 101110b: TXDB009
PEnPFS	ISEL	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin.	Interrupt input function select bit 0: This pin is not used as an IRQn input pin. 1: This pin is used as an IRQn input pin. PE0: IRQ7 (100-pin) PE1: IRQ15 (100-pin) PE2: IRQ0 (32/48/64/80/100-pin) PE3: IRQ2 (80/100-pin) PE4: IRQ1 (80/100-pin) PE5: IRQ0 (100-pin)

Table 2.50   Comparison of the PFn Pin Function Control Registers (PFnPFS)

Register	Bit	RX63T (n=2,3)	RX26T
PFnPFS	—	PFn pin function control register	—

Table 2.51   Comparison of the PGn Pin Function Control Registers (PGnPFS)

Register	Bit	RX63T (n=0~6)	RX26T
PGnPFS	—	PGn pin function control register	—

Table 2.52   Comparison of the PN7 Pin Function Control Registers (PN7PFS)

Register	Bit	RX63T	RX26T
PN7PFS	—	—	PN7 pin function control register

Table 2.53   Comparison of the Registers for the Multi-Function Pin Controller

Register	Bit	RX63T	RX26T
UDPUPEPFS	—	USB0_DPUPE pin function control register	—
PFCSE	—	CS output enable register	—
PFCSS0	—	CS output pin select register 0	—
PFAOE0	—	Address output enable register 0	—
PFAOE1	—	Address output enable register 1	—
PFBCR0	—	External bus control register 0	—
PFBCR1	—	External bus control register 1	—
PFUSB0	—	USB0 control register	—

2.18 Multi-Function Timer Pulse Unit 3

Table 2.54 is Comparative Overview of Multi-Function Timer Pulse Unit 3, and Table 2.55 is Comparison of Multi-Function Timer Pulse Unit 3 Registers.

Table 2.54   Comparative Overview of Multi-Function Timer Pulse Unit 3

Item	RX63T (MTU3)	RX26T (MTU3d)
Pulse input/ output	[For the 144/120/112/100-pin version] 24 lines, max. [For the 64/48-pin version] 24 lines, max. (A maximum of 16 lines can be used concurrently.)	28 lines, max.
Pulse input	3 lines	3 lines
Count clocks	6 to 8 clocks for each channel (4 for channel 5)	11 clocks for each channel (14 for MTU0 and MTU9, 12 for MTU2, 10 for MTU5, and 4 for MTU1 and MTU2 (when LWA = 1))
Operating frequency	8 to 100 MHz	Up to 120 MHz
Available operations	[MTU0 to MTU4, MTU6, and MTU7] • Waveform output at compare match • Input capture function • Counter clear operation • Simultaneous writing to multiple timer counters (TCNT) • Simultaneous clearing by compare match or input capture • Simultaneous register input/output by synchronous counter operation [For the 144/120/112/100-pin version] • Up to 12-phase PWM output in combination with synchronous operation [For the 64/48-pin version] • Up to 8-phase PWM output in combination with synchronous operation	[MTU0 to MTU4, MTU6, MTU7, MTU9] • Waveform output at compare match • Input capture function (noise filter setting function) • Counter clear operation • Simultaneous writing to multiple timer counters (TCNT) • Simultaneous clearing by compare match or input capture • Simultaneous register input/output by synchronous counter operation • Up to 14-phase PWM output in combination with synchronous operation
	[MTU0, MTU3, MTU4, MTU6, MTU7] • Ability to specify buffer operation	[MTU0, MTU3, MTU4, MTU6, MTU7, MTU9] • Ability to specify buffer operation
	[MTU1, MTU2] • Phase counting mode can be set separately. • Cascade connection operation	[MTU1, MTU2] • Independent specification of phase counting mode • Ability to specify 32-bit phase counting mode linked to MTU1 or MTU2 (when TMDR3.LWA = 1) • Cascade connection operation

Item	RX63T (MTU3)	RX26T (MTU3d)
Available operations	[MTU3, MTU4, MTU6, MTU7] • Ability to produce 6-phase waveform output, comprising three phases each of positive and negative output (six phases in total), in complementary PWM or reset PWM mode, through linked operation of MTU3 or MTU4 and MTU6 or MTU7 • In complementary PWM mode, ability to transfer data from the buffer register to a temporary register at peaks or troughs of the timer counter or when writes to the buffer register (MTU4.TGRD or MTU7.TGRD) occur • Ability to specify double buffer function in complementary PWM mode	[MTU3, MTU4, MTU6, MTU7] • Ability to produce 12-phase waveform output, comprising six phases each of positive and negative output, in complementary PWM or reset PWM mode, through linked operation of MTU3 or MTU4 and MTU6 or MTU7 • In complementary PWM mode, ability to transfer data from the buffer register to a temporary register at peaks or troughs of the timer counter or when writes to the buffer register (MTU4.TGRD or MTU7.TGRD) occur • Ability to specify double buffer function in complementary PWM mode
	[MTU3, MTU4] • Through linked operation with MTU0, ability to specify the AC synchronous motor (brushless DC motor) drive mode using complementary PWM or reset PWM and to select two types (chopping or level) of waveform output	[MTU3, MTU4] • Through linked operation with MTU0, ability to specify the AC synchronous motor (brushless DC motor) drive mode using complementary PWM or reset PWM and to select two types (chopping or level) of waveform output
	[MTU5] • Can be used as a dead time compensation counter.	[MTU5] • Can be used as a dead time compensation counter.
	—	[MTU6, MTU7] • Through linked operation with MTU9, ability to specify the AC synchronous motor (brushless DC motor) drive mode using complementary PWM or reset PWM and to select two types (chopping or level) of waveform output
Interrupt skipping function	Ability to skip interrupts at counter peak or trough and A/D conversion start triggers in complementary PWM mode	Ability to skip interrupts at counter peak or trough and A/D conversion start triggers in complementary PWM mode
Interrupt sources	38 sources	45 sources
Buffer operation	Automatic transfer of register data (transfer from buffer register to timer register)	Automatic transfer of register data (transfer from buffer register to timer register)
Trigger generation	• Ability to generate A/D conversion start trigger • Ability to start A/D conversion at user-specified timing using A/D conversion start request delaying function Ability to synchronize operation with PWM output	• Ability to generate A/D conversion start trigger • Ability to start A/D conversion at user-specified timing using A/D conversion start request delaying function Ability to synchronize operation with PWM output
Low power consumption function	Ability to specify module stop state	Ability to specify module stop state

Table 2.55   Comparison of Multi-Function Timer Pulse Unit 3 Registers

Register	Bit	RX63T (MTU3)	RX26T (MTU3d)
TCR2	—	—	Timer control register 2
TMDR1	BFE	Buffer operation E bit 0: MTU0.TGRE and MTU0.TGRF are in normal operation 1: MTU0.TGRE and MTU0.TGRF are in buffer operation	Buffer operation E bit 0: MTU0.TGRE and MTU0.TGRF, and MTU9.TGRE and MTU9.TGRF are in normal operation 1: MTU0.TGRE and MTU0.TGRF, and MTU9.TGRE and MTU9.TGRF are in buffer operation
TMDR3	—	—	Timer mode register 3

MTU0, TIORH	IOA[3:0]	I/O control A bits
		
		b3 b0
		0 0 0 0: Output prohibited
		0 0 0 1: Initial output is Low
		     Low output upon compare match
		0 0 1 0: Initial output is Low
		     High output upon compare match
		0 0 1 1: Initial output is Low
		     Toggle output upon compare match
		0 1 0 0: Output prohibited
		0 1 0 1: Initial output is High
		     Low output upon compare match
		0 1 1 0: Initial output is High
		     High output upon compare match
		0 1 1 1: Initial output is High
		     Toggle output upon compare match
		1 0 0 0: Input capture at rising edge
		1 0 0 1: Input capture at falling edge
		1 1 0 x: Input capture at both edges
		1 1 x x: Capture input source is the clock source for counting in MTU1.
		     Input capture on counting up or down by MTU1.TCNT.
			I/O control A bits
			
			b3 b0
			0 0 0 0: Output prohibited
			0 0 0 1: Initial output is Low
			     Low output upon compare match
			0 0 1 0: Initial output is Low
			     High output upon compare match
			0 0 1 1: Initial output is Low
			     Toggle output upon compare match
			0 1 0 0: Output prohibited
			0 1 0 1: Initial output is High
			     Low output upon compare match
			0 1 1 0: Initial output is High
			     High output upon compare match
			0 1 1 1: Initial output is High
			     Toggle output upon compare match
			1 0 0 0: Input capture at rising edge
			1 0 0 1: Input capture at falling edge
			1 1 0 x: Input capture at both edges
			1 1 0 x: Capture input source is the clock source for counting in MTU1.
			     Input capture on counting up or down by MTU1.TCNT (LWA = 0) or MTU1.TCNTLW (LWA = 1).

MTU9, TIORH	IOA[3:0]	—	I/O control A bits

Register	Bit	RX63T (MTU3)	RX26T (MTU3d)

MTU1, TIOR	IOB[3:0]	I/O control B bits
		
		b3 b0
		0 0 0 0: Output prohibited
		0 0 0 1: Initial output is Low
		         Low output upon compare match
		0 0 1 0: Initial output is Low
		         High output upon compare match
		0 0 1 1: Initial output is Low
		         Toggle output upon compare match
		0 1 0 0: Output prohibited
		0 1 0 1: Initial output is High
		         Low output upon compare match
		0 1 1 0: Initial output is High
		         High output upon compare match
		0 1 1 1: Initial output is High
		         Toggle output upon compare match
		1 0 0 0: Input capture at rising edge
		1 0 0 1: Input capture at falling edge
		1 1 0 x: Input capture at both edges
		1 1 x x: Input capture upon compare match or input capture of MTU0.TGRC
			I/O control B bits
			
			b3 b0
			0 0 0 0: Output prohibited
			0 0 0 1: Initial output is Low
			         Low output upon compare match
			0 0 1 0: Initial output is Low
			         High output upon compare match
			0 0 1 1: Initial output is Low
			         Toggle output upon compare match
			0 1 0 0: Output prohibited
			0 1 0 1: Initial output is High
			         Low output upon compare match
			0 1 1 0: Initial output is High
			         High output upon compare match
			0 1 1 1: Initial output is High
			         Toggle output upon compare match
			1 0 0 0: Input capture at rising edge
			1 0 0 1: Input capture at falling edge
			1 1 0 x: Input capture at both edges
			1 1 0 x: Input capture upon compare match or input capture of MTU0.TGRC

MTU9, TIORH	IOB[3:0]	—	I/O control B bits
MTU9, TIORL	IOC[3:0]	—	I/O control C bits
MTU9, TIORL	IOD[3:0]	—	I/O control D bits

Register	Bit	RX63T (MTU3)	RX26T (MTU3d)
TIORU, TIORV, and TIORW (MTU5)	IOC[4:0]	I/O control C bits 0 0 0 0 0: Compare match 0 0 0 0 1: Setting prohibited 0 0 0 1 x: Setting prohibited 0 0 1 x x: Setting prohibited 0 1 x x: Setting prohibited 1 0 0 0 0: Setting prohibited 1 0 0 0 1: Input capture at rising edge 1 0 0 1 0: Input capture at falling edge 1 0 0 1 1: Input capture at both edges 1 0 1 x x: Setting prohibited 1 1 0 0 1: Setting prohibited 1 1 0 0 1: Input capture at trough of complementary PWM mode for Low pulse measurement of external input signal 1 1 0 1 0: Input capture at peak of complementary PWM mode for Low pulse measurement of external input signal 1 1 0 1 1: Input capture at peak and trough of complementary PWM mode for Low pulse measurement of external input signal 1 1 1 0 0: Setting prohibited 1 1 1 0 1: Input capture at trough of complementary PWM mode for High pulse measurement of external input signal 1 1 1 1 0: Input capture at peak of complementary PWM mode for High pulse measurement of external input signal 1 1 1 1 1: Input capture at peak and trough of complementary PWM mode for High pulse measurement of external input signal	I/O control C bits 0 0 0 0 0: No function 0 0 0 0 1: Setting prohibited 0 0 0 1 x: Setting prohibited 0 0 1 x x: Setting prohibited 0 1 x x: Setting prohibited 1 0 0 0 0: Setting prohibited 1 0 0 0 1: Input capture at rising edge 1 0 0 1 0: Input capture at falling edge 1 0 0 1 1: Input capture at both edges 1 0 1 x x: Setting prohibited 1 1 0 0 1: Setting prohibited 1 1 0 0 1: Input capture at trough of complementary PWM mode for Low pulse measurement of external input signal 1 1 0 1 0: Input capture at peak of complementary PWM mode for Low pulse measurement of external input signal 1 1 0 1 1: Input capture at peak and trough of complementary PWM mode for Low pulse measurement of external input signal 1 1 1 0 0: Setting prohibited 1 1 1 0 1: Input capture at trough of complementary PWM mode for High pulse measurement of external input signal 1 1 1 1 0: Input capture at peak of complementary PWM mode for High pulse measurement of external input signal 1 1 1 1 1: Input capture at peak and trough of complementary PWM mode for High pulse measurement of external input signal
TSR	TGFA	Input capture/output compare flag A	—
	TGFB	Input capture/output compare flag B	—
	TGFC	Input capture/output compare flag C	—
	TGFD	Input capture/output compare flag D	—
	TCFV	Overflow flag	—
	TCFU	Underflow flag	—
TSR (MTU5)	—	Timer status register (MTU5)	—

Register	Bit	RX63T (MTU3)	RX26T (MTU3d)
TSR2	—	Timer status register (MTU6)	—
TBTM	TTSE	Timing select E bit 0: Transfer from MTU0.TGRF to MTU0.TGRE is made upon compare match E of MTU0 1: Transfer from MTU0.TGRF to MTU0.TGRE is made when MTU0.TCNT is cleared	Timing select E bit 0: Transfer from MTU0.TGRF to MTU0.TGRE or from MTU9.TGRF to MTU9.TGRE is made upon compare match E of MTU0 or MTU9. 1: Transfer from MTU0.TGRF to MTU0.TGRE or from MTU9.TGRF to MTU9.TGRE is made when MTU0.TCNT or MTU9.TCNT is cleared.
TCNTLW	—	—	Timer longword counter
TGRmLW	—	—	Timer longword general register m (m = A, B)
TSTR (RX63T) TSTRA/ TSTRB/ TSTR (RX26T)	CST9	—	Counter start 9 bit
TSYR (RX63T) TSYRA/ TSYRB (RX26T)	SYNC9	—	Timer synchronous 9 bit
TCSYSTR	SCH9	—	Synchronous start 9 bit
TGCRB	—	—	Timer gate control register B
NFCRn	—	—	Noise filter control register n (n = 0 to 4, 6, 7, 9, C)
NFCR5	—	—	Noise filter control register 5
TADSTRGR0	—	—	A/D conversion start request select register 0
TADSTRGR1	—	—	A/D conversion start request select register 1

2.19 Port Output Enable 3

Table 2.56 is Comparative Overview of Port Output Enable 3, and Table 2.57 is Comparison of Port Output Enable 3 Registers.

Table 2.56   Comparative Overview of Port Output Enable 3

Item	RX63T (POE3)	RX26T (POE3D)
Pin status while output is disabled	• High-impedance • General I/O port	• High-impedance • General I/O port
Target pins for output stop control	• MTU output pins — MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D) — MTU3 pins (MTIOC3B, MTIOC3D) — MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D) — MTU6 pins (MTIOC6B, MTIOC6D) — MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D) • GPT output pins — GPT0 pins (GTIOC0A, GTIOC0B) — GPT1 pins (GTIOC1A, GTIOC1B) — GPT2 pins (GTIOC2A, GTIOC2B) — GPT4 pins (GTIOC4A, GTIOC4B) — GPT5 pins (GTIOC5A, GTIOC5B) — GPT6 pins (GTIOC6A, GTIOC6B)	• MTU output pins — MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D) — MTU3 pins (MTIOC3B, MTIOC3D) — MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D) — MTU6 pins (MTIOC6B, MTIOC6D) — MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D) — MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D) • GPTW output pins — GPTW0 pins (GTIOC0A, GTIOC0B) — GPTW1 pins (GTIOC1A, GTIOC1B) — GPTW2 pins (GTIOC2A, GTIOC2B) — GPTW3 pins (GTIOC3A, GTIOC3B) — GPTW4 pins (GTIOC4A, GTIOC4B) — GPTW5 pins (GTIOC5A, GTIOC5B) — GPTW6 pins (GTIOC6A, GTIOC6B) — GPTW7 pins (GTIOC7A, GTIOC7B)
Conditions for generating output stop requests	• Input pin changes: When signal input occurs on pin POE0#, POE4#, POE8#, POE10#, POE11#, or POE12# • When the SPOER register is set • Upon detection of stopped oscillation on clock oscillator	• Input pin changes: Signal input occurs on the POE0#, POE4#, POE8#, POE10#, POE11#, POE12#, or POE9# pin. • When the SPOER register is set • Detection of stopped oscillation on main clock oscillator • Detection of comparator C (CMPC) output

Item	RX63T (POE3)	RX26T (POE3D)
Conditions for generating output stop requests	• Short circuit of output pins: A match (short circuit condition) between the output signal levels at the active level lasts at least one cycle on one of the following combinations of pins. [MTU complementary PWM output pins] — MTIOC3B and MTIOC3D — MTIOC4A and MTIOC4C — MTIOC4B and MTIOC4D — MTIOC6B and MTIOC6D — MTIOC7A and MTIOC7C — MTIOC7B and MTIOC7D [GPT output pins] — GPT0 pins (GTIOC0A, GTIOC0B) — GPT1 pins (GTIOC1A, GTIOC1B) — GPT2 pins (GTIOC2A, GTIOC2B) — GPT4 pins (GTIOC4A, GTIOC4B) — GPT5 pins (GTIOC5A, GTIOC5B) — GPT6 pins (GTIOC6A, GTIOC6B)	• Short circuit of output pins: A match (short circuit condition) between the output signal levels at the active level lasts at least one cycle on one of the following combinations of pins. [MTU complementary PWM output pins] — MTIOC3B and MTIOC3D — MTIOC4A and MTIOC4C — MTIOC4B and MTIOC4D — MTIOC6B and MTIOC6D — MTIOC7A and MTIOC7C — MTIOC7B and MTIOC7D [GPTW output pins] — GTIOC0A and GTIOC0B — GTIOC1A and GTIOC1B — GTIOC2A and GTIOC2B — GTIOC4A and GTIOC4B — GTIOC5A and GTIOC5B — GTIOC6A and GTIOC6B — GTIOC7A and GTIOC7B

RENESAS

Item	RX63T (POE3)	RX26T (POE3D)
Functions	• Falling-edge detection or sampling of the low level 16 times at PCLK/8, PCLK/16, or PCLK/128 can be set for each of the POE0#, POE4#, POE8#, POE10#, POE11#, and POE12# input pins.	• Falling-edge, rising-edge, low-level, or high-level detection can be selected for each of the POE0#, POE4#, POE8#, POE10#, POE11#, POE12#, and POE9# pins. For level detection, the sampling clock can be selected from PCLK/1, PCLK/2, PCLK/4, PCLK/8, PCLK/16, and PCLK/128, and the sampling count can be selected from 4 times and 8 to 16 times.
	• The MTU complementary PWM output pin, MTU0 pin, and GPT pin can be driven to the high-impedance state by a falling edge or Low level sampling on the POE0#, POE4#, POE8#, POE10#, POE11#, or POE12# pin.	• Output on all control target pins can be stopped on detection of a specified edge or level of input to the POE0#, POE4#, POE8#, POE10#, POE11#, POE12#, or POE9# pin.
	• The MTU complementary PWM output pin, MTU0 pin, and GPT pin can be driven to the high-impedance state upon detection of stopped oscillation on clock oscillator.	• Output on all control target pins can be stopped when oscillation stop is detected in the clock generation circuit.
	• The output levels of the MTU complementary PWM output pins or GPT output pins are compared, and if simultaneous active-level output continues for one or more cycles, those pins can be driven to the high-impedance state.	• Output on the MTU complementary PWM output pins can be stopped when output levels of those pins are compared and simultaneous active-level output continues for one or more cycles. • Output on the GPTW output pins (GPTW0 to GPTW2, GPTW4 to GPTW7) can be stopped when output levels of those pins are compared and simultaneous active-level output continues for one or more cycles.
	• The MTU complementary PWM output pins, MTU0 pin, and GPT pin can be driven to the high-impedance state by comparator detection of 12-bit A/D converter (S12ADB).	• Output on all control target pins can be stopped on detection of output of Comparator C (CMPC).
	• The MTU complementary PWM output pins, MTU0 pin, and GPT pin can be driven to the high-impedance state by POE3 register setting.	• Output on all control target pins can be stopped by modifying the settings of POE registers.
	• Interrupts can be generated in response to the results of input level sampling or output-level comparison.	• Interrupts can be generated in response to the results of input level sampling or output-level comparison. • Output stop requests in response to level detection signals on the POE0#, POE4#, POE8#, POE10#, POE11#, POE12#, and POE9# pins and COMP0 to COMP5 can be masked by using signals output from the MTU output pins (MTU0 to MTU4, MTU6, MTU7, and MTU9) and GPTW output pins (GPTW0 to GPTW7).

Table 2.57 Comparison of Port Output Enable 3 Registers

Register	Bit	RX63T (POE3)	RX26T (POE3D)
ICSR1	POE0M[1:0] (RX63T) POE0M[3:0] (RX26T)	POE0 mode select bits b1 b0 0 0: Accepts a request on the falling edge of POE0# pin input. 0 1: Samples the low level of the POE0# pin input 16 times at PCLK/8 clock pulses, and accepts a request when all are low level. 1 0: Samples the low level of the POE0# pin input 16 times at PCLK/16 clock pulses, and accepts a request when all are low level. 1 1: Samples the low level of the POE0# pin input 16 times at PCLK/128 clock pulses, and accepts a request when all are low level.	POE0 mode select bits b3 b0 0 0 0 0: Accepts a request on the falling edge or rising edge of POE0# pin input. 0 0 0 1: Samples the input from the POE0# pin by PCLK/8, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 0: Samples the input from the POE0# pin by PCLK/16, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 1: Samples the input from the POE0# pin by PCLK/128, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 0: Samples the input from the POE0# pin by PCLK, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 1: Samples the input from the POE0# pin by PCLK/2, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 1 0: Samples the input from the POE0# pin by PCLK/4, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. Settings other than the above are prohibited.
	POE0M2[3:0]	—	POE0 sampling count select bits
	INV	—	POE0# pin input invert bit

Register	Bit	RX63T (POE3)	RX26T (POE3D)
ICSR2	POE4M[1:0] (RX63T) POE4M[3:0] (RX26T)	POE4 mode select bits b1 b0 0 0: Accepts a request on the falling edge of POE4# pin input. 0 1: Samples the low level of the POE4# pin input 16 times at PCLK/8 clock pulses, and accepts a request when all are low level. 1 0: Samples the low level of the POE4# pin input 16 times at PCLK/16 clock pulses, and accepts a request when all are low level. 1 1: Samples the low level of the POE4# pin input 16 times at PCLK/128 clock pulses, and accepts a request when all are low level.	POE4 mode select bits b3　　b0 0 0 0 0: Accepts a request on the falling edge or rising edge of the POE4# pin input. 0 0 0 1: Samples the input from the POE4# pin by PCLK/8, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 0: Samples the input from the POE4# pin by PCLK/16, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 1: Samples the input from the POE4# pin by PCLK/128, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 0: Samples the input from the POE4# pin by PCLK, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 1: Samples the input from the POE4# pin by PCLK/2, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 1 0: Samples the input from the POE4# pin by PCLK/4, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. Settings other than the above are prohibited.
	POE4M2[3:0]	—	POE4 sampling count select bits
	INV	—	POE4# pin input invert bit

Register	Bit	RX63T (POE3)	RX26T (POE3D)
ICSR3	POE8M[1:0] (RX63T) POE8M[3:0] (RX26T)	POE8 mode select bits b1 b0 0 0: Accepts a request on the falling edge of POE8# pin input. 0 1: Samples the low level of the POE8# pin input 16 times at PCLK/8 clock pulses, and accepts a request when all are low level. 1 0: Samples the low level of the POE8# pin input 16 times at PCLK/16 clock pulses, and accepts a request when all are low level. 1 1: Samples the low level of the POE8# pin input 16 times at PCLK/128 clock pulses, and accepts a request when all are low level.	POE8 mode select bits b3 b0 0 0 0 0: Accepts a request on the falling edge or rising edge of the POE8# pin input. 0 0 0 1: Samples the input from the POE8# pin by PCLK/8, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 0: Samples the input from the POE8# pin by PCLK/16, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 1: Samples the input from the POE8# pin by PCLK/128, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 0: Samples the input from the POE8# pin by PCLK, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 1: Samples the input from the POE8# pin by PCLK/2, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 1 0: Samples the input from the POE8# pin by PCLK/4, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. Settings other than the above are prohibited.
	POE8M2[3:0]	—	POE8 sampling count select bits
	INV	—	POE8# pin input invert bit

Register	Bit	RX63T (POE3)	RX26T (POE3D)
ICSR4	POE10M[1:0] (RX63T) POE10M[3:0] (RX26T)	POE10 mode select bits b1 b0 0 0: Accepts a request on the falling edge of POE10# pin input. 0 1: Samples the low level of the POE10# pin input 16 times at PCLK/8 clock pulses, and accepts a request when all are low level. 1 0: Samples the low level of the POE10# pin input 16 times at PCLK/16 clock pulses, and accepts a request when all are low level. 1 1: Samples the low level of the POE10# pin input 16 times at PCLK/128 clock pulses, and accepts a request when all are low level.	POE10 mode select bits b3 b0 0 0 0 0: Accepts a request on the falling edge or rising edge of the POE10# pin input. 0 0 0 1: Samples the input from the POE10# pin by PCLK/8, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 0: Samples the input from the POE10# pin by PCLK/16, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 1: Samples the input from the POE10# pin by PCLK/128, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 0: Samples the input from the POE10# pin by PCLK, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 1: Samples the input from the POE10# pin by PCLK/2, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 1 0: Samples the input from the POE10# pin by PCLK/4, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. Settings other than the above are prohibited.
	POE10M2[3:0]	—	POE10 sampling count select bits
	INV	—	POE10# pin input invert bit

Register	Bit	RX63T (POE3)	RX26T (POE3D)
ICSR5	POE11M[1:0] (RX63T) POE11M[3:0] (RX26T)	POE11 mode select bits b1 b0 0 0: Accepts a request on the falling edge of POE11# pin input. 0 1: Samples the low level of the POE11# pin input 16 times at PCLK/8 clock pulses, and accepts a request when all are low level. 1 0: Samples the low level of the POE11# pin input 16 times at PCLK/16 clock pulses, and accepts a request when all are low level. 1 1: Samples the low level of the POE11# pin input 16 times at PCLK/128 clock pulses, and accepts a request when all are low level.	POE11 mode select bits b3 b0 0 0 0 0: Accepts a request on the falling edge or rising edge of the POE11# pin input. 0 0 0 1: Samples the input from the POE11# pin by PCLK/8, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 0: Samples the input from the POE11# pin by PCLK/16, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 1: Samples the input from the POE11# pin by PCLK/128, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 0: Samples the input from the POE11# pin by PCLK, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 1: Samples the input from the POE11# pin by PCLK/2, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 1 0: Samples the input from the POE11# pin by PCLK/4, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. Settings other than the above are prohibited.
	POE11M2[3:0]	—	POE11 sampling count select bits
	INV	—	POE11# pin input invert bit

Register	Bit	RX63T (POE3)	RX26T (POE3D)
ICSR7	POE12M[1:0] (RX63T) POE12M[3:0] (RX26T)	POE12 mode select bits b1 b0 0 0: Accepts a request on the falling edge of POE12# pin input. 0 1: Samples the low level of the POE12# pin input 16 times at PCLK/8 clock pulses, and accepts a request when all are low level. 1 0: Samples the low level of the POE12# pin input 16 times at PCLK/16 clock pulses, and accepts a request when all are low level. 1 1: Samples the low level of the POE12# pin input 16 times at PCLK/128 clock pulses, and accepts a request when all are low level.	POE12 mode select bits b3 b0 0 0 0 0: Accepts a request on the falling edge or rising edge of the POE12# pin input. 0 0 0 1: Samples the input from the POE12# pin by PCLK/8, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 0: Samples the input from the POE12# pin by PCLK/16, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 0 1 1: Samples the input from the POE12# pin by PCLK/128, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 0: Samples the input from the POE12# pin by PCLK, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 0 1: Samples the input from the POE12# pin by PCLK/2, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. 0 1 1 0: Samples the input from the POE12# pin by PCLK/4, and accepts a request when low-level or high-level results are detected consecutively for the specified number of times. Settings other than the above are prohibited.
	POE12M2[3:0]	—	POE12 sampling count select bits
	INV	—	POE12# pin input invert bit
ICSR8	—	—	Input level control/status register 8
OCSR3	—	—	Output level control/status register 3
OCSR4	—	—	Output level control/status register 4
OCSR5			
ALR1	OLSG0A	MTIOC3B/GTIOC0A active-level setting bit	MTIOC3B signal active-level setting bit
	OLSG0B	MTIOC3D/GTIOC0B active-level setting bit	MTIOC3D signal active-level setting bit
	OLSG1A	MTIOC4A/GTIOC1A active-level setting bit	MTIOC4A signal active-level setting bit
	OLSG1B	MTIOC4C/GTIOC1B active-level setting bit	MTIOC4C signal active-level setting bit
	OLSG2A	MTIOC4B/GTIOC2A active-level setting bit	MTIOC4B signal active-level setting bit

Register	Bit	RX63T (POE3)	RX26T (POE3D)
ALR1	OLSG2B	MTIOC4D/GTIOC2B active-level setting bit	MTIOC4D signal active-level setting bit
	MTUCHSEL	MTU output active-level channel setting bit	—
ALR2	OLSG4A	MTIOC6B/GTIOC4A active-level setting bit	MTIOC6B signal active-level setting bit
	OLSG4B	MTIOC6D/GTIOC4B active-level setting bit	MTIOC6D signal active-level setting bit
	OLSG5A	MTIOC7A/GTIOC5A active-level setting bit	MTIOC7A signal active-level setting bit
	OLSG5B	MTIOC7C/GTIOC5B active-level setting bit	MTIOC7C signal active-level setting bit
	OLSG6A	MTIOC7B/GTIOC6A active-level setting bit	MTIOC7B signal active-level setting bit
	OLSG6B	MTIOC7D/GTIOC6B active-level setting bit	MTIOC7D signal active-level setting bit
ALR3	—	—	Active level register 3
ALR4	—	—	Active level register 4
ALR5	—	—	Active level register 5
SPOER	—	Software port output enable register SPOER is an 8-bit register.	Software port output enable register SPOER is a 16-bit register.
	MTUCH67HIZ	MTU6/MTU7 output high-impedance enable bit [For the 144/120/112/100-pin version] 0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	MTU6-MTU7 pin output stop enable bit 0: Does not stop the pin output. 1: Stops the pin output.
	GPT67HIZ	GPT6-GPT7 pin output stop enable bit	—
	MTUCH9HIZ	—	MTU9 pin output stop enable bit
	GPT02HIZ	—	GPTW0-GPTW2 pin output stop enable bit
	GPT46HIZ	—	GPTW4 to GPTW6 pin output stop enable bit
	GPT79HIZ	—	GPTW7 pin output stop enable bit
POECR2	MTU7BDZE	MTU CH7BD high-impedance enable bit [For the 144/120/112/100-pin version] 0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	MTIOC7B/MTIOC7D pin high-impedance enable bit 0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.

Register	Bit	RX63T (POE3)	RX26T (POE3D)
POECR2	MTU7ACZE	MTU CH7AC high-impedance enable bit [For the 144/120/112/100-pin version] 0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	MTIOC7A/MTIOC7C pin high-impedance enable bit 0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.
	MTU6BDZE	MTU CH6BD high-impedance enable bit [For the 144/120/112/100-pin version] 0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	MTIOC6B/MTIOC6D pin high-impedance enable bit 0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.
POECR3	GPT2ABZE	GPT CH2AB high-impedance enable bit (b8)	GTIOC2A/GTIOC2B pin high-impedance enable bit (b2)
	GPT3ABZE	GPT CH3AB high-impedance enable bit (b9)	GTIOC3A/GTIOC3B pin high-impedance enable bit (b3)
	GPT4ABZE	—	GTIOC4A/GTIOC4B pin high-impedance enable bit
	GPT5ABZE	—	GTIOC5A/GTIOC5B pin high-impedance enable bit
	GPT6ABZE	—	GTIOC6A/GTIOC6B pin high-impedance enable bit
	GPT7ABZE	—	GTIOC7A/GTIOC7B pin high-impedance enable bit
POECR4	IC1ADDMT34ZE	—	Bit for adding POE0F to the MTU3 and MTU4 output stop conditions
	IC2ADDMT34ZE	MTU CH34 High-Impedance POE4F Add bit [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE4F to the MTU3 and MTU4 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC6ADDMT34ZE	Bit for adding POE12F to the MTU CH34 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE12F to the MTU3 and MTU4 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC8ADDMT34ZE	—	Bit for adding POE9F to the MTU3 and MTU4 output stop conditions

Register	Bit	RX63T (POE3)	RX26T (POE3D)
POECR4 (RX63T) POECR4B (RX26T)	CMADDMT67ZE	Bit for adding CFLAG to the MTU CH67 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding CFLAG to the MTU6 and MTU7 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC1ADDMT67ZE	Bit for adding POE0F to the MTU CH67 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE0F to the MTU6 and MTU7 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC2ADDMT67ZE	—	Bit for adding POE4F to the MTU6 and MTU7 high-impedance control conditions
	IC3ADDMT67ZE	Bit for adding POE8F to the MTU CH67 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE8F to the MTU6 and MTU7 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC4ADDMT67ZE	Bit for adding POE10F to the MTU CH67 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE10F to the MTU6 and MTU7 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC5ADDMT67ZE	Bit for adding POE11F to the MTU CH67 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE11F to the MTU6 and MTU7 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.

Register	Bit	RX63T (POE3)	RX26T (POE3D)
POECR4 (RX63T) POECR4B (RX26T)	IC6ADDMT67ZE	Bit for adding POE12F to the MTU CH67 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE12F to the MTU6 and MTU7 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC8ADDMT67ZE	—	Bit for adding POE9F to the MTU6 and MTU7 output stop conditions
	—	—	Port output enable Control register 4B
POECR5	IC2ADDMT0ZE	Bit for adding POE4F to the MTU CH0 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE4F to the MTU0 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC3ADDMT0ZE	—	Bit for adding POE8F to the MTU0 output stop conditions
	IC6ADDMT0ZE	Bit for adding POE12F to the MTU CH0 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE12F to the MTU0 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC8ADDMT0ZE	—	Bit for adding POE9F to the MTU0 output stop conditions
POECR6	IC2ADDGPT01ZE	Bit for adding POE4F to the GPT CH01 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE4F to the GPTW0 and GPTW1 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC4ADDGPT01ZE	—	Bit for adding POE10F to the GPTW0 and GPTW1 output stop conditions

Register	Bit	RX63T (POE3)	RX26T (POE3D)
POECR6	IC6ADDGPT01ZE	Bit for adding POE12F to the GPT CH01 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE12F to the GPTW0 and GPTW1 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC8ADDGPT01ZE	—	Bit for adding POE9F to the GPTW0 and GPTW1 output stop conditions
POECR6 (RX63T) POECR6B (RX26T)	IC2ADDGPT23ZE	Bit for adding POE4F to the GPT CH23 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE4F to the GPTW2 and GPTW3 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC5ADDGPT23ZE	—	Bit for adding POE11F to the GPTW2 and GPTW3 output stop conditions
	IC6ADDGPT23ZE	Bit for adding POE12F to the GPT CH23 high-impedance control conditions [For the 144/120/112/100-pin version] 0: Does not add the pins to high-impedance control conditions. 1: Adds the pins to high-impedance control conditions. [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Bit for adding POE12F to the GPTW2 and GPTW3 output stop conditions 0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.
	IC8ADDGPT23ZE	—	Bit for adding POE9F to the GPTW2 and GPTW3 output stop conditions
	—	—	Port output enable Control register 6B
POECR7	MTU9AZE	—	MTIOC9A pin high-impedance enable bit
	MTU9BZE	—	MTIOC9B pin high-impedance enable bit
	MTU9CZE	—	MTIOC9C pin high-impedance enable bit
	MTU9DZE	—	MTIOC9D pin high-impedance enable bit
	GPT6ABZE	GPT6ABZE high-impedance enable bit	—
	GPT7ABZE	GPT7ABZE high-impedance enable bit	—
POECR8	CMADDGPT67ZE	Bit for adding CFLAG to the GPT CH67 high-impedance control conditions	—
	CMADDMT9ZE	—	Bit for adding CFLAG to the MTU9 output stop conditions

Register	Bit	RX63T (POE3)	RX26T (POE3D)
POECR8	IC1ADDGPT67ZE	Bit for adding POE0F to the GPT CH67 high-impedance control conditions	—
	IC1ADDMT9ZE	—	Bit for adding POE0F to the MTU9 output stop conditions
	IC2ADDGPT67ZE	Bit for adding POE4F to the GPT CH67 high-impedance control conditions	—
	IC2ADDMT9ZE	—	Bit for adding POE4F to the MTU9 output stop conditions
	IC3ADDGPT67ZE	Bit for adding POE8F to the GPT CH67 high-impedance control conditions	—
	IC3ADDMT9ZE	—	Bit for adding POE8F to the MTU9 output stop conditions
	IC4ADDGPT67ZE	Bit for adding POE10F to the GPT CH67 high-impedance control conditions	—
	IC4ADDMT9ZE	—	Bit for adding POE10F to the MTU9 output stop conditions
	IC5ADDGPT67ZE	Bit for adding POE11F to the GPT CH67 high-impedance control conditions	—
	IC5ADDMT9ZE	—	Bit for adding POE11F to the MTU9 output stop conditions
	IC6ADDMT9ZE	—	Bit for adding POE12F to the MTU9 output stop conditions
	IC8ADDMT9ZE	—	Bit for adding POE9F to the MTU9 output stop conditions
POECR9	—	—	Port output enable Control register 9
POECR10	—	—	Port output enable Control register 10
POECR11	—	—	Port output enable Control register 11
PMMCR0	—	—	Port mode mask control register 0
PMMCR1	—	—	Port mode mask control register 1
PMMCR2	—	—	Port mode mask control register 2
POECMPFR	—	—	Port output enable comparator detection flag register
POECMPSEL	—	—	Port output enable comparator request select register
POECMPEXm	—	—	Port output enable comparator request extended select register m (m = 0 to 8)
M0SELR1	—	—	MTU0 pin select register 1
M0SELR2	—	—	MTU0 pin select register 2
M3SELR	—	—	MTU3 pin select register
M4SELR1	—	—	MTU4 pin select register 1
M4SELR2	—	—	MTU4 pin select register 2
M6SELR	—	—	MTU6 pin select register
M7SELR1	—	—	MTU7 pin select register 1
M7SELR2	—	—	MTU7 pin select register 2
M9SELR1	—	—	MTU9 pin select register 1
M9SELR2	—	—	MTU9 pin select register 2
G0SELR	—	—	GPTW0 pin select register
G1SELR	—	—	GPTW1 pin select register

Register	Bit	RX63T (POE3)	RX26T (POE3D)
G2SELR	—	—	GPTW2 pin select register
G3SELR	—	—	GPTW3 pin select register
G4SELR	—	—	GPTW4 pin select register
G5SELR	—	—	GPTW5 pin select register
G6SELR	—	—	GPTW6 pin select register
G7SELR	—	—	GPTW7 pin select register
IMCR0	—	—	Input signal mask control register 0
IMCR1	—	—	Input signal mask control register 1
IMCR2	—	—	Input signal mask control register 2
IMCR3	—	—	Input signal mask control register 3
IMCR4	—	—	Input signal mask control register 4
IMCR5	—	—	Input signal mask control register 5
IMCR6	—	—	Input signal mask control register 6
IMCR9	—	—	Input signal mask control register 9
IMCR10	—	—	Input signal mask control register 10
IMCR11	—	—	Input signal mask control register 11
IMCR12	—	—	Input signal mask control register 12
IMCR13	—	—	Input signal mask control register 13
IMCR14	—	—	Input signal mask control register 14

2.20 General Purpose PWM Timer

Table 2.58 is Comparative Overview of General Purpose PWM Timers, and Table 2.59 is Comparison of General Purpose PWM Timer Registers.

Table 2.58   Comparative Overview of General Purpose PWM Timers

Item	RX63T (GPT)	RX26T (GPTWa)
Functions	16 bits × 8 channels - Up-counting or down-counting (saw waves) and up/down-counting (triangle waves) selectable for each counter - Independent clock sources selectable for each channel - Two input/output pins provided for each channel - Two output compare/input capture registers provided for each channel - For the two output compare/input capture registers for each channel, four buffer registers are provided and they can operate as comparison registers when buffering is not in use. - In output compare operation, buffer operation is possible at crests and troughs, and laterally asymmetric PWM waveforms are generated. - A register for setting up frame cycles is provided for each channel (interrupts can be generated at overflow or underflow). - Synchronous operation of the several counters - Synchronous operation modes: simultaneous start or phase shifting start by desired times - Dead time can be generated during PWM operation. - Generation of three-phase PWM waveforms incorporating dead time by combining three counters - Starting, clearing, and stopping counters in response to external or internal triggers (hardware sources) - Internal trigger sources: comparator detection, software, and compare match - The edge of a divided IWDT-dedicated clock (IWDTCLK) can be measured by using the count clock of a divided timer module clock (PCLKA) (oscillation error detection).	32 bits × 8 channels (for products with 64-KB RAM) 16 bits × 8 channels (for products with 48-KB RAM) - Up-counting or down-counting (saw waves) and up/down-counting (triangle waves) selectable for each counter - Independent clock sources selectable for each channel - Two input/output pins provided for each channel - Two output compare/input capture registers provided for each channel - For the two output compare/input capture registers for each channel, four buffer registers are provided and they can operate as comparison registers when buffering is not in use. - In output compare operation, buffer operation is possible at crests and troughs, and laterally asymmetric PWM waveforms are generated. - A register for setting up frame cycles is provided for each channel (interrupts can be generated at overflow or underflow). - Synchronized setting, clearing, and input capture can be performed between channels. - Dead time can be generated during PWM operation. - Count start, count stop, counter clearing, up-counting, down-counting, and input capture operations can be triggered by a maximum of four external triggers.

Item	RX63T (GPT)	RX26T (GPTWa)
Functions	• For two PWM output pins of channels 0 to 3, rising/falling timing can be controlled at the resolution of the system clock (ICLK) / 32 (PWM delay generation function).	• A high precision duty cycle of near 100% and 0% of the PWM output can be generated. • In output compare operation, PWM waveforms can be generated by immediately applying the compare register settings to provide dead times. • Simultaneous start, stop, and clearing of any channel counters • Operation of count start/count stop/counter clearing/up-counting/down-counting/input capture by maximum of eight ELC events based on ELC settings Count start, count stop, counter clearing, up-counting, down-counting, and input capture operations can be performed by detection of the condition of two input signals. • Function to control output negation due to dead time errors or output stop requests from the POEG • A/D converter start trigger generation function • Event signals for compare match A to F and for underflow or overflow can be output to the ELC. • The noise filter function can be selected for input capture input. • Cycle count function • Function for measuring the external input pulse width • Logical operations of compare match output are possible between channels. • Bus clock: PCLKA, GPTWA count Reference clock: PCLKC • PCLKA to PCLKC frequency ratio = 1:N (N = 1/2)

Table 2.59   Comparison of General Purpose PWM Timer Registers

Register	Bit	RX63T (GPT)	RX26T (GPTWa)
GTSTR	CST0 (RX63T) CSTRT0 (RX26T)	GPT0.GTCNT count start bit	Channel 0 count start bit
	CST1 (RX63T) CSTRT1 (RX26T)	GPT1.GTCNT count start bit	Channel 1 count start bit
	CST2 (RX63T) CSTRT2 (RX26T)	GPT2.GTCNT count start bit	Channel 2 count start bit
	CST3 (RX63T) CSTRT3 (RX26T)	GPT3.GTCNT count start bit	Channel 3 count start bit
	CSTRT4	—	Channel 4 count start bit
	CSTRT5	—	Channel 5 count start bit
	CSTRT6	—	Channel 6 count start bit
	CSTRT7	—	Channel 7 count start bit
GTHSCR	—	General purpose PWM timer hardware source start control register	—
GTHCCR	—	General purpose PWM timer hardware source clear control register	—
GTHSSR	—	General purpose PWM timer hardware start source select register	—
GTHPSR	—	General purpose PWM timer hardware stop/clear source select register	—
GTWP	WP0	GPT0 register write enable bit	—
	WP1	GPT1 register write enable bit	—
	WP2	GPT2 register write enable bit	—
	WP3	GPT3 register write enable bit	—
	WP4	GPT4 register write enable bit	—
	WP5	GPT5 register write enable bit	—
	WP6	GPT6 register write enable bit	—
	WP7	GPT7 register write enable bit	—
	WP	—	Register write disable bit
	STRWP	—	GTSTR.CSTRT bit write disable bit
	STPWP	—	GTSTP.CSTOP bit write disable bit
	CLRWP	—	GTCLR.CCLR bit write disable bit
	CMNWP	—	Common register write disable bit
	PRKEY[7:0]	—	GTWP key code bit
GTSYNC	—	General purpose PWM timer sync register	—
GTETINT	—	General purpose PWM timer external trigger input interrupt register	—

Register	Bit	RX63T (GPT)	RX26T (GPTWa)
GTBDR	—	General purpose PWM timer buffer operation disable register	—
GTSWP	—	General purpose PWM timer start write protection register	—
LCCR	—	LOCO count control register	—
LCST	—	LOCO count status register	—
LCNT	—	LOCO count value register	—
LCNTA	—	LOCO count result average register	—
LCNTn	—	LOCO count result register n (n = 00 to 15)	—
LCNTDU/ LCNTDL	—	LOCO count upper/lower permissible deviation register	—
GTIOR	—	General purpose PWM timer I/O control register GTIOR is a 16-bit register.	General purpose PWM timer I/O control register GTIOR is a 32-bit register.
	GTIOA[5:0] (RX63T) GTIOA[4:0] (RX26T)	GTIOCnA pin function select bits	GTIOCnA pin function select bits
	CPSCIR	—	Bit for suppressing initial output for simultaneous clearing in complementary PWM mode
	OAE	—	GTIOCnA pin output enable bit
	OADF[1:0]	—	GTIOCnA pin negate value setting bits
	OAEOCD	—	Bit for disabling output of the end of the cycle on a compare match in the GTCCRA register
	PSYE	—	PWM cycle simultaneous output enable bit
	NFAEN	—	GTIOCnA pin input noise filter enable bit
	NFCSA[1:0]	—	GTIOCnA pin input noise filter sampling clock select bits
	GTIOB[5:0] (RX63T) GTIOB[4:0] (RX26T)	GTIOCnB pin function select bits (b13 to b8)	GTIOCnB pin function select bits (b20 to b16)
	OBDFLT	Output value at GTIOCnB pin count stop bit (b14)	Output value at GTIOCnB pin count stop bit (b22)
	OBHLD	Output retain at GTIOCnB pin count start/stop bit (b15)	Output retain at GTIOCnB pin count start/stop bit (b23)
	OBE	—	GTIOCnB pin output enable bit
	OBDF[1:0]	—	GTIOCnB pin negate value setting bits
	OBEOCD	—	Bit for disabling output of the end of the cycle on a compare match in the GTCCRB register
	NFBEN	—	GTIOCnB pin input noise filter enable bit
	NFCSB[1:0]	—	GTIOCnB pin input noise filter sampling clock select bits

Register	Bit	RX63T (GPT)	RX26T (GPTWa)
GTINTAD	—	General purpose PWM timer interrupt output setting register GTINTAD is a 16-bit register.	General purpose PWM timer interrupt output setting register GTINTAD is a 32-bit register.
	SCFA	—	GTCCRA Register Compare Match/Input Capture Source Synchronous Clear Enable bit
	SCFB	—	GTCCRB Register Compare Match/Input Capture Source Synchronous Clear Enable bit
	SCFC	—	GTCCRC Register Compare Match Source Synchronous Clear Enable bit
	SCFD	—	GTCCRD Register Compare Match Source Synchronous Clear Enable bit
	SCFE	—	GTCCRE Register Compare Match Source Synchronous Clear Enable bit
	SCFF	—	GTCCRF Register Compare Match Source Synchronous Clear Enable bit
	SCFPO	—	Overflow source simultaneous clear enable bit
	SCFPU	—	Underflow source simultaneous clear enable bit
	EINT	Dead time error interrupt enable bit	—
	GRP[1:0]	—	Output stop group select bits
	GRPDTE	—	Dead time error output stop detection enable bit
	GRPABH	—	Simultaneous high output stop detection enable bit
	GRPABL	—	Simultaneous low output stop detection enable bit
	GTINTPC	—	Cycle count end interrupt enable bit
GTCR	—	General purpose PWM timer control register GTCR is a 16-bit register.	General purpose PWM timer control register GTCR is a 32-bit register.
	CST	—	Count start bit
	ICDS	—	Bit for selecting input capture operation at count stop
	SCGTIOC	—	GTIOC input source simultaneous clearing enable bit
	SSCGRP[1:0]	—	Simultaneous setting or clearing group select bits
	SSCEN	—	Simultaneous setting or resetting enable bit

RENESAS

Register	Bit	RX63T (GPT)	RX26T (GPTWa)
GTCR	MD[2:0] (RX63T) MD[3:0] (RX26T)	Mode select bits b2 b0 0 0 0: Saw-wave PWM mode (single buffer or double buffer possible) 0 0 1: Sawtooth-wave one-shot pulse mode (fixed buffer operation) 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: Triangle-wave PWM mode 1 (16-bit transfer at trough) (single buffer or double buffer possible) 1 0 1: Triangle-wave PWM mode 2 (16-bit transfer at crest and trough) (single buffer or double buffer possible) 1 1 0: Triangle-wave PWM mode 3 (32-bit transfer at trough) (fixed buffer operation) 1 1 1: Setting prohibited	Mode select bits b19 b16 0 0 0 0: Saw-wave PWM mode 1 (single buffer or double buffer possible) 0 0 0 1: Sawtooth-wave one-shot pulse mode (fixed buffer operation) 0 0 1 0: Saw-wave PWM mode 2 (single buffer or double buffer possible) 0 0 1 1: Setting prohibited. 0 1 0 0: Saw-wave PWM mode 1 (32-bit transfer at trough) (single buffer or double buffer possible) 0 1 0 1: Triangle-wave PWM mode 2 (32-bit transfer at crest and trough) (single buffer or double buffer possible) 0 1 1 0: Triangle-wave PWM mode 3 (64-bit transfer at trough) (fixed buffer operation) 0 1 1 1: Setting prohibited 1 0 0 0: Setting prohibited 1 0 0 1: Setting prohibited 1 0 1 0: Setting prohibited 1 0 1 1: Setting prohibited 1 1 0 0: Complementary PWM mode 1 (transfer at crest)[1] 1 1 0 1: Complementary PWM mode 2 (transfer at trough)[1] 1 1 1 1: Complementary PWM mode 3 (transfer at crest/trough)[1] 1 1 1 1: Complementary PWM mode 4 (immediate transfer)[1]

Register	Bit	RX63T (GPT)	RX26T (GPTWa)

GTCR	TPCS[1:0]	Timer prescaler select bits
		
		b9 b8
		0 0: PCLKA
		  (timer module clock)
		0 1: PCLKA/2
		  (timer module clock / 2)
		1 0: PCLKA/4
		  (timer module clock / 4)
		1 1: PCLKA/8
		  (timer module clock / 8)
			Timer prescaler select bits
			
			b26 b23
			0 0 0 0: PCLKC
			
			0 0 0 1: PCLKC/2
			
			0 0 1 0: PCLKC/4
			
			0 0 1 1: PCLKC/8
			
			0 1 0 0: PCLKC/16
			0 1 0 1: PCLKC/32
			0 1 1 0: PCLKC/64
			0 1 1 1: PCLKC/128
			1 0 0 0: PCLKC/256
			1 0 0 1: PCLKC/512
			1 0 1 0: PCLKC/1024
			1 0 1 1: Setting prohibited
			1 1 0 0: GTETRGA (via the POEG)
			1 1 0 1: GTETRGB (via the POEG)
			1 1 1 0: GTETRGC (via the POEG)
			1 1 1 1: GTETRGD (via the POEG)

	CCLR[1:0]	Counter clear source select bits	—
	CKEG[1:0]	—	Clock edge select bits
GTBER	—	General purpose PWM timer buffer enable register GTBER is a 16-bit register.	General purpose PWM timer buffer enable register GTBER is a 32-bit register.
	BD[0]	—	GTCCRA/GTCCRB registers buffer operation disable bit
	BD[1]	—	GTPR register buffer operation disable bit
	BD[2]	—	GTADTRA/GTADTRB register buffer operation disable bit
	BD[3]	—	GTDVU/GTDVD registers buffer operation disable bit
	DBRTECA	—	GTCCRA register double buffer repeat operation enable bit
	DBRTSCA	—	Bit for selecting the repeat operation period for the GTCCRA register double buffer
	DBRTECB	—	GTCCRB register double buffer repeat operation enable bit
	DBRTSCB	—	Bit for selecting the repeat operation period for the GTCCRB register double buffer
	DBRTEADA	—	Bit for enabling repeat operation of the GTADTRA register double buffer
	DBRTSADA	—	Bit for selecting the repeat period for the GTADTRA register double buffer
	DBRTEADB	—	Bit for enabling repeat operation of the GTADTRB register double buffer

Register	Bit	RX63T (GPT)	RX26T (GPTWa)
GTBER	DBRTSADB	—	Bit for selecting the repeat period for the GTADTRB register double buffer
	CCRA[1:0]	GTCCRA buffer operation bits (b1-b0)	GTCCRA buffer operation bits (b17-b16)
	CCRB[1:0]	GTCCRB buffer operation bits (b3-b2)	GTCCRB buffer operation bits (b19-b18)
	PR[1:0]	GTPR buffer operation bits (b5-b4)	GTPR buffer operation bits (b21-b20)
	CCRSWT	GTCCRA and GTCCRB forcible buffer operation bit (b6)	GTCCRA and GTCCRB forcible buffer operation bit (b22)
	ADTTA[1:0]	GTADTRA buffer transfer timing select bits (b7)	GTADTRA buffer transfer timing select bits (b23)
	ADTDA	GTADTRA double buffer operation bit (b10)	GTADTRA double buffer operation bit (b26)
	ADTTB[1:0]	GTADTRB buffer transfer timing select bits (b13-b12)	GTADTRB buffer transfer timing select bits (b29-b28)
	ADTDB	GTADTRB double buffer operation bit (b14)	GTADTRB double buffer operation bit (b30)
GTUDC	—	General purpose PWM timer count direction register	—
GTITC	—	General purpose PWM timer interrupt and A/D converter start request skipping setting register GTITC is a 16-bit register.	General purpose PWM timer interrupt and A/D converter start request skipping setting register GTITC is a 32-bit register.
GTST	—	General purpose PWM timer status register GTST is a 16-bit register.	General purpose PWM timer status register GTST is a 32-bit register.
	ADTRAUF	—	GTADTRA register compare match (up-counting) A/D conversion start request flag
	ADTRADF	—	GTADTRA register compare match (down-counting) A/D conversion start request flag
	ADTRBUF	—	GTADTRB register compare match (up-counting) A/D conversion start request flag
	ADTRBDF	—	GTADTRB register compare match (down-counting) A/D conversion start request flag
	ODF	—	Output stop request flag
	DTEF	Dead time error flag (b11)	Dead time error flag (b28)
	OABHF	—	Simultaneous high output flag
	OABLF	—	Simultaneous low output flag
	PCF	—	Cycle count end flag
GTCNT	—	General purpose PWM timer counter GTCNT is a 16-bit register.	General purpose PWM timer counter GTCNT is a 32-bit register.

RENESAS

Register	Bit	RX63T (GPT)	RX26T (GPTWa)
GTCCRm	—	General purpose PWM timer compare capture register m (m = A to F) GTCCRm is a 16-bit register.	General purpose PWM timer compare capture register m (m = A to F) GTCCRm is a 32-bit register.
GTPR	—	General purpose PWM timer cycle setting register GTPR is a 16-bit register.	General purpose PWM timer cycle setting register GTPR is a 32-bit register.
GTPBR	—	General purpose PWM timer cycle setting buffer register GTPBR is a 16-bit register.	General purpose PWM timer cycle setting buffer register GTPBR is a 32-bit register.
GTPDBR	—	General purpose PWM timer cycle setting double buffer register GTPDBR is a 16-bit register.	General purpose PWM timer cycle setting double buffer register GTPDBR is a 32-bit register.
GTADTRm	—	A/D converter start request timing register m (m = A to B) GTADTRm is a 16-bit register.	A/D converter start request timing register m (m = A to B) GTADTRm is a 32-bit register.
GTADTBRm	—	A/D converter start request timing buffer register m (m = A to B) GTADTBRm is a 16-bit register.	A/D converter start request timing buffer register m (m = A to B) GTADTRm is a 32-bit register.
GTADTDBRm	—	A/D converter start request timing double buffer register m GTADTDBRm is a 16-bit register.	A/D converter start request timing double buffer register m GTADTDBRm is a 32-bit register.
GTONCR	—	General purpose PWM timer output negate control register	—
GTDTCR	—	Dead time control register GTDTCR is a 16-bit register.	Dead time control register GTDTCR is a 32-bit register.
GTDVm	—	General purpose PWM timer dead time value register m (m = U, D) GTDVm is a 16-bit register.	General purpose PWM timer dead time value register m (m = U, D) GTDVm is a 32-bit register.
GTDBm	—	General purpose PWM timer dead time buffer register m (m = U, D) GTDBm is a 16-bit register.	General purpose PWM timer dead time buffer register m (m = U, D) GTDBm is a 32-bit register.
GTSOS	—	General purpose PWM timer output protection function status register GTSOS is a 16-bit register.	General purpose PWM timer output protection function status register GTSOS is a 32-bit register.
GTSOTR	—	General purpose PWM timer output protection function temporary release register GTSOTR is a 16-bit register.	General purpose PWM timer output protection function temporary release register GTSOTR is a 32-bit register.
GTDLYCR	—	PWM output delay control register	—
GTDLYRA	—	GTIOCA rising output delay register	—

Register	Bit	RX63T (GPT)	RX26T (GPTWa)
GTDLYFA	—	GTIOCA falling output delay register	—
GTDLYRB	—	GTIOCB rising output delay register	—
GTDLYFB	—	GTIOCB falling output delay register	—
GTSTP	—	—	General purpose PWM timer software stop register
GTCLR	—	—	General purpose PWM timer software clear register
GTSSR	—	—	General purpose PWM timer start source select register
GTPSR	—	—	General purpose PWM timer stop source select register
GTCSR	—	—	General purpose PWM timer clear source select register
GTUPSR	—	—	General purpose PWM timer count-up source select register
GTDNSR	—	—	General purpose PWM timer count-down source select register
GTICASR	—	—	General purpose PWM timer input capture source select register A
GTICBSR	—	—	General purpose PWM timer input capture source select register B
GTUDDTYC	—	—	General purpose PWM timer count direction and duty setting register
GTIOR	—	—	General purpose PWM timer I/O control register
GTDTCR	—	—	General purpose PWM timer dead time control register
GTADSMR	—	—	General purpose PWM timer A/D converter start request signal monitor register
GTEITC	—	—	General purpose PWM timer extended interrupt skipping counter control register
GTEITLI1	—	—	General purpose PWM timer extended interrupt skipping setting register 1
GTEITLI2	—	—	General purpose PWM timer extended interrupt skipping setting register 2
GTEITLB	—	—	General purpose PWM timer extended buffer transfer skipping setting register
GTICLF	—	—	Register for logical operations between general purpose PWM timer channels
GTPC	—	—	General purpose PWM timer cycle count register
GTADCMSC	—	—	General purpose PWM timer A/D conversion start request compare match skipping control register
GTADCMSS	—	—	General purpose PWM timer A/D conversion start request compare match skipping setting register

Register	Bit	RX63T (GPT)	RX26T (GPTWa)
GTSECSR	—	—	General purpose PWM timer operation enable bit simultaneous control channel select register
GTSECR	—	—	General purpose PWM timer operation enable bit simultaneous control register
GTBER2	—	—	General purpose PWM timer buffer enable register 2
GTOLBR	—	—	General purpose PWM timer output level buffer register
GTICCR	—	—	Input capture control register for linkage between general purpose PWM timer channels
OPSCR	—	—	Output phase switch control register

Note: 1. Do not set it for GPTW3 or GPTW7.

2.21 Compare Match Timer

Table 2.60 is Comparative Overview of Compare Match Timers.

Table 2.60   Comparative Overview of Compare Match Timers

Item	RX63T (CMT)	RX26T (CMT)
Count clocks	• Four frequency dividing clocks: One clock from PCLK/8, PCLK/32, PCLK/128, and PCLK/512 can be selected for each channel.	• Four frequency dividing clocks: One clock from PCLK/8, PCLK/32, PCLK/128, and PCLK/512 can be selected for each channel.
Interrupts	A compare match interrupt can be requested for each channel.	A compare match interrupt can be requested for each channel.
Event link function (output)	—	An event signal is output upon a CMT1 compare match.
Event link function (input)	—	• Linking to the specified module is possible. • CMT1 count start, event counter, or count restart operation is possible.
Low power consumption function	Ability to transition each unit to the module stop state	Ability to transition each unit to the module stop state

2.22 Watchdog Timer

Table 2.61 is Comparison of Watchdog Timer Registers

Table 2.61   Comparison of Watchdog Timer Registers

Register	Bit	RX63T (IWDTa)	RX26T (IWDTa)
WDTRCR	RSTIRQS	Reset interrupt request selection bit 0: Non-maskable interrupt request output is enabled. 1: Reset output is enabled.	Reset interrupt request select bit 0: Non-maskable interrupt request or maskable interrupt request is output. 1: Reset signal is output.

2.23 Independent Watchdog Timer

Table 2.62 is Comparative Overview of Independent Watchdog Timers and Table 2.63 is Comparison of Independent Watchdog Timer Registers.

Table 2.62   Comparative Overview of Independent Watchdog Timers

Item	RX63T (IWDTa)	RX26T (IWDTa)
Count source	IWDT-dedicated clock (IWDTCLK)	IWDT-dedicated clock (IWDTCLK)
Clock division ratio	Divide by 1, 16, 32, 64, 128, or 256	Divide by 1, 16, 32, 64, 128, or 256
Counter operation	Counting down using a 14-bit down-counter	Counting down using a 14-bit counter
Conditions for starting the counter	• Counting starts automatically after a reset. (auto-start mode) • Counting is started by refreshing the counter (writing 00h and then FFh to the IWDTRR register). (register start mode)	• Auto-start mode: Counting starts automatically after a reset. • Register start mode: Counting is started by refreshing the counter (writing 00h and then FFh to the IWDTRR register).
Conditions for stopping the counter	• Reset (The down-counter and other registers return to their initial values.) • Underflow or refresh error Counting is restarted (auto-start mode: auto, register start mode: refresh).	• Reset • Low power consumption state (by means of register setting) • Underflow or refresh error (register start mode only)
Window function	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods).	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods).
Reset output sources	• Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)	• Counter underflows • Refreshing outside the refresh-permitted period (refresh error)
Non-maskable interrupt and interrupt sources (RX63T) Non-maskable interrupt and maskable interrupt sources (RX26T)	• A non-maskable interrupt (WUNI) is generated when the down-counter underflows. • Refreshing outside the refresh-permitted period (refresh error)	• Counter underflows • Refreshing outside the refresh-permitted period (refresh error)
Reading the counter value	The down-counter value can be read by reading the IWDTSR register.	The counter value can be read by reading the IWDTSR register.
Event link function (output)	—	• Counter underflow event output • Refresh error event output
Output signals (internal signals)	• Reset output • Interrupt request output • Sleep mode count stop control output	• Reset output • Interrupt request output • Sleep mode count stop control output

Item	RX63T (IWDTa)	RX26T (IWDTa)
Auto-start mode (controlled by option function select register 0 (OFS0))	• Selecting the clock frequency division ratio after a reset (OFS0.IWDTCKS[3:0] bits) • Selecting the timeout period of the watchdog timer (OFS0.IWDTTOPS[1:0] bits) • Selecting the window start position in the watchdog timer (OFS0.IWDTRPSS[1:0] bits) • Selecting the window end position in the watchdog timer (OFS0.IWDTRPES[1:0]bits) • Selecting the reset output or interrupt request output (OFS0.IWDTRSTIRQS bit) • Selecting the down-count stop function at a transition to sleep mode software standby mode, software standby mode, deep software standby mode, or all-module clock stop mode (OFS0.IWDTSLCSTP bit)	• Selecting the clock frequency division ratio after a reset (OFS0.IWDTCKS[3:0] bits) • Selecting the timeout period of the independent watchdog timer (OFS0.IWDTTOPS[1:0] bits) • Selecting the window start position in the independent watchdog timer (OFS0.IWDTRPSS[1:0] bits) • Selecting the window end position in the independent watchdog timer (OFS0.IWDTRPES[1:0]bits) • Selecting the reset output or interrupt request output (OFS0.IWDTRSTIRQS bit) • Selecting the counter operation or stop in low power consumption mode (OFS0.IWDTSLCSTP bit)
Register start mode (controlled by the IWDT registers)	• Selecting the clock frequency division ratio after refreshing (IWDTCR.CKS[3:0] bits) • Selecting the timeout period of the watchdog timer (IWDTCR.TOPS[1:0] bits) • Selecting the window start position in the watchdog timer (IWDTCR.RPSS[1:0] bits) • Selecting the window end position in the watchdog timer (IWDTCR.RPES[1:0] bits) • Selecting the reset output or interrupt request output (IWDTRCR.RSTIRQS bit) • Selecting the down-count stop function at a transition to sleep mode software standby mode, software standby mode, deep software standby mode, or all-module clock stop mode (IWDTCSTPR.SLCSTP bit)	• Selecting the clock frequency division ratio after refreshing (IWDTCR.CKS[3:0] bits) • Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits) • Selecting the window start position in the independent watchdog timer (IWDTCR.RPSS[1:0] bits) • Selecting the window end position in the independent watchdog timer (IWDTCR.RPES[1:0] bits) • Selecting the reset output or interrupt request output (IWDTRCR.RSTIRQS bit) • Selecting the counter operation or stop in low power consumption mode (IWDTCSTPR.SLCSTP bit)

Table 2.63   Comparison of Independent Watchdog Timer Registers

Register	Bit	RX63T(IWDTa)	RX26T(IWDTa)
IWDTRCR	RSTIRQS	Reset interrupt request selection bit 0: Non-maskable interrupt request output is enabled. 1: Reset output is enabled.	Reset interrupt request select bit 0: Non-maskable interrupt request or maskable interrupt request is output. 1: Reset signal is output.
IWDTCSTPR	—	Sleep mode count stop control bit 0: Disables the stopping of the counter. 1: Enables the stopping of the counter when the mode changes to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode.	Sleep mode count stop control bit 0: Counter continues counting even in low power consumption mode. 1: Counter stops in low power consumption mode.

2.24 Serial Communications Interface

Table 2.64 is Comparative Overview of Serial Communications Interfaces, Table 2.65 is Comparison of Serial Communications Interface Channel Specifications, and Table 2.66 is Comparison of Serial Communications Interface Registers.

Table 2.64 Comparative Overview of Serial Communications Interfaces

Item		RX63T (SCIc, SCId)	RX26T (SCIk, SCIh)
Number of channels		• SCIc: 4 channels • SCId: 1 channel	• SCIk: 3 channels • SCIh: 1 channel
Serial communications modes		• Asynchronous • Clock synchronous • Smart card interface • Simple I²C bus • Simple SPI bus	• Asynchronous • Clock synchronous • Smart card interface • Simple I²C bus • Simple SPI bus
Transfer speed		Bit rate specifiable by on-chip baud rate generator	Bit rate specifiable by on-chip baud rate generator
Full-duplex communication		• Transmitter: Continuous transmission possible using double-buffer structure. • Receiver: Continuous reception possible using double-buffer structure.	• Transmitter: Continuous transmission possible using double-buffer structure. • Receiver: Continuous reception possible using double-buffer structure.
Data transfer		Selectable as LSB first or MSB first transfer	Selectable as LSB first or MSB first transfer
I/O signal level inversion		—	The levels of input and output signals can be inverted independently (SCI1, SCI5, SCI6).
RXD input signal select function (available only for SCI5)			When the RXD signal weakens by the impact of the transmission line, it can be improved by using the comparator as the receiver.
Interrupt sources		• Transmit end, transmit data empty, receive data full, and receive error • Completion of generation of a start condition, restart condition, or stop condition (for simple I²C mode)	• Transmit end, transmit data empty, receive data full, and receive error, and data match (SCI1, SCI5, SCI6) • Completion of generation of a start condition, restart condition, or stop condition (for simple I²C mode)
Low power consumption function		Transition to the module stop state is possible for each channel.	Transition to the module stop state is possible for each channel.
Asynchronous mode	Data length	7 or 8 bits	7, 8, or 9 bits
	Transmission stop bits	1 or 2 bits	1 or 2 bits
	Parity	Even parity, odd parity, or no parity	Even parity, odd parity, or no parity
	Receive error detection function	Parity, overrun, and framing errors	Parity, overrun, and framing errors
	Hardware flow control	CTSn# and RTSn# pins can be used in controlling transmission and reception.	CTSn# and RTSn# pins can be used in controlling transmission and reception.
	Data match detection	—	Compares the received data and the comparison data register, and generates an interrupt request when they match (SCI1, SCI5, SCI6).
	Start-bit detection	—	Low level or falling edge is selectable.

Item		RX63T (SCIc, SCId)	RX26T (SCIk, SCIh)
Asynchronous mode	Receive data sampling timing adjustment	—	The receive data sampling point can be shifted from the center of the data forward or backward to a base point (SCI1, SCI5, SCI6).
	Transmit signal change timing adjustment	—	Either the falling or rising edge of the transmit data can be delayed (SCI1, SCI5, SCI6).
	Break detection	When a framing error occurs, a break can be detected by reading the RXDn pin level directly.	When a framing error occurs, a break can be detected by reading the RXDn pin level directly or by reading the SPTR.RXDMON flag (SCI5, SCI6).
	Clock source	• An internal or external clock can be selected. • Transfer rate clock input from the MTU3 can be used*1.	• An internal or external clock can be selected. • Transfer rate clock input from the TMR can be used (SCI5, SCI6, SCI12).
	Double-speed mode	—	Baud rate generator double-speed mode can be selected.
	Multi-processor communications function	Serial communication among multiple processors	Serial communication among multiple processors
	Noise cancellation	The signal paths from input on the RXDn pins incorporate digital noise filters.	The signal paths from input on the RXDn pins incorporate digital noise filters.
Clock synchronous mode	Data length	8 bits	8 bits
	Receive error detection	Overrun error	Overrun error
	Hardware flow control	CTSn# and RTSn# pins can be used in controlling transmission and reception.	CTSn# and RTSn# pins can be used in controlling transmission and reception.
Smart card interface mode	Error processing	• An error signal can be automatically transmitted when a parity error is detected during reception. • Data can be automatically retransmitted when an error signal is received during transmission.	• An error signal can be automatically transmitted when a parity error is detected during reception. • Data can be automatically retransmitted when an error signal is received during transmission.
	Data type	Both direct convention and inverse convention are supported.	Both direct convention and inverse convention are supported.
Simple I²C mode	Communication format	I²C bus format	I²C bus format
	Operating mode	Master (single-master operation only)	Master (single-master operation only)
	Transfer speed	• Fast mode is supported. (SCI0 to SCI3) • 384 kbps, max. (SCI12)	• Fast mode is supported.
	Noise cancellation	• The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters. • The interval for noise cancellation is adjustable.	• The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters. • The interval for noise cancellation is adjustable.
Simple SPI mode	Data length	8 bits	8 bits
	Detection of errors	Overrun error	Overrun error
	SS input pin function	Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.	Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.
	Clock settings	Four kinds of settings for clock phase and clock polarity are selectable.	Four kinds of settings for clock phase and clock polarity are selectable.

Item		RX63T (SCIc, SCId)	RX26T (SCIk, SCIh)
Extended serial mode (supported by SCI12 only)	Start frame transmission	• Break field low width output and generation of interrupt on completion • Detection of bus collision and generation of interrupt on detection	• Break field low width output and generation of interrupt on completion • Detection of bus collision and generation of interrupt on detection
	Start frame reception	• Detection of break field low width and generation of interrupt on detection • Data comparison of control fields 0 and 1 and generation of interrupt when they match • Two kinds of data for comparison (primary and secondary) can be set in Control Field 1. • A priority interrupt bit can be set in Control Field 1. • Support for start frames that do not include a break field • Support for start frames that do not include a control field 0 • Function for measuring bit rates	• Detection of break field low width and generation of interrupt on detection • Data comparison of control fields 0 and 1 and generation of interrupt when they match • Two kinds of data for comparison (primary and secondary) can be set in Control Field 1. • A priority interrupt bit can be set in Control Field 1. • Support for start frames that do not include a break field • Support for start frames that do not include a control field 0 • Function for measuring bit rates
	I/O control function	• Ability to select polarity or TXDX12 and RXDX12 signals • Digital filtering can be specified for the RXDX12 signal. • Half-duplex operation employing RXDX12 and TXDX12 signals multiplexed on the same pin • Receive data sampling timing of RXDX12 pin can be selected. • Signals received on RXDX12 can be passed through to SCIc when the extended serial mode control section is off.	• Ability to select polarity or TXDX12 and RXDX12 signals • Digital filtering can be specified for the RXDX12 signal. • Half-duplex operation employing RXDX12 and TXDX12 signals multiplexed on the same pin • Receive data sampling timing of RXDX12 pin can be selected.
	Timer function	Usable as reloading timer	Usable as reloading timer
Bit rate modulation function		—	Correction of outputs from the on-chip baud rate generator can reduce errors.
Event link function (supported by SCI5 only)		—	• Error (receive error or error signal detection) event output • Receive buffer full event output • Transmit data empty event output • Transmit end event output

Note: 1. The 64/48-pin version is not supported.

RENESAS

Table 2.65   Comparison of Serial Communications Interface Channel Specifications

Item	RX63T (SCIc, SCId)	RX26T (SCIk, SCIh)
Asynchronous mode	SCI0, SCI1, SCI2, SCI3, SCI12	SCI1, SCI5, SCI6, SCI12
Clock synchronous mode	SCI0, SCI1, SCI2, SCI3, SCI12	SCI1, SCI5, SCI6, SCI12
Smart card interface mode	SCI0, SCI1, SCI2, SCI3, SCI12	SCI1, SCI5, SCI6, SCI12
Simple I^{2}C mode	SCI0, SCI1, SCI2, SCI3, SCI12	SCI1, SCI5, SCI6, SCI12
Simple SPI mode	SCI0, SCI1, SCI2, SCI3, SCI12	SCI1, SCI5, SCI6, SCI12
Data match detection	—	SCI1, SCI5, SCI6
Extended serial mode	SCI12	SCI12
MTU3 clock input[1]	SCI0, SCI1, SCI2, SCI3, SCI12	—
TMR clock input	—	SCI5, SCI6, SCI12
Event link function	—	SCI5

Note: 1. The 64/48-pin version is not supported.

Table 2.66   Comparison of Serial Communications Interface Registers

Register	Bit	RX63T (SCIc, SCId)	RX26T (SCIk, SCIh)
RDRH, RDRL, RDRHL	—	—	Data register H, L, and HL
TDRH, TDRL, TDRHL	—	—	Transmit data register H, L, and HL
SMR	CHR	Character length bit (Valid only in asynchronous mode) 0: Sending/Receiving 8-bit data[1] 1: Sending/Receiving 7-bit data[2]	Character length bit (Valid only in asynchronous mode[1]) Selection is made also using the SCMR.CHR1 bit. CHR1 CHR 0 0: Sending/Receiving 9-bit data 0 1: Sending/Receiving 9-bit data 1 0: Sending/Receiving 8-bit data (initial value) 1 1: Sending/Receiving 7-bit data[2]
	CM	Communication mode bit 0: Operating in asynchronous mode 1: Operating in clock synchronous mode	Communication mode bit 0: Operating in asynchronous mode or simple I^{2}C mode 1: Operating in clock synchronous mode or simple SPI mode

Register	Bit	RX63T (SCIc, SCId)	RX26T (SCIk, SCIh)
SCR	CKE[1:0]	Clock enable bits (For asynchronous mode) b1 b0 0 0: On-chip baud rate generator The SCKn pin can be used as an I/O port according to the I/O port settings. 0 1: On-chip baud rate generator Clock of the frequency of the bit rate is output from the SCKn pin. 1 x: External clock or MTU3 clock*4 When an external clock is used, input a clock of the frequency of 16 times the bit rate from the SCKn pin. Input a clock of the frequency of 8 times the bit rate when the SEMR.ABCS bit is "1". The MTU3 clock can be used. Make sure that the base clock input from the MTU3 does not exceed the PCLK frequency divided by 4. When the MTU3 clock is used, the SCKn pin can be used as an I/O port according to the I/O port settings. (For clock synchronous mode) b1 b0 0 x: Internal clock: The SCKn pin is a clock output pin. 1 x: External clock The SCKn pin is a clock input pin.	Clock enable bits (For asynchronous mode) b1 b0 0 0: On-chip baud rate generator The SCKn pin is high-impedance. 0 1: On-chip baud rate generator Clock of the frequency of the bit rate is output from the SCKn pin. 1 x: External clock or TMR clock When an external clock is used, input a clock of the frequency of 16 times the bit rate from the SCKn pin. Input a clock of the frequency of 8 times the bit rate when the SEMR.ABCS bit is "1". The SCKn pin is high-impedance when the TMR clock is used. (For clock synchronous mode) b1 b0 0 x: Internal clock The SCKn pin is a clock output pin. 1 x: External clock The SCKn pin is a clock input pin.
	MPIE	Multi-processor interrupt enable bit (Valid when the SMR.MP bit is "1" in asynchronous mode) 0: Normal reception operation 1: If the multi-processor bit of received data is "0", the system skips reading the data and prohibits the SSR.ORER and SSR.FER status flags from being set to "1". If the multi-processor bit of received data is "1", the system automatically clears the MPIE bit to "0", and then performs normal reception operation again.	Multi-processor interrupt enable bit (Valid when the SMR.MP bit= 1 in asynchronous mode) 0: Normal reception operation 1: If the multi-processor bit of received data is "0", the system skips reading the data and prohibits the SSR.RDRF, SSR.ORER, and SSR.FER status flags from being set to "1". If the multi-processor bit of received data is "1", the system automatically sets the MPIE bit to "0", and then performs normal reception operation again.
SCMR	CHR1	—	Character length bit 1
MDDR	—	—	Modulation duty register

Register	Bit	RX63T (SCIc, SCId)	RX26T (SCIk, SCIh)
SEMR	ACS0	Asynchronous mode clock source select bit [For the 144/120/112/100-pin version] (Valid only in asynchronous mode) 0: External clock input 1: MTU3 clock input (MTIOC6A, MTIOC7A) [For the 64/48-pin version] This bit is read as 0. The write value should be 0.	Asynchronous mode clock source select bit (Valid only in asynchronous mode) 0: External clock 1: Logical AND of two compare matches output from TMR (valid for SCI5, SCI6, and SCI12 only) Available compare match output varies per SCI channel.
	ITE	—	Immediate transmission enable bit
	BRME	—	Bit rate modulation enable bit
	ABCSE	—	Asynchronous mode base clock select extended bit*3
	BGDM	—	Baud rate generator double-speed mode select bit
	RXDESEL	—	Asynchronous start bit edge detection select bit
SPMR	MSS	Master/slave select bit 0: TXDn pins are used for transmission and RXDn pins are used for reception. (Master mode) 1: TXDn pins are used for reception and RXDn pins are used for transmission. (Slave mode)	Master/slave select bit 0: SMOSIn pins are used for transmission and SMISOn pins are used for reception. (Master mode) 1: SMOSIn pins are used for reception and SMISOn pins are used for transmission. (Slave mode)
CDR	—	—	Comparison data register
DCCR	—	—	Data comparison control register
SPTR	—	—	Serial port register
TMGR	—	—	Transmit/receive timing select register

Register	Bit	RX63T (SCIc, SCId)	RX26T (SCIk, SCIh)
CR2	BCCS[1:0]	Bus conflict detection clock select bits	Bus conflict detection clock select bits
			If the SMR.CKS[1:0] bits are not set to "00b" when the SEMR.BGDM bit is set to "0" or the SEMR.BGDM bit is set to "1":
		b5 b4	b5 b4
		0 0: SCI base clock	0 0: Base clock
		0 1: SCI base clock divided by 2	0 1: base clock divided by 2
		1 0: SCI base clock divided by 4	1 0: base clock divided by 4
		1 1: Setting prohibited	1 1: Setting prohibited
			If the SMR.CKS[1:0] bits are set to "00b" when the SEMR.BGDM bit is "1":
			b5 b4
			0 0: base clock divided by 2
			0 1: base clock divided by 4
			1 0: Setting prohibited
			1 1: Setting prohibited
PRDFR0	—	—	Product function select register 0

Notes: 1. In clock synchronous mode, the data length is always 8 bits regardless of the setting.
2. The bit order is always LSB first, and the MSB (b7) of the TDR register is not sent.
3. It is a reserved bit for SCI12. This bit is read as 0. The write value should be 0.
4. For the 64/48-pin version, only the external clock can be used.

2.25 I²C Bus Interface

Table 2.67 is Comparative Overview of I²C Bus Interfaces, and Table 2.68 is Comparison of I²C Bus Interface Registers.

Table 2.67   Comparative Overview of I²C Bus Interfaces

Item	RX63T (RIIC)	RX26T (RIICa)
Communication format	• I²C-bus format or SMBus format • Master mode or slave mode selectable • Automatic securing of the various setup times, hold times, and bus-free times for the transfer rate	• I²C-bus format or SMBus format • Master mode or slave mode selectable • Automatic securing of the various setup times, hold times, and bus-free times for the transfer rate
Transfer rate	up to 400 kbps	Fast-mode is supported (up to 400 kbps)
SCL clock	For master operation, the duty cycle of the SCL clock is selectable in the range from 4 to 96%.	For master operation, the duty cycle of the SCL clock is selectable in the range from 4 to 96%.
Issuing and detecting conditions	Start, restart, and stop conditions are automatically generated. Start conditions (including restart conditions) and stop conditions are detectable.	Start, restart, and stop conditions are automatically generated. Start conditions (including restart conditions) and stop conditions are detectable.
Slave address	• Up to three sets of slave addresses can be set. • 7-bit and 10-bit address formats are supported (along with the use of both at once). • General call addresses, device ID addresses, and SMBus host addresses are detectable.	• Up to three different slave addresses can be set. • 7-bit and 10-bit address formats are supported (along with the use of both at once). • General call addresses, device ID addresses, and SMBus host addresses are detectable.
Acknowledgment	• For transmission, the acknowledge bit is automatically loaded. — Transfer of the next data for transmission can be automatically suspended on detection of a not-acknowledge bit. • For reception, the acknowledge bit is automatically transmitted. — If a wait between the eighth and ninth clock cycles has been selected, software control of the value in the acknowledge field in response to the received value is possible.	• For transmission, the acknowledge bit is automatically loaded. — Transfer of the next data for transmission can be automatically suspended on detection of a not-acknowledge bit. • For reception, the acknowledge bit is automatically transmitted. — If a wait between the eighth and ninth clock cycles has been selected, software control of the value in the acknowledge field in response to the received value is possible.
Wait function	• In reception, the following periods of waiting can be obtained by holding the SCL clock at the low level. — Waiting between the eighth and ninth clock cycles — Waiting between the ninth clock cycle and the first clock cycle of the next transfer (WAIT function)	• In reception, the following periods of waiting can be obtained by holding the SCL line at the low level. — Waiting between the eighth and ninth clock cycles — Waiting between the ninth clock cycle and the first clock cycle of the next transfer
SDA output delay function	Timing of the output of transmitted data, including the acknowledge bit, can be delayed.	Change timing of the output of transmitted data, including the acknowledge bit, can be delayed.

Item	RX63T (RIIC)	RX26T (RIICa)
Arbitration	• For multi-master operation — Operation to synchronize the SCL clock in cases of conflict with the SCL signal from another master is possible. — When issuing the start condition would create conflict on the bus, loss of arbitration is detected by testing for non-matching between the internal signal for the SDA line and the level on the SDA line. — In master operation, loss of arbitration is detected by testing for non-matching between the signal on the SDA line and the internal signal for the SDA line. • Loss of arbitration due to detection of the start condition while the bus is busy is detectable (to prevent the issuing of double start conditions). • When transmitting a no-acknowledge bit, loss of arbitration is detected by testing for non-matching between the internal signal for the SDA line and the level on the SDA line. • Loss of arbitration due to non-matching of internal and line levels for data is detectable in slave transmission.	• For multi-master operation — Operation to synchronize the SCL in cases of conflict with the SCL signal from another master is possible. — When issuing the start condition would create conflict on the bus, loss of arbitration is detected by testing for non-matching between the internal signal for the SDA line and the level on the SDA line. — In master operation, loss of arbitration is detected by testing for non-matching between the signal on the SDA line and the internal signal for the SDA line. • Loss of arbitration due to detection of the start condition while the bus is busy is detectable (to prevent the issuing of double start conditions). • When transmitting a not-acknowledge bit, loss of arbitration is detected by testing for non-matching between the internal signal for the SDA line and the level on the SDA line. • Loss of arbitration due to non-matching of internal and line levels for data is detectable in slave transmission.
Timeout detection function	The internal timeout function is capable of detecting long-interval stop of the SCL clock.	The internal timeout function is capable of detecting long-interval stop of the SCL.
Noise cancellation	The interface incorporates digital noise filters for both the SCL and SDA signals, and the width for noise cancellation by the filters is adjustable by programming.	The interface incorporates digital noise filters for both the SCL and SDA signals, and the width for noise cancellation by the filters is adjustable by software.
Interrupt sources	• 4 sources — Occurrence of a communication error/event (Detection of AL, NACK, timeout, a start condition (including a restart condition), or a stop condition) — Receive data full (including matching with a slave address) — Transmit data empty (including matching with a slave address) — Transmit end	• 4 sources — Communication error/event Detection of arbitration lost, NACK, timeout, a start condition including a restart condition, or a stop condition — Receive data full (including matching with a slave address) — Transmit data empty (including matching with a slave address) — Transmit end
Low power consumption function	Ability to transition to module stop state	Ability to transition to module stop state

Item	RX63T (RIIC)	RX26T (RIICa)
RIIC operating modes	—	• 4 sources — Master transmit mode — Master receive mode — Slave transmit mode — Slave receive mode
Event link function (output)	—	• Four sources (RIIC0): — Occurrence of a communication error/event; detection of arbitration lost, NACK, timeout, a start condition (including a restart condition), or a stop condition — Receive data full (including matching with a slave address) — Transmit data empty (including matching with a slave address) — Transmit end

Table 2.68   Comparison of I²C Bus Interface Registers

Register	Bit	RX63T (RIIC)	RX26T (RIICa)
ICMR2	TMWE	Timeout internal counter write enable bit	—
ICIER	RIE	Receive data full interrupt enable bit 0: Receive data full interrupt (ICRXI) disabled 1: Receive data full interrupt (ICRXI) enabled	Receive data full interrupt request enable bit 0: Receive data full interrupt (RXI) request disabled 1: Receive data full interrupt (RXI) request enabled
	TEIE	Transmit end interrupt enable bit 0: Transmit end interrupt (ICTEI) disabled 1: Transmit end interrupt (ICTEI) enabled	Transmit end interrupt request enable bit 0: Transmit end interrupt (TEI) request disabled 1: Transmit end interrupt (TEI) request enabled
	TIE	Transmit data empty interrupt enable bit 0: Transmit data empty interrupt (ICTXI) disabled 1: Transmit data empty interrupt (ICTXI) enabled	Transmit data empty interrupt enable bit 0: Transmit data empty interrupt (TXI) request disabled 1: Transmit data empty interrupt (TXI) request enabled
TMOCNT	—	Timeout internal counter	—

2.26 CAN Module and CAN FD Module

Table 2.69 is Comparative Overview of CAN Module and CAN FD Module, and Table 2.70 is Comparison of CAN Module Registers and CAN FD Module Registers.

Table 2.69 Comparative Overview of CAN Module and CAN FD Module

Item	RX63T (CAN)	RX26T (CANFD)
Protocol	Conforming to the ISO 11898-1 standard (standard frame or extension frame)	Conforming to the ISO 11898-1:2015 specifications
Bit rate (RX63T) Data transfer rate (RX26T)	Programming is possible with a maximum bit rate of 1 Mbps (fCAN is equal to or larger than 8 MHz). fCAN: CAN clock source	Arbitration phase: Maximum of 1 Mbps Data phase: Maximum 8 Mbps[1]
Operating frequency	PCLKB: 60 MHz (max.)	Register block: Maximum of 60 MHz (PCLKB) Message buffer RAM: Maximum of 120 MHz (PCLKA)
Operating clock (DLL clock) for data link layer	—	Maximum of 60 MHz (either CANFDMCLK or CANFDCLK can be selected)
Message box (RX63T) Message buffer (RX26T)	32 mailboxes: Two mailbox modes can be selected. • Normal mailbox mode: 32 mailboxes can be configured for transmission or reception. • FIFO mailbox mode: 24 mailboxes can be configured for transmission or reception. Of the other mailboxes, four FIFO stages can be configured for transmission and four FIFO stages for reception.	• 32 receive message buffers • Four transmit message buffers • One transmit queue Automatic transfer of messages to the transmit queue is supported.
Frame type	• Data frame in base format (11-bit ID) • Data frame in extended format (29-bit ID) • Remote frame in base format (11-bit ID) • Remote frame in extended format (29-bit ID)	Classic CAN (CAN 2.0) • Data frame in base format (11-bit ID) • Data frame in extended format (29-bit ID) • Remote frame in base format (11-bit ID) • Remote frame in extended format (29-bit ID) CAN FD[1] • Data frame in base format (11-bit ID) • Data frame in extended format (29-bit ID)
Reception	• Data frames and remote frames can be received. • The ID format to be received (base ID only, extended ID only, or both base ID and extended ID) can be selected. • The one-shot receive function can be selected. • Overwrite mode (message is overwritten) or overrun mode (message is discarded) can be selected. • Reception end interrupt can be enabled or disabled individually for each mailbox.	• Data frames and remote frames can be received. • The ID format to be received (base ID only, extended ID only, or both base ID and extended ID) can be selected. • Receive message buffer interrupt can be enabled or disabled individually for each message buffer.
Data length	0 to 8 bytes	Classic CAN: 0 to 8 bytes CAN FD: 0 to 8, 12, 16, 20, 24, 32, 48, and 64 bytes[1]

Item	RX63T (CAN)	RX26T (CANFD)
Acceptance filter	• Eight acceptance masks (an individual mask for every four mailboxes) • Mailbox masks can be enabled or disabled individually.	Filtering is possible in the following fields: • IDE bit (base format, extended format, or both) • ID field • RTR bit (data frame or remote frame) (only for Classic CAN) • DLC field Data (data length) The protection function when the payload size is exceeded is provided. Acceptance filter list (AFL) entries can be updated during communication.
Transmission	• Data frames and remote frames can be sent. • The ID format to be sent (base ID only, extended ID only, or both base ID and extended ID) can be selected. • The one-shot transmission function can be selected. • Either ID priority transmission mode or mailbox number priority transmission mode can be selected. • Transmission requests can be aborted (completion of abort can be confirmed with a flag). • Transmission end interrupt can be enabled or disabled individually for each mailbox.	• Data frames and remote frames can be sent. • The ID format to be sent (base ID only or extended ID only) can be selected. • The one-shot transmission function can be selected. Either ID priority transmission mode or message buffer number priority transmission mode can be selected. • Transmission requests can be aborted (completion of abort can be confirmed with a flag). • Channel transmission interrupt can be enabled and disabled.
FIFO	• 24 mailboxes can be configured for transmission or reception. • Of the other mailboxes, four FIFO stages can be configured for transmission and four FIFO stages for reception.	The FIFO size is programmable. • Two receive FIFOs • One common FIFO (Whether to use the FIFO as a receive FIFO or transmit FIFO can be selected.)
Automatic transmission interval adjustment	—	Available when the common FIFO is configured as a transmit FIFO The interval between messages sent from the FIFO can be adjusted.
Bus-off recovery method	How to recover from the bus-off state can be selected. • Conforming to the ISO 11898-1 standard • The mode automatically changes to CAN Halt mode when bus off starts. • The mode automatically changes to CAN Halt mode when bus off ends. • A program causes a transition to CAN Halt mode. • A program causes a transition to error active state.	How to recover from the bus-off state can be selected. • Normal mode (ISO 11898-1 compliant) • Automatically enters CH_HALT mode when bus off starts. • Automatically enters CH_HALT mode when bus off ends. • Software causes a transition CH_HALT mode (during bus-off recovery period). • A program causes a transition to error active state.
Timestamp function	• Timestamp function with a 16-bit counter • The reference clock can be selected from 1, 2, 4, and 8 bit time.	Transmission and reception timestamp function
Interrupt function	• Five types of interrupt sources (reception end interrupt, transmission end interrupt, receive FIFO interrupt, transmit FIFO interrupt, and error interrupt)	Receive FIFO interrupt Global error interrupt Channel transmission interrupt Channel error interrupt Common FIFO reception interrupt Receive message buffer interrupt
CAN sleep mode	Current consumption can be reduced by stopping the CAN clock.	Module start/stop function for each CAN node (CH_SLEEP mode and GL_SLEEP mode)

Item	RX63T (CAN)	RX26T (CAN**FD**)
Error status monitoring	• CAN bus errors (stack error, form error, ACK error, CRC error, bit error, and ACK delimiter error) can be monitored. • Change of the error status can be detected (error warning, error passive, bus-off start, and bus-off recovery). • The error counter can be read.	—
Software support	—	Label information is automatically added to received messages.
Software support units	Three software support unis • Acceptance filter support • Mailbox search support (receive mailbox search, transmit mailbox search, and message lost search) • Channel search support	—
Test modes	Three test modes are provided for user evaluation: • Listen-only mode • Self-test mode 0 (external loopback) • Self-test mode 1 (internal loopback)	• Basic test mode • Listen-only mode • Self-test mode 0 (external loopback mode) • Self-test mode 1 (internal loopback mode)
Power down function	Ability to specify module stop state	Module start/stop function for each CAN node (CH_SLEEP mode and GL_SLEEP mode) Ability to transition to module stop state
RAM	—	RAM with ECC protection

Note: 1. This is only available for products that support the CAN FD protocol.

Table 2.70   Comparison of CAN Module Registers and CAN FD Module Registers

Register	Bit	RX63T (CAN)	RX26T (CAN**FD**)
CTLR	—	Control register	—
BCR	—	Bit configuration register	—
MKRk	—	Mask register k (k = 0 to 7)	—
FIDCR0 FIDCR1	—	FIFO receive ID comparison registers 0 and 1	—
MKIVLR	—	Mask disable register	—
MBj	—	Mailbox register j (j = 0 to 31)	—
MIER	—	Mailbox interrupt enable register	—
MCTLj	—	Message control register j (j = 0 to 31)	—
RFCR	—	Receive FIFO control register	—
RFPCR	—	Receive FIFO pointer control register	—
TFCR	—	Transmit FIFO control register	—
TFPCR	—	Transmit FIFO pointer control register	—
STR	—	Status register	—
MSMR	—	Mailbox search mode register	—
MSSR	—	Mailbox search status register	—
CSSR	—	Channel search support register	—
AFSR	—	Acceptance filter support register	—
EIER	—	Error interrupt enable register	—
EIFR	—	Error interrupt source decision register	—
RECR	—	Receive error count register	—
TECR	—	Transmit error count register	—

Register	Bit	RX63T (CAN)	RX26T (CANFD)
ECSR	—	Error code storage register	—
TSR	—	Timestamp register	—
TCR	—	Test control register	—
NBCR	—	—	Nominal bit rate configuration register
CHCR	—	—	Channel control register
CHSR	—	—	Channel status register
CHESR	—	—	Channel error status register
DBCR	—	—	Data bit rate configuration register
FDCFG	—	—	CAN FD configuration register
FDCTR	—	—	CAN FD control register
FDSTS	—	—	CAN FD status register
FDCRC	—	—	CAN FD CRC register
GCFG	—	—	Global configuration register
GCR	—	—	Global control register
GSR	—	—	Global status register
GESR	—	—	Global error status register
TISR	—	—	Transmit interrupt status register
TSCR	—	—	Timestamp counter register
AFCR	—	—	Acceptance filter list control register
AFCFG	—	—	Acceptance filter list configuration register
AFLn.IDR	—	—	Acceptance filter list n ID register (n = 0 to 15)
AFLn.MASK	—	—	Acceptance filter list n mask register (n = 0 to 15)
AFLn.PTR0	—	—	Acceptance filter list n pointer register 0 (n = 0 to 15)
AFLn.PTR1	—	—	Acceptance filter list n pointer register 1 (n = 0 to 15)
RMCR	—	—	Receive message buffer configuration register
RMNDR	—	—	Receive message buffer new data register
RFCRn	—	—	Receive FIFO n configuration register (n = 0, 1)
RFSRn	—	—	Receive FIFO n status register (n = 0, 1)
RFPCRn	—	—	Receive FIFO n pointer control register (n = 0, 1)
CFCR0	—	—	Common FIFO 0 configuration register
CFSR0	—	—	Common FIFO 0 status register
CFPCR0	—	—	Common FIFO 0 pointer control register
FESR	—	—	FIFO empty status register
FFSR	—	—	FIFO full status register
FMLSR	—	—	FIFO message lost status register
RFISR	—	—	Receive FIFO interrupt status register
DTCR	—	—	DMA transfer control register
DTSR	—	—	DMA transfer status register

Register	Bit	RX63T (CAN)	RX26T (CANFD)
TMCRn	—	—	Transmit message buffer n control register (n = 0 to 3)
TMSRn	—	—	Transmit message buffer n status register (n = 0 to 3)
TMTRSR0	—	—	Transmit message buffer transmission request status register 0
TMARSR0	—	—	Transmit message buffer transmission abort request status register 0
TMTCSR0	—	—	Transmit message buffer transmission completion status register 0
TMTASR0	—	—	Transmit message buffer transmission abort status register 0
TMIER0	—	—	Transmission message buffer interrupt enable register 0
TQCR0	—	—	Transmit queue 0 configuration register
TQSR0	—	—	Transmit queue 0 status register
TQPCR0	—	—	Transmit queue 0 pointer control register
THCR	—	—	Transmission history configuration register
THSR	—	—	Transmission history status register
THACR0	—	—	Transmission history access register 0
THACR1	—	—	Transmission history access register 1
THPCR	—	—	Transmission history pointer control register
GRCR	—	—	Global reset control register
GTMCR	—	—	Global test mode configuration register
GTMER	—	—	Global test mode enable register
GFDCFG	—	—	Global CAN FD configuration register
GTMLKR	—	—	Global test mode lock key register
RTPARk	—	—	RAM test page access register k (k = 0 to 63)
AFIGSR	—	—	Acceptance filter list ignore entry setting register
AFIGER	—	—	Acceptance filter list ignore entry enable register
RMIER	—	—	Receive message buffer interrupt enable register
ECCSR	—	—	ECC control/status register
ECTMR	—	—	ECC test mode register
ECTDR	—	—	ECC decoder test data register
ECEAR	—	—	ECC error address register

RENESAS

2.27 Serial Peripheral Interface

Table 2.71 is Comparative Overview of Serial Peripheral Interfaces, and Table 2.72 is Comparison of Serial Peripheral Interface Registers.

Table 2.71   Comparative Overview of Serial Peripheral Interfaces

Item	RX63T (RSPI)	RX26T (RSPId)
Number of channels	2 channel	1 channel
RSPI transfer functions	• Use of MOSI (Master out/slave in), MISO (Master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method). • Transmit-only operation is available. • Serial communication is possible in master/slave mode. • Switching of the polarity of the serial transfer clock. • Switching of the phase of the serial transfer clock.	• Use of MOSI (Master out/slave in), MISO (Master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method). • Communication modes: Full-duplex or simplex (transmit-only or reception-only (in slave mode)) can be selected. • Switching of the polarity of RSPCK • Switching of the phase of RSPCK
Data format	• Switching between MSB first and LSB first is possible. • Transfer bit length can be changed to 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits. • 128-bit transmit/receive buffers • Up to four frames can be transferred in one round of transmission or reception (each frame consisting of up to 32 bits).	• Switching between MSB first and LSB first is possible. • Transfer bit length is selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, and 32 bits. • 128-bit transmit/receive buffers • Up to four frames can be transferred in one round of transmission or reception (each frame consisting of up to 32 bits). • Byte swapping of transmit and receive data is possible. • Ability to invert the logic level of transmit/receive data
Bit rate	• In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from divided by 2 to divided by 4096). • In slave mode, an external input clock is used as the serial clock (the maximum frequency is that of PCLK divided by 8). — Width at high level: 4 cycles of PCLK — Width at low level: 4 cycles of PCLK	• In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from divided by 2 to divided by 4096). • In slave mode, the minimum PCLK clock divided by 4 can be input as RSPCK (the maximum frequency of RSPCK is that of PCLK divided by 4). — Width at high level: 2 cycles of PCLK — Width at low level: 2 cycles of PCLK
Buffer configuration	• Double buffer configuration for the transmit and receive buffers • 128-bit transmit/receive buffers	• Double buffer configuration for the transmit and receive buffers • 128 bits for the transmit and receive buffers
Error detection	• Mode fault error detection • Overrun error detection • Parity error detection	• Mode fault error detection • Overrun error detection • Parity error detection • Underrun error detection

Item	RX63T (RSPI)	RX26T (RSPId)
SSL control function	• Four SSL pins (SSLn0 to SSLn3) for each channel • In single-master mode, the SSLn0 to SSLn3 signals are output. • In multi-master mode: The SSLn0 signal is input, and the SSLn1 to SSLn3 signals are output or unused. • In slave mode: The SSLn0 signal is input, and the SSLn1 to SSLn3 signals are unused. • Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) — Range: 1 to 8 RSPCK cycles — (set in RSPCK-cycle units) • Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) — Range: 1 to 8 RSPCK cycles — (set in RSPCK-cycle units) • Controllable wait for next-access SSL output assertion (next-access delay) — Range: 1 to 8 RSPCK cycles — (set in RSPCK-cycle units) • Function for changing SSL polarity	• Four SSL pins (SSLA0 to SSLA3) for each channel • In single-master mode, SSLA0 to SSLA3 pins are output. • In multi-master mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for either output or unused. • In slave mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins are unused. • Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) — Range: 1 to 8 RSPCK cycles — (set in RSPCK-cycle units) • Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) — Range: 1 to 8 RSPCK cycles — (set in RSPCK-cycle units) • Controllable wait for next-access SSL output assertion (next-access delay) — Range: 1 to 8 RSPCK cycles — (set in RSPCK-cycle units) • Function for changing SSL polarity
Control in master transfer	• A transfer of up to eight commands can be executed sequentially in looped execution. • The following items can be specified for each command: — SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, MSB/LSB first, burst, RSPCK delay, SSL negation delay, and next-access delay • A transfer can be initiated by writing to the transmit buffer. • MOSI signal value can be specified in SSL negation.	• A transfer of up to eight commands can be executed sequentially in looped execution. • The following items can be specified for each command: — SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, MSB/LSB first, burst, RSPCK delay, SSL negation delay, and next-access delay • A transfer can be initiated by writing to the transmit buffer. • MOSI signal value can be specified in SSL negation. • RSPCK auto-stop function • The delay between data bytes can be shortened during burst transfers.
Interrupt sources	• Maskable interrupt sources — RSPI receive interrupt (receive buffer full) — RSPI transmit interrupt (transmit buffer empty) — RSPI error interrupt (mode fault, overrun, or parity error) RSPI idle interrupt (RSPI idle)	• Interrupt sources — Receive buffer full interrupt — Transmit buffer empty interrupt — Error interrupt (mode fault, overrun, underrun, or parity error) — Idle interrupt — Communication end interrupt

Item	RX63T (RSPI)	RX26T (RSPId)
Event link function (output)	—	• The following events can be output to the event link controller. (RSPI0) — Receive buffer full events — Transmit buffer empty events — Error events (mode fault, overrun, underrun, and parity error) — Idle event — Communication completion events
Other functions	• RSPI (initialization) function • Loopback mode function	• Function for initializing the RSPI • Loopback mode function
Low power consumption function	Ability to specify module stop state	Ability to specify module stop state

Table 2.72   Comparison of Serial Peripheral Interface Registers

Register	Bit	RX63T (RSPI)	RX26T (RSPId)
SPPCR	SPOM	RSPI output pin mode bit	—
SPSR	UDRF	—	Underrun error flag
	SPCF	—	Communication completion flag
SPDR	—	RSPI data register Supported access sizes • Longword access (SPDCR.SPLW = 1) • Word access (SPDCR.SPLW = 0)	RSPI data register Supported access sizes • Longword access (SPDCR.SPLW = 1, SPDCR.SPBYT = 0) • Word access (SPDCR.SPLW = 0, SPDCR.SPBYT = 0) • Byte access (SPDCR.SPBYT = 1)
SPDCR	SPBYT	—	RSPI byte access specification bit
SPCR2	SCKASE	—	RSPCK auto-stop function enable bit
SPDCR2	—	—	RSPI data control register 2
SPCR3	—	—	RSPI control register 3

2.28 CRC Calculator

Table 2.73 is Comparative Overview of CRC Calculators, and Table 2.74 is Comparison of CRC Calculator Registers.

Table 2.73   Comparative Overview of CRC Calculators

Item	RX63T (CRC)	RX26T (CRCA)	
Data size	8 bits	8 bits	32 bits
Data for CRC calculation	CRC codes are generated for any desired data in 8n-bit units (where n is a whole number)	CRC codes are generated for any desired data in 8n-bit units (where n is a whole number)	CRC codes are generated for any desired data in 32n-bit units (where n is a whole number)
CRC processor unit	8-bit parallel processing	8-bit parallel processing	32-bit parallel processing
CRC generating polynomial	One of three generating polynomials is selectable • 8-bit CRC: $X^8 + X^2 + X + 1$ • 16-bit CRC: $X^{16} + X^{15} + X^2 + 1$ $X^{16} + X^{12} + X^5 + 1$	One of three generating polynomials is selectable • 8-bit CRC: $X^8 + X^2 + X + 1$ • 16-bit CRC: $X^{16} + X^{15} + X^2 + 1$ $X^{16} + X^{12} + X_5 + 1$	One of two generating polynomials is selectable • 32-bit CRC: $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$ • $X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$
CRC calculation switching	CRC code generation for LSB first transfer or MSB first transfer can be selected.	The order of the bits produced by CRC calculation can be switched for LSB first or MSB first communication	
Low power consumption function	Ability to specify module stop state	Ability to transition to module stop state	

Table 2.74   Comparison of CRC Calculator Registers

Register	Bit	RX63T (CRC)	RX26T (CRCA)
CRCCR	GPS[1:0] (RX63T) GPS[2:0] (RX26T)	CRC generating polynomial switching bits b1 b0 0 0: No calculation is executed. 0 1: $X^8 + X^2 + X + 1$ 1 0: $X^{16} + X^{15} + X^2 + 1$ 1 1: $X^{16} + X^{12} + X^5 + 1$	CRC generating polynomial switching bits b2 b0 0 0 0: No calculation is executed. 0 0 1: 8-bit CRC ($X^8 + X^2 + X + 1$) 0 1 0: 16-bit CRC ($X^{16} + X^{15} + X^2 + 1$) 0 1 1: 16-bit CRC ($X^{16} + X^{12} + X^5 + 1$) 1 0 0: 32-bit CRC $\quad$ ($X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$) 1 0 1: 32-bit CRC $\quad$ ($X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$) 1 1 0: No calculation is executed. 1 1 1: No calculation is executed.
	LMS	CRC calculation switching bit (b2)	CRC calculation switching bit (b6)
CRCDIR	—	CRC data input register Supported access sizes • Byte access	CRC data input register Supported access sizes • Longword access (32-bit CRC selected) • Byte access (16-bit or 8-bit CRC selected)
CRCDOR	—	CRC data output register Supported access sizes • Word access The lower byte (b7 to b0) is used when generating 8-bit CRC.	CRC data output register Supported access sizes • Longword access (32-bit CRC selected) • Word access (16-bit CRC selected) • Byte access (8-bit CRC selected)

2.29 12-bit A/D Converter

Table 2.75 Comparative Overview of 12-Bit A/D Converters

Item	RX63T (S12ADB) 144/120/112/100-pin version	64/48-pin version	RX26T (S12ADHa)
Number of units	2 (S12AD0 and S12AD1)	1	3 (S12AD, S12AD1, S12AD2) (for products with 64-KB RAM) 2 (S12AD and S12AD2) (for products with 48-KB RAM)
Input channels	8 channels (4 channels × 2 (units))	8 channels (max.)	S12AD: 4 channels S12AD1: 4 channels S12AD2: 14 channels
Extended analog function	—		Temperature sensor output, internal reference voltage (S12AD2 only)
A/D conversion method	Successive approximation method		Successive approximation method
Resolution	12 bits		12 bits
Conversion time	1.0 µs per channel (when A/D conversion clock (ADCLK) = 50 MHz)		0.9 µs per channel (when A/D conversion clock (ADCLK) = 60 MHz)
A/D conversion clock	For the frequencies of the peripheral module clock PCLKB and A/D conversion clock ADCLK, one of the following division ratio can be set: — Frequency ratio of PCLKB to ADCLK = 1:1, 1:2, 1:4, or 1:8 ADCLK is set by using a clock pulse generator (CPG).		For the frequencies of the peripheral module clock PCLKB and A/D conversion clock ADCLK, one of the following frequency ratio can be set: — Frequency ratio of PCLKB to ADCLK = 1:1, 2:1, 4:1, or 1:2 ADCLK is set by using a clock pulse generator. The A/D conversion clock (ADCLK) can operate at frequencies from a Maximum of 60 MHz to a minimum of 8 MHz.
Data register	• 8 registers for analog input; 1 register for duplication of A/D-converted data in double trigger mode; 2 registers for duplication of A/D-converted data during extended operation in double trigger mode • The results of A/D conversion are stored in 12-bit A/D data registers. • Output of the results of A/D conversion at the 8/10/12-bit precision is supported (selection of right-shifting 2 or 4 bits of the conversion result output is supported).		1 register per channel for analog input; 1 register per unit for duplication of A/D-converted data in double trigger mode; 2 registers per unit for duplication of A/D-converted data in extended double trigger mode • 1 register for temperature sensor output (S12AD2) • 1 register for internal reference (S12AD2) • 1 register for self-diagnosis (per unit) • The results of A/D conversion are stored in 12-bit A/D data registers.

RENESAS

| Item | RX63T (S12ADB) | | RX26T (S12ADHa) |
	144/120/112/100-pin version	64/48-pin version	
Data register	• In addition mode, the value obtained by adding up A/D-converted results is stored as a 14-bit value in the A/D data registers.		• The value obtained by adding up A/D-converted results is stored as a value in the number of bit for conversion accuracy + 2 bits/4 bits in the A/D data registers in A/D-converted value addition mode.
	• Double trigger mode (One-cycle scan mode or group scan mode can be selected.) — The first piece of A/D-converted analog-input data on one selected channel is stored in the data register for the channel, and the second piece is stored in the 2 register.		• Double trigger mode (available in single scan mode or group scan mode) — The first piece of A/D-converted analog-input data on one selected channel is stored in the data register for the channel, and the second piece is stored in the duplication register.
	• Extended operation in double trigger mode (available for specific triggers) — A/D-converted analog-input data on one selected channel is stored in dual registers that are prepared for each type of trigger.		• Extended double trigger mode (available for specific triggers) A/D-converted analog-input data on one selected channel is stored in the duplication register that is prepared for each type of trigger.
Operating mode	• One-cycle scan mode: A/D conversion is performed only once on arbitrarily selected 4 or fewer channels of analog input.	• One-cycle scan mode: A/D conversion is performed only once on arbitrarily selected 8 or fewer channels of analog input.	The operating mode can be set individually for each unit. • Single scan mode: A/D conversion is performed only once on arbitrarily selected analog input channels. A/D conversion is performed only once on the temperature sensor output (S12AD2). A/D conversion is performed only once on the internal reference voltage (S12AD2).
	• Continuous scan mode: A/D conversion is performed repeatedly on arbitrarily selected 4 or fewer channels of analog input.	• Continuous scan mode: A/D conversion is performed repeatedly on arbitrarily selected 8 or fewer channels of analog input.	• Continuous scan mode: A/D conversion is performed repeatedly on arbitrarily selected analog input channels.

Item	RX63T (S12ADB)		RX26T (S12ADHa)
	144/120/112/100-pin version	64/48-pin version	
Operating mode	• Group scan mode: — A maximum of 4 channels of analog input are grouped into two groups (A and B), and the analog input of the channels in the selected group is converted only once. — A conversion start condition can be selected separately for groups A and B, allowing A/D conversion of each group to be started at different times.	• Group scan mode: — A maximum of 8 channels of analog input are grouped into two groups (A and B), and the analog input of the channels in the selected group is converted only once. — A conversion start condition can be selected separately for groups A and B, allowing A/D conversion of each group to be started at different times.	• Group scan mode: For the number of groups to be used, 2 (groups A and B) or 3 (groups A, B, and C) can be selected. (If 2 is selected, only a combination of groups A and B can be selected.) Arbitrarily selected analog input channels, the temperature sensor output (S12AD2), and the internal reference voltage (S12AD2) are divided into two groups (group A and B) or three groups (group A, B, and C), and A/D conversion of the analog input selected on a group basis is performed only once. The scanning start condition for groups A, B, and C (synchronous trigger) can be independently selected, allowing A/D conversion of each group to be started independently.
	• Group scan mode (with group A priority control selected) While A/D conversion for group B is operating, if trigger input for group A occurs, A/D conversion for group B stops and A/D conversion for group A starts. A/D conversion for group B resumes after A/D conversion for group A is completed (rescan).	• Group scan mode (with group priority control selected): While A/D conversion for group B is operating, if trigger input for group A occurs, A/D conversion for group B stops and A/D conversion for group A starts. — A/D conversion for group B resumes after A/D conversion for group A is completed (rescan).	• Group scan mode (with group priority control selected): If a higher-priority group trigger is input during scanning of a lower-priority group, scanning of the lower-priority group stops and scanning of the higher-priority group starts. The priority order is group A (highest) > group B > group C (lowest). Whether or not to restart scanning (rescan) of the lower-priority group after processing for the higher-priority group completes, is selectable. Rescan can also be set to start either from the first selected channel or from the channel on which A/D conversion did not complete.

RENESAS

| Item | RX63T (S12ADB) | | RX26T (S12ADHa) |
	144/120/112/100-pin version	64/48-pin version	
Conditions for A/D conversion start	• Software trigger • Synchronous trigger Trigger by the multi-function timer pulse unit (MTU3) or general PWM timer (GPT) • Asynchronous trigger A/D conversion can be started by the external trigger ADTRGn# pin.		• Software trigger • Synchronous trigger Trigger by the multi-function timer pulse unit (MTU), general purpose PWM timer (GPTW), 8-bit timer (TMR), or event link controller (ELC) • Asynchronous trigger A/D conversion can be started by the external trigger ADTRG0# (S12AD), ADTRG1# (S12AD1), or ADTRG2# (S12AD2) pin (individually for each of unit).
Functions	• Sample and hold function • Channel-dedicated sample and hold function (3 channels per unit) • Variable number of sampling states • Self-diagnosis of 12-bit A/D converter • A/D-converted value addition mode • Discharge function • Double trigger mode (duplication of A/D-converted data) • Window comparator function (3 channels per unit) • Input signal amplification function using the programmable gain amplifier (3 channels per unit)	• Sample and hold function • Channel-dedicated sample and hold function (3 channels) • Variable number of sampling states • Self-diagnosis of 12-bit A/D converter • A/D-converted value addition mode • Discharge function • Double trigger mode (duplication of A/D-converted data) • Window comparator function (3 channels)	• Sample and hold function dedicated to channels (three channels for each of S12AD and S12AD1) (Constant sampling can be set.) • Variable sampling time (settable on a per-channel basis) • Self-diagnosis of 12-bit A/D converter • Selectable A/D-converted value addition mode or average mode • Analog input disconnection detection assist function (discharge function/precharge function) • Double trigger mode (duplication of A/D-converted data) • Automatic clear function of A/D data registers • Compare function (window A and window B) • Order of channel conversion can be specified for each unit. • Input signal amplification function using the programmable gain amplifier (3 channels for each unit)

Item	RX63T (S12ADB) 144/120/112/100-pin version	64/48-pin version	RX26T (S12ADHa)
Interrupt sources	• In any modes other than double trigger mode or group scan mode, an A/D scan end interrupt request (S12ADI) can be generated on completion of single scan.	• In any modes other than double trigger mode or group scan mode, an A/D scan end interrupt request (S12ADI) can be generated on completion of single scan.	• In any modes other than double trigger mode and group scan mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of single scan (individually for each unit).
	• In double trigger mode, an A/D scan end interrupt request (S12ADI or S12ADI1) can be generated on completion of double scan.	• In double trigger mode, an A/D scan end interrupt request (S12ADI) can be generated on completion of double scan.	• In double trigger mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of double scan (individually for each unit).
	• In group scan mode, an A/D scan end interrupt request (S12ADI or S12ADI1) can be generated on completion of a scan for group A. An A/D scan end interrupt request (S12GBADI or S12GBADI1) for group B only can be generated on completion of a scan for group B.	• In group scan mode, an A/D scan end interrupt request (S12ADI or S12ADI1) can be generated on completion of a scan for group A. An A/D scan end interrupt request (S12GBADI) for group B only can be generated on completion of a scan for group B.	• In group scan mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of a scan for group A. An A/D scan end interrupt request (S12GBADI, S12GBADI1, or S12GBADI2) for group B can be generated on completion of a scan for group B. An A/D scan end interrupt request (S12GCADI, S12GCADI1, or S12GCADI2) can be generated on completion of a scan for group C.
	• If both group scan mode and double trigger mode are set, an A/D scan end interrupt request (S12ADI or S12ADI1) can be generated on completion of double scan for group A. An A/D scan end interrupt request (S12GBADI or S12GBADI1) for group B only can be generated on completion of a scan for group B.	• If both group scan mode and double trigger mode are set, an A/D scan end interrupt request (S12ADI) can be generated on completion of double scan for group A. An A/D scan end interrupt request (S12GBADI) for group B only can be generated on completion of a scan for group B.	• When double trigger mode is selected in group scan mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of a double scan for group A. A scan end interrupt request (S12GBADI/S12GCADI, S12GBADI1/S12GCADI1, or S12GBADI2/S12GCADI2) can be generated separately on completion of a scan for group B and group C.
	• An interrupt request (CMP0 to CMP2, CMP4 to CMP6) can be generated at comparator detection. (This can also be used as a POE source.)	• An interrupt request (CMP0 to CMP2) can be generated at comparator detection. (This can also be used as a POE source.)	
			• A compare interrupt request (S12CMPAI, S12CMPAI1, S12CMPAI2, S12CMPBI, S12CMPBI1, or S12CMPBI2) can be generated upon a match with the comparison condition for the digital compare function.

Item	RX63T (S12ADB) 144/120/112/100-pin version	64/48-pin version	RX26T (S12ADHa)
Interrupt sources	• The DMA controller (DMAC) or data transfer controller (DTC) can be activated by the following interrupts: S12ADI, S12GBADI, S12ADI1, and S12GBADI1; or CMP0 to CMP2 and CMP4 to CMP6.	• The DMA controller (DMAC) or data transfer controller (DTC) can be activated by the following interrupts: S12ADI1 and S12GBADI; or CMP0 to CMP2.	• The DMA controller (DMAC) or data transfer controller (DTC) can be activated by the following interrupts: S12ADI/S12ADI1/S12ADI2, S12GBADI/S12GBADI1/S12GBADI2, and S12GCADI/S12GCADI1/S12GCADI2.
Event link function	—	—	• An event can be output upon completion of all scans. • In single scan mode, an event can be output when the compare function window condition is met. • Scan can be started by a trigger output by the ELC.
Low power consumption function	Ability to specify module stop state	Ability to specify module stop state	The state of the module can be changed to a stopped state.

Table 2.76   Comparison of 12-Bit A/D Converter Registers

Register	Bit	RX63T (S12ADB) 144/120/112/ 100-pin version	64/48-pin version	RX26T (S12ADHa)
ADDRy	—	A/D data register y (y = 0 to 3)	A/D data register y (y = 0 to 7)	A/D data register y (y = 0 to 11, 16, or 17)
ADCSR	DBLANS[4:0] (S12AD)	Double trigger target channel select bits b0 b4 00000: AN000 00001: AN001 00010: AN002 00011: AN003	Double trigger target channel select bits b0 b4 00000: AN000 00001: AN001 00010: AN002 00011: AN003 00100: AN004 00101: AN005 00110: AN006 00111: AN007	Double trigger mode target channel select bits b0 b4 00000: AN000 00001: AN001 00010: AN002 00011: AN003 00100: AN004 00101: AN005 00110: AN006
	DBLANS[4:0] (S12AD1)	Double trigger target channel select bits b0 b4 00000: AN100 00001: AN101 00010: AN102 00011: AN103	—	Double trigger mode target channel select bits b0 b4 00000: AN100 00001: AN101 00010: AN102 00011: AN103
	DBLANS[4:0] (S12AD2)	—	—	Double trigger mode target channel select bits
	DBLE	Double trigger mode select bit 0: Double trigger mode is deselected. 1: Double trigger mode is selected.		Double trigger mode enable bit 0: Double trigger mode is disabled. 1: Double trigger mode is enabled.
ADTSDR	—	—		A/D temperature sensor data register
ADOCDR	—	—		A/D internal reference voltage data register

Register	Bit	RX63T (S12ADB) 144/120/112/ 100-pin version	64/48-pin version	RX26T (S12ADHa)
ADANSA	—	A/D channel select register A		—
ADANSA0	—	—		A/D channel select register A0
ADANSA1	—	—		A/D channel select register A1
ADANSB	—	A/D channel select register B		—
ADANSB0	—	—		A/D channel select register B0
ADANSB1	—	—		A/D channel select register B1
ADANSC0	—	—		A/D channel select register C0
ADANSC1	—	—		A/D channel select register C1
ADSCSn	—	—		A/D channel conversion order setting register n (n = 0 to 6)
ADADS	—	A/D-converted value addition mode select register		—
ADADS0	—	—		A/D-converted value addition/average channel select register 0
ADADS1	—	—		A/D-converted value addition/average channel select register 1
ADADC	ADC[1:0] (RX63T) ADC[2:0] (RX26T)	Addition count select bits b1 b0 0 0: Performs conversion once. (No addition is performed. Same as normal conversion.) 0 1: Performs conversion twice. (Addition is performed once.) 1 0: Performs conversion three times. (Addition is performed twice.) 1 1: Performs conversion four times. (Addition is performed three times.)		Addition count select bits b2 b0 0 0 0: Performs conversion once. (No addition is performed. Same as normal conversion.) 0 0 1: Performs conversion twice. (Addition is performed once.) 0 1 0: Performs conversion three times. (Addition is performed twice.) 0 1 1: Performs conversion four times. (Addition is performed three times.) 1 0 1: Performs conversion sixteen times. (Addition is performed fifteen times.) Settings other than the above are prohibited.
	AVEE	—		Average mode enable bit
ADCER	ADPRC[1:0]	A/D data register bit precision set bits		—
	DCE	Discharge enable bit		—
	ASE	—		A/D data register automatic setting enable bit
ADSTRGR	TRSB[5:0] (RX63T: 144/120/112/ 110-pin version) TRSB[4:0] (RX63T: 64/48-pin version) TRSB[6:0] (RX26T)	Group-B-dedicated A/D conversion start trigger select bits These bits select the A/D conversion start trigger for group B in group scan mode. For details, refer to Table 2.77 and Table 2.78.		Group B A/D conversion start trigger select bits These bits select the A/D conversion start trigger for group B in group scan mode. For details, refer to Table 2.77 and Table 2.78.

Register	Bit	RX63T (S12ADB)		RX26T (S12ADHa)
		144/120/112/ 100-pin version	64/48-pin version	
	TRSA[5:0] (RX63T: 144/120/112/ 110-pin version) TRSA[4:0] (RX63T: 64/48-pin version) TRSA[6:0] (RX26T)	A/D conversion start trigger select bits These bits select the A/D conversion start trigger in one-cycle scan mode or continuous scan mode. In group scan mode, these bits select the A/D conversion start trigger for group A. For details, refer to Table 2.77 and Table 2.78.		A/D conversion start trigger select bits These bits select the A/D conversion start trigger in single scan mode or continuous scan mode. In group scan mode, these bits select the A/D conversion start trigger for group A. For details, refer to Table 2.77 and Table 2.78.
ADEXICR	—	—		A/D conversion extended input control register
ADGCEXCR	—	—		A/D group C extended input control register
ADGCTRGR	—	—		A/D group C trigger select register
ADGCTRGR2	—	—		A/D group C trigger select register 2
ADSSTRn	—	A/D sampling state register n (n = 0 to 3)	A/D sampling state register n (n = 0 to 7)	A/D sampling state register n (n = 0 to 11, L, T, or O)
		A value in the range from 13 to 255 (states) can be set.		A value that is a multiple of 3 in the range from 12 to 252 (clocks) can be set.
		Initial value after a reset differs.		
ADSHCR	SSTSH[7:0]	Sampling time sample-and-hold circuit setting bits These bits set the sampling time. A value in the range from 4 to 255 (states) can be set.		Channel-dedicated sample-and-hold circuit sampling time setting bit These bits set the sampling time. A value in the range from 122 to 252 can be set.
		Initial value after a reset differs.		
ADSHMSR	—	—		A/D sample and hold operating mode select register
ADDISCR	—	—		A/D disconnection detection control register
ADELCCR	—	—		A/D event link control register
ADGSPCR	LGRRS	—		Restart Channel Select bit
ADCMPMD0	—	Comparator operating mode select register 0		—
ADCMPMD1	—	Comparator operating mode select register 1		—
ADCMPNR0	—	Comparator filter mode register 0		—
ADCMPFR	—	Comparator detection flag register		—
ADCMPSEL	—	Comparator interrupt select register		—
ADPG	—	A/D programmable gain amplifier register	—	—
ADGSPMR	—	A/D group-scan-priority mode register	—	—
ADCMPCR	—	—		A/D compare function control register
ADCMPANSR0	—	—		A/D compare function window A channel select register 0
ADCMPANSR1	—	—		A/D compare function window A channel select register 1
ADCMPANSER	—	—		A/D compare function window A extended input select register

| Register | Bit | RX63T (S12ADB) | | RX26T (S12ADHa) |
		144/120/112/ 100-pin version	64/48-pin version	
ADCMPLR0	—	—		A/D compare function window A comparison condition setting register 0
ADCMPLR1	—	—		A/D compare function window A comparison condition setting register 1
ADCMPLER	—	—		A/D compare function window A extended input comparison condition setting register
ADCMPDR0	—	—		A/D compare function window A low-order level setting register
ADCMPDR1	—	—		A/D compare function window A high-order level setting register
ADCMPSR0	—	—		A/D compare function window A channel status register 0
ADCMPSR1	—	—		A/D compare function window A channel status register 1
ADCMPSER	—	—		A/D compare function window A extended input channel status register
ADWINMON	—	—		A/D compare function window A/B status monitoring register
ADCMPBNSR	—	—		A/D compare function window B channel select register
ADWINLLB	—	—		A/D compare function window B low-order level setting register
ADWINULB	—	—		A/D compare function window B high-order level setting register
ADCMPBSR	—	—		A/D compare function window B Channel status register
ADPGACR	—	—		A/D programmable gain amplifier control register
ADPGAGS0	—	—		A/D programmable gain amplifier gain setting register 0
ADVMONCR	—	—		A/D internal reference voltage monitoring circuit enable register
ADVMONO	—	—		A/D internal reference voltage monitoring circuit output enable register

Table 2.77   Comparison of A/D Activation Source to Be Set in the ADSTRGR Register (144/120/112/100-pin version)

Bit	RX63T (S12ADB)	RX26T (S12ADHa)
TRSB[5:0] (RX63T) TRSB[6:0] (RX26T)	Group-B-dedicated A/D conversion start trigger select bits b5 b0 1 1 1 1 1 1: Trigger source not selected	Group B A/D conversion start trigger select bits b6 b0 0 1 1 1 1 1 1: Trigger source not selected 1 1 1 1 1 1 1: Trigger source not selected
	0 0 0 0 0 1: TRGA0N	0 0 0 0 0 0 1: TRGA0N
	0 0 0 0 1 0: TRGA1N	0 0 0 0 0 1 0: TRGA1N
	0 0 0 0 1 1: TRGA2N	0 0 0 0 0 1 1: TRGA2N
	0 0 0 1 0 0: TRGA3N	0 0 0 0 1 0 0: TRGA3N
	0 0 0 1 0 1: TRGA4N	0 0 0 0 1 0 1: TRGA4N
	0 0 0 1 1 0: TRGA6N	0 0 0 0 1 1 0: TRGA6N
	0 0 0 1 1 1: TRGA7N	0 0 0 0 1 1 1: TRGA7N
	0 0 1 0 0 0: TRG0AN	0 0 0 1 0 0 0: TRG0N
	0 0 1 0 0 1: TRG4AN	0 0 0 1 0 0 1: TRG4AN
	0 0 1 0 1 0: TRG4BN	0 0 0 1 0 1 0: TRG4BN
	0 0 1 0 1 1: TRG4AN or TRG4BN	0 0 0 1 0 1 1: TRG4AN or TRG4BN
	0 0 1 1 0 0: TRG4ABN	0 0 0 1 1 0 0: TRG4ABN
	0 0 1 1 0 1: TRG7AN	0 0 0 1 1 0 1: TRG7AN
	0 0 1 1 1 0: TRG7BN	0 0 0 1 1 1 0: TRG7BN
	0 0 1 1 1 1: TRG7AN or TRG7BN	0 0 0 1 1 1 1: TRG7AN or TRG7BN
	0 1 0 0 0 0: TRG7ABN	0 0 1 0 0 0 0: TRG7ABN
	0 1 0 0 0 1: GTADTRA0N	
	0 1 0 0 1 0: GTADTRB0N	
	0 1 0 0 1 1: GTADTRA1N	0 0 1 0 0 1 1: TRGA9N
	0 1 0 1 0 0: GTADTRB1N	0 0 1 0 1 0 0: TRG9N
	0 1 0 1 0 1: GTADTRA2N	
	0 1 0 1 1 0: GTADTRB2N	
	0 1 0 1 1 1: GTADTRA3N	
	0 1 1 0 0 0: GTADTRB3N	
	0 1 1 0 0 1: GTADTRA0N or GTADTRB0N	0 0 1 1 0 0 1: TRGA0N or TRG0N
	0 1 1 0 1 0: GTADTRA1N or GTADTRB1N	0 0 1 1 0 1 0: TRGA9N or TRG9N
	0 1 1 0 1 1: GTADTRA2N or GTADTRB2N	0 0 1 1 0 1 1: TRGA0N or TRGA9N
	0 1 1 1 0 0: GTADTRA3N or GTADTRB3N	0 0 1 1 1 0 0: TRG0N or TRG9N
	0 1 1 1 0 1: GTADTRA4N	0 0 1 1 1 0 1: TMTRG0AN_0
	0 1 1 1 1 0: GTADTRB4N	0 0 1 1 1 1 0: TMTRG0AN_1
	0 1 1 1 1 1: GTADTRA5N	0 0 1 1 1 1 1: TMTRG0AN_2
	1 0 0 0 0 0: GTADTRB5N	0 1 0 0 0 0 0: TMTRG0AN_3
	1 0 0 0 0 1: GTADTRA6N	0 1 0 0 0 0 1: TRG9AEN
	1 0 0 0 1 0: GTADTRB6N	0 1 0 0 0 1 0: TRG0AEN
	1 0 0 0 1 1: GTADTRA7N	0 1 0 0 0 1 1: TRGA09N
	1 0 0 1 0 0: GTADTRB7N	0 1 0 0 1 0 0: TRG09N
	1 0 0 1 0 1: GTADTRA4N or GTADTRB4N	
	1 0 0 1 1 0: GTADTRA5N or GTADTRB5N	
	1 0 0 1 1 1: GTADTRA6N or GTADTRB6N	
	1 0 1 0 0 0: GTADTRA7N or GTADTRB7N	

Bit	RX63T (S12ADB)	RX26T (S12ADHa)
TRSB[5:0] (RX63T) TRSB[6:0] (RX26T)		1 0 0 0 0 0 0: GTADTRA0N 1 0 0 0 0 0 1: GTADTRB0N 1 0 0 0 0 1 0: GTADTRA1N 1 0 0 0 0 1 1: GTADTRB1N 1 0 0 0 1 0 0: GTADTRA2N 1 0 0 0 1 0 1: GTADTRB2N 1 0 0 0 1 1 0: GTADTRA3N 1 0 0 0 1 1 1: GTADTRB3N 1 0 0 1 0 0 0: GTADTRA0N or GTADTRB0N 1 0 0 1 0 0 1: GTADTRA1N or GTADTRB1N 1 0 0 1 0 1 0: GTADTRA2N or GTADTRB2N 1 0 0 1 0 1 1: GTADTRA3N or GTADTRB3N 1 0 0 1 1 0 0: GTADTRA4N 1 0 0 1 1 0 1: GTADTRB4N 1 0 0 1 1 1 0: GTADTRA5N 1 0 0 1 1 1 1: GTADTRB5N 1 0 1 0 0 0 0: GTADTRA6N 1 0 1 0 0 0 1: GTADTRB6N 1 0 1 0 0 1 0: GTADTRA7N 1 0 1 0 0 1 1: GTADTRB7N 1 0 1 0 1 0 0: GTADTRA4N or GTADTRB4N 1 0 1 0 1 0 1: GTADTRA5N or GTADTRB5N 1 0 1 0 1 1 0: GTADTRA6N or GTADTRB6N 1 0 1 0 1 1 1: GTADTRA7N or GTADTRB7N 0 1 1 0 0 1 0: ELCTRG00N[1], ELCTRG10N[2], ELCTRG20N[3] 0 1 1 0 0 1 1: ELCTRG01N[1], ELCTRG11N[2], ELCTRG21N[3] 0 1 1 1 0 1 0: ELCTRG00N or ELCTRG01N[1]; ELCTRG10N or ELCTRG11N[2]; ELCTRG20N or ELCTRG21N[3]

Bit	RX63T (S12ADB)	RX26T (S12ADHa)
TRSA[5:0] (RX63T) TRSA[6:0] (RX26T)	A/D conversion start trigger select bits b13　　　　b8	A/D conversion start trigger select bits b14　　　b8
	1 1 1 1 1 1: Trigger source not selected	0 1 1 1 1 1: Trigger source not selected 1 1 1 1 1 1 1: Trigger source not selected
	0 0 0 0 0 0: ADTRG0# or ADTRG1#	0 0 0 0 0 0 0: ADTRGn#
	0 0 0 0 0 1: TRGA0N	0 0 0 0 0 0 1: TRGA0N
	0 0 0 0 1 0: TRGA1N	0 0 0 0 0 1 0: TRGA1N
	0 0 0 0 1 1: TRGA2N	0 0 0 0 0 1 1: TRGA2N
	0 0 0 1 0 0: TRGA3N	0 0 0 0 1 0 0: TRGA3N
	0 0 0 1 0 1: TRGA4N	0 0 0 0 1 0 1: TRGA4N
	0 0 0 1 1 0: TRGA6N	0 0 0 0 1 1 0: TRGA6N
	0 0 0 1 1 1: TRGA7N	0 0 0 0 1 1 1: TRGA7N
	0 0 1 0 0 0: TRG0AN	0 0 0 1 0 0 0: TRG0N
	0 0 1 0 0 1: TRG4AN	0 0 0 1 0 0 1: TRG4AN
	0 0 1 0 1 0: TRG4BN	0 0 0 1 0 1 0: TRG4BN
	0 0 1 0 1 1: TRG4AN or TRG4BN	0 0 0 1 0 1 1: TRG4AN or TRG4BN
	0 0 1 1 0 0: TRG4ABN	0 0 0 1 1 0 0: TRG4ABN
	0 0 1 1 0 1: TRG7AN	0 0 0 1 1 0 1: TRG7AN
	0 0 1 1 1 0: TRG7BN	0 0 0 1 1 1 0: TRG7BN
	0 0 1 1 1 1: TRG7AN or TRG7BN	0 0 0 1 1 1 1: TRG7AN or TRG7BN
	0 1 0 0 0 0: TRG7ABN	0 0 1 0 0 0 0: TRG7ABN
	0 1 0 0 0 1: GTADTRA0N	
	0 1 0 0 1 0: GTADTRB0N	
	0 1 0 0 1 1: GTADTRA1N	0 0 1 0 0 1 1: TRGA9N
	0 1 0 1 0 0: GTADTRB1N	0 0 1 0 1 0 0: TRG9N
	0 1 0 1 0 1: GTADTRA2N	
	0 1 0 1 1 0: GTADTRB2N	
	0 1 0 1 1 1: GTADTRA3N	
	0 1 1 0 0 0: GTADTRB3N	
	0 1 1 0 0 1: GTADTRA0N or GTADTRB0N	0 0 1 1 0 0 1: TRGA0N or TRG0N
	0 1 1 0 1 0: GTADTRA1N or GTADTRB1N	0 0 1 1 0 1 0: TRGA9N or TRG9N
	0 1 1 0 1 1: GTADTRA2N or GTADTRB2N	0 0 1 1 0 1 1: TRGA0N or TRGA9N
	0 1 1 1 0 0: GTADTRA3N or GTADTRB3N	0 0 1 1 1 0 0: TRG0N or TRG9N
	0 1 1 1 0 1: GTADTRA4N	0 0 1 1 1 0 1: TMTRG0AN_0
	0 1 1 1 1 0: GTADTRB4N	0 0 1 1 1 1 0: TMTRG0AN_1
	0 1 1 1 1 1: GTADTRA5N	0 0 1 1 1 1 1: TMTRG0AN_2
	1 0 0 0 0 0: GTADTRB5N	0 1 0 0 0 0 0: TMTRG0AN_3
	1 0 0 0 0 1: GTADTRA6N	0 1 0 0 0 0 1: TRG9AEN
	1 0 0 0 1 0: GTADTRB6N	0 1 0 0 0 1 0: TRG0AEN
	1 0 0 0 1 1: GTADTRA7N	0 1 0 0 0 1 1: TRGA09N
	1 0 0 1 0 0: GTADTRB7N	0 1 0 0 1 0 0: TRG09N
	1 0 0 1 0 1: GTADTRA4N or GTADTRB4N	
	1 0 0 1 1 0: GTADTRA5N or GTADTRB5N	
	1 0 0 1 1 1: GTADTRA6N or GTADTRB6N	
	1 0 1 0 0 0: GTADTRA7N or GTADTRB7N	

Bit	RX63T (S12ADB)	RX26T (S12ADHa)
TRSA[5:0] (RX63T) TRSA[6:0] (RX26T)		1 0 0 0 0 0 0: GTADTRA0N
		1 0 0 0 0 0 1: GTADTRB0N
		1 0 0 0 0 1 0: GTADTRA1N
		1 0 0 0 0 1 1: GTADTRB1N
		1 0 0 0 1 0 0: GTADTRA2N
		1 0 0 0 1 0 1: GTADTRB2N
		1 0 0 0 1 1 0: GTADTRA3N
		1 0 0 0 1 1 1: GTADTRB3N
		1 0 0 1 0 0 0: GTADTRA0N or GTADTRB0N
		1 0 0 1 0 0 1: GTADTRA1N or GTADTRB1N
		1 0 0 1 0 1 0: GTADTRA2N or GTADTRB2N
		1 0 0 1 0 1 1: GTADTRA3N or GTADTRB3N
		1 0 0 1 1 0 0: GTADTRA4N
		1 0 0 1 1 0 1: GTADTRB4N
		1 0 0 1 1 1 0: GTADTRA5N
		1 0 0 1 1 1 1: GTADTRB5N
		1 0 1 0 0 0 0: GTADTRA6N
		1 0 1 0 0 0 1: GTADTRB6N
		1 0 1 0 0 1 0: GTADTRA7N
		1 0 1 0 0 1 1: GTADTRB7N
		1 0 1 0 1 0 0: GTADTRA4N or GTADTRB4N
		1 0 1 0 1 0 1: GTADTRA5N or GTADTRB5N
		1 0 1 0 1 1 0: GTADTRA6N or GTADTRB6N
		1 0 1 0 1 1 1: GTADTRA7N or GTADTRB7N
		0 1 1 0 0 1 0: ELCTRG00N[1], ELCTRG10N[2], ELCTRG20N[3]
		0 1 1 0 0 1 1: ELCTRG01N[1], ELCTRG11N[2], ELCTRG21N[3]
		0 1 1 1 0 1 0: ELCTRG00N or ELCTRG01N[1]; ELCTRG10N or ELCTRG11N[2]; ELCTRG20N or ELCTRG21N[3]

Notes: 1. Unit 0
2. Unit 1
3. Unit 2

Table 2.78   Comparison of A/D Activation Source to Be Set in the ADSTRGR Register (64/48-pin version)

Bit	RX63T (S12ADB)	RX26T (S12ADHa)
TRSB[4:0] (RX63T) TRSB[6:0] (RX26T)	Group-B-dedicated A/D conversion start trigger select bits b4 b0 1 1 1 1 1: Trigger source not selected	Group B A/D conversion start trigger select bits b6 b0 0 1 1 1 1 1 1: Trigger source not selected 1 1 1 1 1 1 1: Trigger source not selected
	0 0 0 0 1: TRGA0N	0 0 0 0 0 0 1: TRGA0N
	0 0 0 1 0: TRGA1N	0 0 0 0 0 1 0: TRGA1N
	0 0 0 1 1: TRGA2N	0 0 0 0 0 1 1: TRGA2N
	0 0 1 0 0: TRGA3N	0 0 0 0 1 0 0: TRGA3N
	0 0 1 0 1: TRGA4N	0 0 0 0 1 0 1: TRGA4N
	0 0 1 1 0: TRGA6N	0 0 0 0 1 1 0: TRGA6N
	0 0 1 1 1: TRGA7N	0 0 0 0 1 1 1: TRGA7N
	0 1 0 0 0: TRG0AN	0 0 0 1 0 0 0: TRG0N
	0 1 0 0 1: TRG4AN	0 0 0 1 0 0 1: TRG4AN
	0 1 0 1 0: TRG4BN	0 0 0 1 0 1 0: TRG4BN
	0 1 0 1 1: TRG4AN or TRG4BN	0 0 0 1 0 1 1: TRG4AN or TRG4BN
	0 1 1 0 0: TRG4ABN	0 0 0 1 1 0 0: TRG4ABN
	0 1 1 0 1: TRG7AN	0 0 0 1 1 0 1: TRG7AN
	0 1 1 1 0: TRG7BN	0 0 0 1 1 1 0: TRG7BN
	0 1 1 1 1: TRG7AN or TRG7BN	0 0 0 1 1 1 1: TRG7AN or TRG7BN
	1 0 0 0 0: TRG7ABN	0 0 1 0 0 0 0: TRG7ABN
	1 0 0 0 1: GTADTRA0N	
	1 0 0 1 0: GTADTRB0N	
	1 0 0 1 1: GTADTRA1N	0 0 1 0 0 1 1: TRGA9N
	1 0 1 0 0: GTADTRB1N	0 0 1 0 1 0 0: TRG9N
	1 0 1 0 1: GTADTRA2N	
	1 0 1 1 0: GTADTRB2N	
	1 0 1 1 1: GTADTRA3N	
	1 1 0 0 0: GTADTRB3N	
	1 1 0 0 1: GTADTRA0N or GTADTRB0N	0 0 1 1 0 0 1: TRGA0N or TRG0N
	1 1 0 1 0: GTADTRA1N or GTADTRB1N	0 0 1 1 0 1 0: TRGA9N or TRG9N
	1 1 0 1 1: GTADTRA2N or GTADTRB2N	0 0 1 1 0 1 1: TRGA0N or TRGA9N
	1 1 1 0 0: GTADTRA3N or GTADTRB3N	0 0 1 1 1 0 0: TRG0N or TRG9N
		0 0 1 1 1 0 1: TMTRG0AN_0
		0 0 1 1 1 1 0: TMTRG0AN_1
		0 0 1 1 1 1 1: TMTRG0AN_2
		0 1 0 0 0 0 0: TMTRG0AN_3
		0 1 0 0 0 0 1: TRG9AEN
		0 1 0 0 0 1 0: TRG0AEN
		0 1 0 0 0 1 1: TRGA09N
		0 1 0 0 1 0 0: TRG09N
		1 0 0 0 0 0 0: GTADTRA0N
		1 0 0 0 0 0 1: GTADTRB0N
		1 0 0 0 0 1 0: GTADTRA1N
		1 0 0 0 0 1 1: GTADTRB1N
		1 0 0 0 1 0 0: GTADTRA2N
		1 0 0 0 1 0 1: GTADTRB2N
		1 0 0 0 1 1 0: GTADTRA3N
		1 0 0 0 1 1 1: GTADTRB3N

Bit	RX63T (S12ADB)	RX26T (S12ADHa)
TRSB[4:0] (RX63T) TRSB[6:0] (RX26T)		1 0 0 1 0 0 0: GTADTRA0N or GTADTRB0N
		1 0 0 1 0 0 1: GTADTRA1N or GTADTRB1N
		1 0 0 1 0 1 0: GTADTRA2N or GTADTRB2N
		1 0 0 1 0 1 1: GTADTRA3N or GTADTRB3N
		1 0 0 1 1 0 0: GTADTRA4N
		1 0 0 1 1 0 1: GTADTRB4N
		1 0 0 1 1 1 0: GTADTRA5N
		1 0 0 1 1 1 1: GTADTRB5N
		1 0 1 0 0 0 0: GTADTRA6N
		1 0 1 0 0 0 1: GTADTRB6N
		1 0 1 0 0 1 0: GTADTRA7N
		1 0 1 0 0 1 1: GTADTRB7N
		1 0 1 0 1 0 0: GTADTRA4N or GTADTRB4N
		1 0 1 0 1 0 1: GTADTRA5N or GTADTRB5N
		1 0 1 0 1 1 0: GTADTRA6N or GTADTRB6N
		1 0 1 0 1 1 1: GTADTRA7N or GTADTRB7N
		0 1 1 0 0 1 0: ELCTRG00N[1], ELCTRG10N[2], ELCTRG20N[3]
		0 1 1 0 0 1 1: ELCTRG01N[1], ELCTRG11N[2], ELCTRG21N[3]
		0 1 1 1 0 1 0: ELCTRG00N or ELCTRG01N[1]; ELCTRG10N or ELCTRG11N[2]; ELCTRG20N or ELCTRG21N[3]

Bit	RX63T (S12ADB)	RX26T (S12ADHa)
TRSA[4:0] (RX63T) TRSA[6:0] (RX26T)	A/D conversion start trigger select bits b12 b8 1 1 1 1 1: Trigger source not selected 0 0 0 0 0: ADTRG0# 0 0 0 0 1: TRGA0N 0 0 0 1 0: TRGA1N 0 0 0 1 1: TRGA2N 0 0 1 0 0: TRGA3N 0 0 1 0 1: TRGA4N 0 0 1 1 0: TRGA6N 0 0 1 1 1: TRGA7N 0 1 0 0 0: TRG0AN 0 1 0 0 1: TRG4AN 0 1 0 1 0: TRG4BN 0 1 0 1 1: TRG4AN or TRG4BN 0 1 1 0 0: TRG4ABN 0 1 1 0 1: TRG7AN 0 1 1 1 0: TRG7BN 0 1 1 1 1: TRG7AN or TRG7BN 1 0 0 0 0: TRG7ABN 1 0 0 0 1: GTADTRA0N 1 0 0 1 0: GTADTRB0N 1 0 0 1 1: GTADTRA1N 1 0 1 0 0: GTADTRB1N 1 0 1 0 1: GTADTRA2N 1 0 1 1 0: GTADTRB2N 1 0 1 1 1: GTADTRA3N 1 1 0 0 0: GTADTRB3N 1 1 0 0 1: GTADTRA0N or GTADTRB0N 1 1 0 1 0: GTADTRA1N or GTADTRB1N 1 1 0 1 1: GTADTRA2N or GTADTRB2N 1 1 1 0 0: GTADTRA3N or GTADTRB3N	A/D conversion start trigger select bits b14 b8 0 1 1 1 1 1: Trigger source not selected 1 1 1 1 1 1: Trigger source not selected 0 0 0 0 0 0: ADTRGn# 0 0 0 0 0 1: TRGA0N 0 0 0 0 1 0: TRGA1N 0 0 0 0 1 1: TRGA2N 0 0 0 1 0 0: TRGA3N 0 0 0 1 0 1: TRGA4N 0 0 0 1 1 0: TRGA6N 0 0 0 1 1 1: TRGA7N 0 0 1 0 0 0: TRG0N 0 0 1 0 0 1: TRG4AN 0 0 1 0 1 0: TRG4BN 0 0 0 1 0 1 1: TRG4AN or TRG4BN 0 0 0 1 1 0 0: TRG4ABN 0 0 0 1 1 0 1: TRG7AN 0 0 0 1 1 1 0: TRG7BN 0 0 0 1 1 1 1: TRG7AN or TRG7BN 0 0 1 0 0 0 0: TRG7ABN 0 0 1 0 0 1 1: TRGA9N 0 0 1 0 1 0 0: TRG9N 0 0 1 1 0 0 1: TRGA0N or TRG0N 0 0 1 1 0 1 0: TRGA9N or TRG9N 0 0 1 1 0 1 1: TRGA0N or TRGA9N 0 0 1 1 1 0 0: TRG0N or TRG9N 0 0 1 1 1 0 1: TMTRG0AN_0 0 0 1 1 1 1 0: TMTRG0AN_1 0 0 1 1 1 1 1: TMTRG0AN_2 0 1 0 0 0 0 0: TMTRG0AN_3 0 1 0 0 0 0 1: TRG9AEN 0 1 0 0 0 1 0: TRG0AEN 0 1 0 0 0 1 1: TRGA09N 0 1 0 0 1 0 0: TRG09N 1 0 0 0 0 0 0: GTADTRA0N 1 0 0 0 0 0 1: GTADTRB0N 1 0 0 0 0 1 0: GTADTRA1N 1 0 0 0 0 1 1: GTADTRB1N 1 0 0 0 1 0 0: GTADTRA2N 1 0 0 0 1 0 1: GTADTRB2N 1 0 0 0 1 1 0: GTADTRA3N 1 0 0 0 1 1 1: GTADTRB3N

Bit	RX63T (S12ADB)	RX26T (S12ADHa)

TRSA[4:0] (RX63T) TRSA[6:0] (RX26T)		1 0 0 1 0 0 0: GTADTRA0N or GTADTRB0N
		1 0 0 1 0 0 1: GTADTRA1N or GTADTRB1N
		1 0 0 1 0 1 0: GTADTRA2N or GTADTRB2N
		1 0 0 1 0 1 1: GTADTRA3N or GTADTRB3N
		1 0 0 1 1 0 0: GTADTRA4N
		1 0 0 1 1 0 1: GTADTRB4N
		1 0 0 1 1 1 0: GTADTRA5N
		1 0 0 1 1 1 1: GTADTRB5N
		1 0 1 0 0 0 0: GTADTRA6N
		1 0 1 0 0 0 1: GTADTRB6N
		1 0 1 0 0 1 0: GTADTRA7N
		1 0 1 0 0 1 1: GTADTRB7N
		1 0 1 0 1 0 0: GTADTRA4N or GTADTRB4N
		1 0 1 0 1 0 1: GTADTRA5N or GTADTRB5N
		1 0 1 0 1 1 0: GTADTRA6N or GTADTRB6N
		1 0 1 0 1 1 1: GTADTRA7N or GTADTRB7N
		0 1 1 0 0 1 0: ELCTRG00N[1],
		        ELCTRG10N[2],
		        ELCTRG20N[3]
		0 1 1 0 0 1 1: ELCTRG01N[1],
		        ELCTRG11N[2],
		        ELCTRG21N[3]
		0 1 1 1 0 1 0: ELCTRG00N or
		        ELCTRG01N[1]; ELCTRG10N
		        or ELCTRG11N[2];
		        ELCTRG20N or
		        ELCTRG21N[3]

Notes: 1. Unit 0
2. Unit 1
3. Unit 2

RENESAS

2.30 Data Operation Circuit

Table 2.79 is Comparative Overview of the Data Operation Circuit. Table 2.80 is Comparison of the Registers for the Data Operation Circuit.

Table 2.79   Comparative Overview of the Data Operation Circuit

Item	RX63T (DOC)	RX26T (DOCA)
Data operation function	Comparison, addition, or subtraction of 16-bit data	• Comparison of 16/32-bit data (whether the values are identical, which of the values is larger, or whether the value is within the range) • Addition or subtraction of 16/32-bit data
Low power consumption function	Ability to specify module stop state	Ability to transition to module stop state
Interrupt	• Occurs when the result of data comparison meets the detection condition. • Occurs when the result of data addition becomes larger than FFFFh (when data addition results in an overflow). • Occurs when the result of data subtraction becomes smaller than 0000h (when data subtraction results in an underflow).	• Occurs when the result of data comparison meets the detection condition. • Occurs when the result of data addition is FFFFh (when DOCR.DOPSZ = 0) or becomes larger than FFFF FFFFh (when DOCR.DOPSZ = 1) (when data addition results in an overflow). • Occurs when the result of data subtraction is 0000h (when DOCR.DOPSZ = 0) or becomes smaller than 0000 0000h (when DOCR.DOPSZ = 1) (when data subtraction results in an underflow).
Event link function (output)	—	• Occurs when the result of data comparison meets the detection condition. • Occurs when the result of data addition is FFFFh (when DOCR.DOPSZ = 0) or becomes larger than FFFF FFFFh (when DOCR.DOPSZ = 1) (when data addition results in an overflow). • Occurs when the result of data subtraction is 0000h (when DOCR.DOPSZ = 0) or becomes smaller than 0000 0000h (when DOCR.DOPSZ = 1) (when data subtraction results in an underflow).

Table 2.80   Comparison of the Registers for the Data Operation Circuit

Register	Bit	RX66T (DOC)	RX26T (DOCA)
DOCR	DOPSZ	—	Data operation size select bit
	DCSEL (RX63T) DCSEL[2:0] (RX26T)	Detection condition select bits b2 0: An inequality was detected as a result of data comparison. 1: An equality was detected as a result of data comparison.	Detection condition select bits b6 b4 0 0 0: Not equal (DODIR ≠ DODSR0) 0 0 1: Equal (DODIR = DODSR0). 0 1 0: Smaller (DODIR < DODSR0) 0 1 1: Larger (DODIR > DODSR0) 1 0 0: Within the range (DODSR0 < DODIR < DODSR1) 1 0 1: Not within the range (DODIR < DODSR0 and DODSR1 < DODIR) Other settings: Setting prohibited
	DOPCIE	Data operation circuit interrupt enable bit b4 0: Disables interrupts. 1: Enables interrupts.	Data operation circuit interrupt enable bit b7 0: Disables interrupts. 1: Enables interrupts.
	DOPCF	Data operation result flag	—
	DOPCFCL	DOPCF clear bit	—
DOSR	—	—	DOC status register
DOSCR	—	—	DOC status clear register
DODIR	—	DOC data input register	DOC data input register
		16-bit read/write-enabled register	32-bit read/write-enabled register
DODSR (RX63T) DODSR0 (RX26T)	—	DOC: Data setting register	DOC: Data setting register 0
		16-bit read/write-enabled register	32-bit read/write-enabled register
DODSR1	—	—	DOC: Data setting register 1

2.31 RAM

Table 2.81 is Comparative Overview of the RAM, and Table 2.82 is Comparison of the Registers for RAM.

Table 2.81   Comparative Overview of the RAM

Item	RX63T	RX26T
RAM capacity	48 KB, max.	64 KB/48 KB
RAM addresses	• For products with 48-KB RAM 0000 0000h to 0000 BFFFh • For products with 32-KB RAM 0000 0000h to 0000 7FFFh • For products with 24-KB RAM 0000 0000h to 0000 5FFFh • For products with 8-KB RAM 0000 0000h to 0000 1FFFh	• For products with 64-KB RAM 0000 0000h to 0000 FFFFh • For products with 48-KB RAM 0000 0000h to 0000 BFFFh
Memory buses	Memory bus 1	Memory bus 1
Access	• Single-cycle access is possible for both reading and writing. • The RAM can be enabled or disabled.	• Single-cycle access is possible for both reading and writing. • The RAM can be enabled or disabled.
Low power consumption function	The module stop state is selectable for RAM0.	Ability to transition to module stop state
Error checking	—	• Parity check: Detection of 1-bit errors • A non-maskable interrupt or an interrupt is generated when an error occurs.

Table 2.82   Comparison of the Registers for RAM

Register	Bit	RX63T	RX26T
RAMMODE	—	—	RAM operating mode control register
RAMSTS	—	—	RAM error status register
RAMECAD	—	—	RAM error address capture register
RAMPRCR	—	—	RAM protection register

2.32 Flash Memory

Table 2.83 is Comparative Overview of Flash Memory, and Table 2.84 is Comparison of the Registers for the Flash Memory.

Table 2.83   Comparative Overview of Flash Memory

| Item | RX63T | | RX26T | |
	ROM	E2 Data Flash	Code Flash Memory	Data Flash Memory
Memory capacity	512 KB, max.	• 32 KB • 8 KB	512 KB, max.	16 KB
Addresses	• Products with a capacity of 512 KB: — FFF8 0000h to FFFF FFFFh • Products with a capacity of 384 KB: — FFFA 0000h to FFFF FFFFh • Products with a capacity of 256 KB: — FFFC 0000h to FFFF FFFFh • Products with a capacity of 64 KB: — FFFF 0000h to FFFF FFFFh • Products with a capacity of 48 KB: — FFFF 4000h to FFFF FFFFh • Products with a capacity of 32 KB: — FFFF 8000h to FFFF FFFFh	• Products with a capacity of 32 KB: — 0010 0000h to 0010 1FFFh • Products with a capacity of 8 KB: — 0010 0000h to 0010 1FFFh	• Products with a capacity of 512 KB: [Linear mode] — FFF8 0000h to FFFF FFFFh [Dual mode] Bank 1 — FFF8 0000h to FFFB FFFFh Bank 2 — FFFC 0000h to FFFF FFFFh • Products with a capacity of 256 KB: — FFFC 0000h to FFFF FFFFh • Products with a capacity of 128 KB: — FFFE 0000h to FFFF FFFFh	• Products with a capacity of 16 KB: — 0010 0000h to 0010 3FFFh
Read cycles	Single-ICLK-cycle fast read	Word or byte read access requires 6 FCLK cycles.	One cycle	16-bit or 8-bit read access requires 8 FCLK clock cycles.
Value after erasure	FFh	Undefined	FFh	Undefined

RENESAS

Item	RX63T		RX26T	
	ROM	E2 Data Flash	Code Flash Memory	Data Flash Memory
Programming/ erasing method	• The product has a built-in sequencer (FCU) dedicated to perform writes to the ROM or E2 data flash memory. • The ROM or E2 data flash memory can be programmed or erased by issuing a command to the FCU.	• A sequencer (FCU) dedicated to data flash rewrite is incorporated. • Data flash write and erasure are possible by issuing a command to FCU.	• FACI commands specified in the FACI command issuing area (007E 0000h) can be used to program and erase the code flash memory and data flash memory. • Programming and erasure through serial interface transfer by a flash memory programmer (serial programming) • A user program can be used to program and erase the flash memory (self-programming).	
Security function	—	—	Protects against illicit tampering with or reading of data in flash memory.	
Protection function	• Unintended rewrite operations can be prevented by the register settings and the lock bit. • If an abnormality is detected during programming/erasing (P/E), the subsequent P/E processing is prohibited.	• Unintended rewrite and read operations can be prevented by the register settings. • Protection by register settings can be applied in units of 2 KB. • If an abnormality is detected during programming/erasing (P/E), the subsequent P/E processing is prohibited.	Protects against erroneous programming of the flash memory.	
Dual bank function	—	—	The dual bank configuration allows safe updating even upon interruption during a rewrite operation. • Linear mode: Code flash memory is used as one area. • Dual mode: Code flash memory is divided into two areas.	—
Trusted Memory (TM) function	—	—	Protects against illicit reading of code flash memory. • Linear mode: Blocks 8 and 9 • Dual mode: Blocks 8, 9, 30, and 31	—
BGO (background operation) function	• The CPU can execute a program in the ROM area while the E2 data flash memory is being programmed or erased.		• The code flash memory can be read while the code flash memory is being programmed or erased. • The data flash memory can be read while the code flash memory is being programmed or erased. • The code flash memory can be read while the data flash memory is being programmed or erased.	

Item	RX63T		RX26T	
	ROM	E2 Data Flash	Code Flash Memory	Data Flash Memory
Suspend/ resume function	• The CPU can suspend the programming or erasure of ROM and execute a program in the ROM area (Suspend). • The CPU can suspend the programming or erasure of the E2 data flash memory and read the E2 data flash memory area (Suspend). The suspended operation can resume later (Resume).		—	
Units of programming and erasure	• Programming of the user area and user boot area: 128 bytes • Erasure of the user area: Blocks • Erasure of the user boot area: 16 KB*1	• Programming of the data area: 2 bytes • Erasure of the data area: 32 bytes (1,024/256 blocks)	• Programming: 128 bytes • Erasure: Blocks	• Programming: 4 bytes • Erasure: Blocks
Blank check function	—	• The blank check command can be executed to check the erasure condition of data flash memory. • The size of the area for blank check is 8 bytes or 2 KB.	—	—
Other functions	—	—	Interrupts can be accepted during self-programming.	
On-board programming (serial programming and self-programming)	Rewrite in boot mode — The asynchronous serial interface (SCI1) is used. — The communication speed is adjusted automatically. — The user boot area is also rewritable. Rewrite in USB boot mode*2 — USB0 is used. — The product can be directly connected to the PC without special hardware. Rewrite in user boot mode*1 — Users can create their own boot programs. Rewrite by the ROM/E2 data flash memory rewrite routine in a user program — The ROM or E2 data flash memory can be rewritten without resetting the system.		• Programming/erasure in boot mode (SCI interface) — The asynchronous serial interface (SCI1) is used. — The communication speed is adjusted automatically.	
	—		• Programming/erasure in boot mode (FINE interface) — FINE is used. • Programming/erasure in single-chip mode — Programming and erasure are possible by using the code flash memory/data flash memory rewrite routine in the user program.	
Off-board programming (programming /erasure using a parallel programmer)	The user area or user boot area can be rewritten by using the flash writer.	The data area cannot be rewritten by using the flash writer.	—	—

Item	RX63T		RX26T	
	ROM	E2 Data Flash	Code Flash Memory	Data Flash Memory
Unique ID	—	—	A unique 12-byte ID code is provided for each MCU.	

Notes: 1. This function is unavailable with the 64/48-pin version of the product.
2. This function is unavailable with the 112/100/64/48-pin version of the product.

Table 2.84   Comparison of the Registers for the Flash Memory

Register	Bit	RX63T	RX26T
FWEPROR	FLWE[1:0]	b1 b0 0 0: Disables programming and erasure of the ROM/E2 DataFlash, programming and erasure of lock bits, reading of lock bits, and blank checking 0 1: Enables programming and erasure of the ROM/E2 DataFlash, programming and erasure of lock bits, reading of lock bits, and blank checking 1 0: Disables programming and erasure of the ROM/E2 DataFlash, programming and erasure of lock bits, reading of lock bits, and blank checking 1 1: Disables programming and erasure of the ROM/E2 DataFlash, programming and erasure of lock bits, reading of lock bits, and blank checking	b1 b0 0 0: Disables programming, block erasure, and blank checking 0 1: Enables programming, block erasure, and blank checking 1 0: Disables programming, block erasure, and blank checking 1 1: Disables programming, block erasure, and blank checking
FMODR	—	Flash mode register	—
FASTAT	DFLWPE	E2 data flash P/E protection violation flag	—
	DFLRPE	E2 data flash read protection violation flag	—
	DFLAE (RX63T) DFAE (RX26T)	Data flash access violation bit	Data flash memory access violation flag
	ROMAE (RX63T) CFAE (RX26T)	ROM access violation bit	Code flash memory access violation flag
FAEINT	DFLWPEIE	Data flash programing/erasure protection violation interrupt enable bit	—
	DFLRPEIE	Data flash read protection violation interrupt enable bit	—
	DFLAEIE (RX63T) DFAEIE (RX26T)	Data flash access violation interrupt enable bit	Data flash memory access violation interrupt enable bit

Register	Bit	RX63T	RX26T
FAEINT	ROMAEIE (RX63T) CFAEIE (RX26T)	ROM access violation interrupt enable bit 0: A FIFERR interrupt request is not generated when the FASTAT.ROMAE bit =1. 1: A FIFERR interrupt request is generated when the FASTAT.ROMAE bit =1.	Code flash memory access violation interrupt enable bit 0: Generation of a FIFERR interrupt request is disabled when FASTAT.CFAE = 1. 1: Generation of a FIFERR interrupt request is enabled when FASTAT.CFAE = 1.
DFLRE0	—	E2 data flash read enable register 0	—
DFLRE1	—	E2 data flash read enable register 1	—
DFLWE0	—	E2 data flash P/E enable register 0	—
DFLWE1	—	E2 data flash P/E enable register 1	—
FCURAME	—	FCU RAM enable register	—
FRDYIE	—	—	Flash ready interrupt enable register
FSADDR	—	—	FACI command start address register
FEADDR	—	—	FACI command end address register
FSTATR0 (RX63T) FSTATR (RX26T)	—	Flash status register 0 FSTATR0 is an 8-bit register.	Flash status register FSTATR0 is a 16-bit register
	FLWEERR		Flash P/E protection error flag
	PRGSPD	Write suspension status bit (b0)	Program suspension status flag (b8)
	ERSSPD	Erasure suspension status bit (b1)	Erasure suspension status flag (b9)
	DBFULL	—	Data buffer full flag
	SUSRDY	Suspension ready flag (b3)	Suspension ready bit (b11)
	PRGERR	Write error flag (b4)	Program error flag (b12)
	ERSERR	Erasure error bit (b5)	Erasure error bit (b13)
	ILGLERR	Illegal command error flag (b6)	Illegal command error bit (b14)
	FRDY	Flash ready flag (b7) 0: Executing write/erasure, write/erasure suspension processing, the lock bit read 2 command, the peripheral clock notification command, or blank check of data flash memory 1: None of the above processing is being performed.	Flash ready flag (b15) 0: Executing a command or programming, block erasure, P/E suspend, P/E resume, forced stop, blank check, or configuration setting 1: None of the above processing is being performed.
FSTATR1	—	Flash status register 1	—
FENTRYR	FENTRY0 (RX63T) FENTRYC (RX26T)	ROM P/E mode entry bit 0	Code flash memory P/E mode entry bit
	FEKEY[7:0] (RX63T) KEY[7:0] (RX26T)	Key code	Key code bit
FPROTR	—	Flash protection register	—
FRESETR	—	Flash reset register	—
DFLBCCNT	—	E2 data flash blank check control register	—

RENESAS

Register	Bit	RX63T	RX26T
FPESTAT	PEERRST [7:0]	P/E error status bit 00h: No error 01h: Error in the programming of an area protected by the lock bit 02h: Programming error due to a cause other than lock bit protection 11h: Error due to erasure of an area protected by the lock bit 12h: Erasure error due to a cause other than lock bit protection (Values other than above are reserved.)	P/E error status bit 00h: No error 02h: Program error 12h: Erase error
DFLBCSTAT (RX63T) FBCSTAT (RX26T)	—	E2 data flash blank check status register	Data flash blank check status register
PCKAR (RX63T) FPCKAR (RX26T)	KEY[7:0]	—	Key code bit
FSADDR	—	—	FACI command start address register
FEADDR	—	—	FACI command end address register
FSUINITR	—	—	Flash sequencer set-up initialization register
FPSADDR	—	—	Data flash programming start address register
FAWMON	—	—	Flash access window monitor register
FPCKAR	—	—	Flash sequencer processing clock frequency notification register
FSUACR	—	—	Start-up area control register
UIDRn	—	—	Unique ID register n (n = 0 to 2)

2.33 Packages

As indicated in Table 2.85, there are discrepancies in the package drawing codes and availability of some package types, and this should be borne in mind at the board design stage.

Table 2.85 Packages

Package Type	RENESAS Code	
	RX63T	RX26T
144-pin LQFP	○	✕
120-pin LQFP	○	✕
112-pin LQFP	○	✕
100-pin LFQFP	✕	○
100-pin LQFP	○	✕
80-pin LFQFP	✕	○
64-pin LFQFP	✕	○
64-pin LFQFP	✕	○
64-pin LQFP	○	✕
48-pin LFQFP	✕	○
48-pin LFQFP	✕	○
48-pin LQFP	○	✕
32-pin HWQFN	✕	○

○: Package available (Renesas code omitted); ✕: Package not available

3.   Comparison of Pin Functions

This section presents a comparative description of pin functions as well as a comparison of the pins for the power supply, clocks, and system control. Items that exist only on one group are indicated by **blue text**. Items that exist on both groups with different specifications are indicated by **red text**. **Black text** indicates there is no differences in the item's specifications between groups.

3.1   100-Pin Package

Table 3.1 is Comparative Listing of the Pin Functions of a 100-Pin Package.

Table 3.1   Comparative Listing of the Pin Functions of a 100-Pin Package

100-Pin	RX63T (100-pin LQFP)	RX26T (100-pin LFQFP)
1	PE5/BCLK/IRQ0	PE5/MTIOC9D/MTIOC9D#/GTIOC3A/ GTETRGB/GTIOC3A#/GTETRGD/SCK009/ CTS009#/RTS009#/SS009#/TXDB009/IRQ0/ ADST0
2	EMLE	EMLE/PN7/MTIOC9D/MTIOC9D#/IRQ5/ ADST0
3	VSS	VSS
4	P01/RD#/CTS0#/RTS0#/SS0#	P00/MTIOC9A/MTIOC9A#/CACREF/GTIU/ TIC3/RXD12/SMISO12/SSCL12/RXDX12/ RXD009/SMISO009/SSCL009/IRQ2/ADST1/ COMP0
5	VCL	VCL
6	P00/CS1#/CACREF	MD/FINED/PN6
7	MD/FINED	P01/MTIOC9C/MTIOC9C#/POE12#/ GTETRGA/GTETRGB/GTETRGC/ GTETRGD/GTIW/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/TXD009/TXDA009/ SMOSI009/SSDA009/IRQ4/ADST2/COMP1
8	PE4/A10/POE10#/MTCLKC/IRQ1	PE4/MTCLKC/MTCLKC#/POE10#/ GTETRGA/GTETRGB/GTETRGC/ GTETRGD/SCK009/TXDB009/IRQ1
9	PE3/A11/POE11#/MTCLKD/IRQ2-DS	PE3/MTCLKD/MTCLKD#/POE11#/ GTETRGA/GTETRGB/GTETRGC/ GTETRGD/CTS009#/RTS009#/SS009#/ DE009/IRQ2
10	RES#	RES#
11	XTAL	XTAL/P37/RXD5/SMISO5/SSCL5
12	VSS	VSS
13	EXTAL	EXTAL/P36/TXD5/SMOSI5/SSDA5
14	VCC	VCC
15	PE2/POE10#/NMI	PE2/POE10#/NMI/IRQ0
16	PE1/WR0#/WR#/CTS12#/RTS12#/SS12#/ SSLA3/SSLB3	PE1/MTIOC9D/MTIOC9D#/TMO5/CTS5#/ RTS5#/SS5#/CTS12#/RTS12#/SS12#/ SSLA3/SSL03/IRQ15
17	PE0/WR1#/BC1#/WAIT#/SSLA2/SSLB2/ CRX1/IRQ7	PE0/MTIOC9B/MTIOC9B#/TMCI1/TMCI5/ GTIV/RXD5/SMISO5/SSCL5/SSLA2/SSL02/ CRX0/IRQ7
18	TRST#/PD7/GTIOC0A/CTS0#/RTS0#/SS0#/ SSLA1/SSLB1/CTX1	TRST#/PD7/MTIOC9A/MTIOC9A#/TMRI1/ TMRI5/GTIOC0A/GTIOC3A/GTIOC0A#/ GTIOC3A#/GTIU/TXD5/SMOSI5/SSDA5/ SCK009/TXD008/TXDA008/SMOSI008/

100-Pin	RX63T (100-pin LQFP)	RX26T (100-pin LFQFP)
		SSDA008/TXDB009/SSLA1/SSL01/CTX0/IRQ8
19	TMS/PD6/GTIOC0B/SSLA0/SSLB0	TMS/PD6/MTIOC9C/MTIOC9C#/TMO1/GTIOC0B/GTIOC3B/GTIOC0B#/GTIOC3B#/GTIW/CTS1#/RTS1#/SS1#/RXD12/SMISO12/SSCL12/RXDX12/CTS011#/RTS011#/SS011#/DE011/SSLA0/SSL00/IRQ5/ADST0
20	TDI/PD5/GTIOC1A/RXD1/SMISO1/SSCL1/IRQ6	TDI/PD5/TMRI0/TMRI6/GTIOC1A/GTETRGA/GTIOC1A#/GTIOC7A/RXD1/SMISO1/SSCL1/RXD011/SMISO011/SSCL011/SSL00/IRQ6
21	TCK/FINEC/PD4/GTIOC1B/SCK1	TCK/PD4/TMCI0/TMCI6/GTIOC1B/GTETRGB/GTIOC1B#/SCK1/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/SCK011/TXDB011/SSL02/IRQ2
22	TDO/PD3/GTIOC2A/TXD1/SMOSI1/SSDA1	TDO/PD3/TMO0/GTIOC2A/GTETRGC/GTIOC2A#/GTIOC7B/TXD1/SMOSI1/SSDA1/TXD011/TXDA011/SMOSI011/SSDA011/MOSI0
23	PD2/CS2#/GTIOC2B/MOSIA/MOSIB	PD2/TMCI1/TMO4/GTIOC2B/GTIOC0A/GTIOC2B#/GTIOC0A#/SCK5/SCK008/TXDB008/MOSIA/MOSI0
24	PD1/CS0#/GTIOC3A/MISOA/MISOB	PD1/TMO2/GTIOC3A/GTIOC0B/GTIOC3A#/GTIOC0B#/RXD008/SMISO008/SSCL008/MISOA/MISO0
25	PD0/A12/GTIOC3B/RSPCKA/RSPCKB	PD0/TMO6/GTIOC3B/GTIOC1A/GTIOC3B#/GTIOC1A#/TXD008/TXDA008/SMOSI008/SSDA008/RSPCKA/RSPCK0
26	PB7/A19/SCK12	PB7/GTIOC1B/GTIOC1B#/SCK5/SCK12/SCK011/TXDB011/SSL03
27	PB6/A18/RXD12/SMISO12/SSCL12/RXDX12/CRX1/IRQ2	PB6/GTIOC2A/GTIOC3A/GTIOC2A#/GTIOC3A#/TOC0/RXD5/SMISO5/SSCL5/RXD12/SMISO12/SSCL12/RXDX12/RXD011/SMISO011/SSCL011/MISO0/CRX0/IRQ2
28	PB5/A17/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/CTX1	PB5/GTIOC2B/GTIOC3B/GTIOC2B#/GTIOC3B#/TIC0/TXD5/SMOSI5/SSDA5/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/TXD011/TXDA011/SMOSI011/SSDA011/RSPCK0/CTX0
29	PLLVCC	VCC
30	PB4/A16/POE8#/GTETRG0/IRQ3-DS	PB4/POE8#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/GTCPPO0/CTS5#/RTS5#/SS5#/RXD12/SMISO12/SSCL12/RXDX12/CTS011#/RTS011#/SS011#/SCK011/TXDB011/MISOA/SSL01/CRX0/IRQ3
31	PLLVSS	VSS
32	PB3/A15/MTIOC0A/CACREF/SCK0	PB3/MTIOC0A/MTIOC0A#/CACREF/GTIU/TOC1/SCK6/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/CTS009#/RTS009#/SS009#/DE009/RSPCKA/CTX0/IRQ9
33	PB2/MTIOC0B/TXD0/SMOSI0/SSDA0/SDA0	PB2/MTIOC0B/MTIOC0B#/TMRI0/

100-Pin	RX63T (100-pin LQFP)	RX26T (100-pin LFQFP)
		GTADSM0/GTIOC7A/GTIOC7A#/GTIV/TIC1/ TXD6/SMOSI6/SSDA6/SDA0/SDA00/ADSM0
34	PB1/MTIOC0C/RXD0/SMISO0/SSCL0/SCL0/ IRQ4	PB1/MTIOC0C/MTIOC0C#/TMCI0/ GTADSM1/GTIOC7B/GTIOC7B#/GTIW/ TOC2/RXD6/SMISO6/SSCL6/SCL0/SCL00/ IRQ4/ADSM1
35	PB0/A14/MTIOC0D/MOSIA/MOSIB	PB0/MTIOC0D/MTIOC0D#/TMO0/TIC2/ TXD6/SMOSI6/SSDA6/TXD008/TXDA008/ SMOSI008/SSDA008/CTS011#/RTS011#/ SS011#/DE011/MOSIA/MOSI0/IRQ8/ ADTRG2#
36	PA5/MTIOC1A/RXD0/SMISO0/SSCL0/ MISOA/MISOB/ADTRG1#	PA5/MTIOC1A/MTIOC1A#/TMCI3/RXD6/ SMISO6/SSCL6/RXD008/SMISO008/ SSCL008/MISOA/MISO0/IRQ1/ADTRG1#
37	PA4/MTIOC1B/TXD0/SMOSI0/SSDA0/ RSPCKA/RSPCKB/ADTRG0#	PA4/MTIOC1B/MTIOC1B#/TMCI7/SCK6/ TXD008/TXDA008/SMOSI008/SSDA008/ RSPCKA/RSPCK0/ADTRG0#
38	PA3/MTIOC2A/SCK0/SSLA0/SSLB0	PA3/MTIOC2A/MTIOC2A#/TMRI7/ GTADSM0/TXD009/TXDA009/SMOSI009/ SSDA009/SCK008/TXDB008/SSLA0/SSL00
39	PA2/MTIOC2B/RXD2/SMISO2/SSCL2/ SSLA1/SSLB1	PA2/MTIOC2B/MTIOC2B#/TMO7/ GTADSM1/CTS6#/RTS6#/SS6#/RXD009/ SMISO009/SSCL009/SSLA1/SSL01
40	PA1/MTIOC6A/TXD2/SMOSI2/SSDA2/ SSLA2/SSLB2	PA1/MTIOC6A/MTIOC6A#/TMO4/GTCPPO4/ TXD009/TXDA009/SMOSI009/SSDA009/ RXD011/SMISO011/SSCL011/SSLA2/ SSL02/CRX0/IRQ14/ADTRG0#
41	PA0/MTIOC6C/SCK2/SSLA3/SSLB3	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK009/ TXD011/TXDA011/SMOSI011/SSDA011/ TXDB009/SSLA3/SSL03/CTX0
42	VCC	VCC
43	P96/A13/POE4#/RXD1/SMISO1/SSCL1/ IRQ4-DS	P96/POE4#/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/GTCPPO4/CTS008#/ RTS008#/SS008#/DE008/SSL03/RSPCK0/ IRQ4
44	VSS	VSS
45	P95/MTIOC6B/GTIOC4A/TXD1/SMOSI1/ SSDA1	P95/MTIOC6B/MTIOC1A/MTIOC6B#/ MTIOC1A#/TMCI3/GTIOC4A/GTIOC7A/ GTIOC4A#/GTIOC7A#/GTOUUP/RXD6/ SMISO6/SSCL6/RXD008/SMISO008/ SSCL008/MISOA/SSL02/MISO0/IRQ1/ ADTRG1#
46	P94/MTIOC7A/GTIOC5A/CTS1#/RTS1#/ SS1#	P94/MTIOC7A/MTIOC2A/MTIOC7A#/ MTIOC2A#/TMRI7/GTIOC5A/GTADSM0/ GTIOC5A#/GTOVUP/TXD009/TXDA009/ SMOSI009/SSDA009/SCK008/TXDB008/ SSLA0/SSL00
47	P93/MTIOC7B/GTIOC6A/CTS2#/RTS2#/ SS2#	P93/MTIOC7B/MTIOC6A/MTIOC7B#/ MTIOC6A#/TMO4/GTIOC6A/GTIOC6A#/ GTOWUP/TXD009/TXDA009/SMOSI009/ SSDA009/RXD011/SMISO011/SSCL011/ SSLA2/SSL02/MOSI0/CRX0/IRQ14/ ADTRG0#
48	P92/MTIOC6D/GTIOC4B	P92/MTIOC6D/MTIOC6C/MTIOC6D#/

100-Pin	RX63T (100-pin LQFP)	RX26T (100-pin LFQFP)
		MTIOC6C#/TMO2/GTIOC4B/GTIOC7B/ GTIOC4B#/GTIOC7B#/GTOULO/SCK009/ TXD011/TXDA011/SMOSI011/SSDA011/ TXDB009/SSLA3/SSL03/MISO0/CTX0
49	P91/MTIOC7C/GTIOC5B	P91/MTIOC7C/MTIOC7C#/GTIOC5B/ GTIOC5B#/GTOVLO/RXD5/SMISO5/SSCL5/ RSPCK0
50	P90/MTIOC7D/GTIOC6B	P90/MTIOC7D/MTIOC7D#/GTIOC6B/GTIOC 6B#/GTOWLO/TXD5/SMOSI5/SSDA5/SSL01
51	P76/D0[A0/D0]/MTIOC4D/GTIOC2B	P76/MTIOC4D/MTIOC4D#/GTIOC2B/ GTIOC6B/GTIOC2B#/GTIOC6B#/GTOWLO/ SSL03
52	P75/D1[A1/D1]/MTIOC4C/GTIOC1B	P75/MTIOC4C/MTIOC4C#/GTIOC1B/ GTIOC5B/GTIOC1B#/GTIOC5B#/GTOVLO/ SSL02
53	P74/D2[A2/D2]/MTIOC3D/GTIOC0B	P74/MTIOC3D/MTIOC3D#/GTIOC0B/ GTIOC4B/GTIOC0B#/GTIOC4B#/GTOULO/ SSL01
54	P73/D3[A3/D3]/MTIOC4B/GTIOC2A	P73/MTIOC4B/MTIOC4B#/GTIOC2A/ GTIOC6A/GTIOC2A#/GTIOC6A#/GTOWUP/ SSL00
55	P72/D4[A4/D4]/MTIOC4A/GTIOC1A	P72/MTIOC4A/MTIOC4A#/GTIOC1A/ GTIOC5A/GTIOC1A#/GTIOC5A#/GTOVUP/ MOSI0
56	P71/D5[A5/D5]/MTIOC3B/GTIOC0A	P71/MTIOC3B/MTIOC3B#/GTIOC0A/ GTIOC4A/GTIOC0A#/GTIOC4A#/GTOUUP/ MISO0
57	P70/D6[A6/D6]/POE0#/CTS1#/RTS1#/SS1#/ IRQ5-DS	P70/MTIOC0A/MTCLKC/MTIOC0A#/ MTCLKC#/TMRI6/POE0#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/ GTCPPO0/SCK5/CTS009#/RTS009#/ SS009#/DE009/SSLA0/RSPCK0/IRQ5
58	P33/D7[A7/D7]/MTIOC3A/MTCLKA/SSLA3/ SSLB3	P33/MTIOC3A/MTCLKA/MTIOC3A#/ MTCLKA#/TMO0/GTIOC3B/GTIOC7B/ GTIOC3B#/GTIOC7B#/GTCPPO0/SSLA3/ SSL03/IRQ13
59	P32/D8[A8/D8]/MTIOC3C/MTCLKB/SSLA2/ SSLB2	P32/MTIOC3C/MTCLKB/MTIOC3C#/ MTCLKB#/TMO6/GTIOC3A/GTIOC7A/ GTIOC3A#/GTIOC7A#/SSLA2/SSL02/IRQ12
60	VCC	VCC
61	P31/D9[A9/D9]/MTIOC0A/MTCLKC/SSLA1/ SSLB1	P31/MTIOC0A/MTCLKC/MTIOC0A#/ MTCLKC#/TMRI6/GTIU/SSLA1/SSL01/IRQ6
62	VSS	VSS
63	P30/D10[A10/D10]/MTIOC0B/MTCLKD/ SCK0/SSLA0/SSLB0	P30/MTIOC0B/MTCLKD/MTIOC0B#/ MTCLKD#/TMCI6/GTIV/SCK008/CTS008#/ RTS008#/SS008#/DE008/SSLA0/SSL00/ IRQ7/COMP3
64	P24/D11[A11/D11]/CTS0#/RTS0#/SS0#/ RSPCKA/RSPCKB/IRQ4	P27/MTIOC1A/MTIOC0C/MTIOC1A#/ MTIOC0C#/TMO2/TMO6/POE9#/RSPCKA/ RSPCK0/IRQ15
65	P23/D12[A12/D12]/CACREF/TXD0/SMOSI0/ SSDA0/MOSIA/MOSIB/CTX1	P24/MTIC5U/MTIC5U#/TMCI2/TMO6/ CTS008#/RTS008#/SS008#/SCK008/DE008/ RSPCKA/RSPCK0/IRQ4/COMP0
66	P22/D13[A13/D13]/RXD0/SMISO0/SSCL0/	P23/MTIC5V/MTIC5V#/TMO2/CACREF/

100-Pin	RX63T (100-pin LQFP)	RX26T (100-pin LFQFP)
	MISOA/MISOB/CRX1/ADTRG#	TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/ TXD008/TXDA008/SMOSI008/SSDA008/ MOSIA/MOSI0/CTX0/IRQ11/COMP1
67	P21/D14[A14/D14]/MTCLKA/IRQ6-DS/ ADTRG1#	P22/MTIC5W/MTCLKD/MTIC5W#/ MTCLKD#/TMRI2/TMO4/MTIOC9B/GTIV/ RXD12/SMISO12/SSCL12/RXDX12/ RXD008/SMISO008/SSCL008/SCK008/ TXDB008/MISOA/MISO0/CRX0/IRQ10/ ADTRG2#/COMP2
68	P20/D15[A15/D15]/MTCLKB/IRQ7-DS/ ADTRG0#	P21/MTIOC9A/MTCLKA/MTIOC9A#/ MTCLKA#/TMCI4/TMO6/GTIU/TXD12/ SMOSI12/SSDA12/TXDX12/SIOX12/ TXD008/TXDA008/SMOSI008/SSDA008/ MOSIA/MOSI0/IRQ6/AN217/ADTRG1#/ COMP5
69	P65/A0/BC0#/AN5	P20/MTIOC9C/MTCLKB/MTIOC9C#/ MTCLKB#/TMRI4/TMO2/GTIW/CTS008#/ RTS008#/SS008#/RXD008/SMISO008/ SSCL008/DE008/RSPCKA/RSPCK0/IRQ7/ AN216/ADTRG0#/COMP4
70	P64/A1/AN4	P65/IRQ9/AN211/CMPC53/DA1
71	AVCC	P64/IRQ8/AN210/CMPC33/DA0
72	VREF	AVCC2
73	AVSS	AVSS2
74	P63/A2/AN3	P63/IRQ7/AN209/CMPC23
75	P62/A3/AN2	P62/IRQ6/AN208/CMPC43
76	P61/A4/AN1	P61/IRQ5/AN207/CMPC13
77	P60/A5/AN0	P60/IRQ4/AN206/CMPC03
78	P55/AN11/DA1	P55/IRQ3/AN203/CMPC32
79	P54/AN10/DA0	P54/IRQ2AN202/CMPC22/CVREFC1
80	P53/A6/AN9	P53/IRQ1/AN201/CMPC12/CVREFC0
81	P52/A7/AN8	P52/IRQ0/AN200/CMPC02
82	P51/AN7	P51/AN205/CMPC52
83	P50/AN6	P50/AN204/CMPC42
84	P47/AN103/CVREFH	P47/AN103
85	P46/AN102	P46/AN102/CMPC50/CMPC51
86	P45/AN101	P45/AN101/CMPC40/CMPC41
87	P44/AN100	P44/AN100/CMPC30/CMPC31
88	P43/AN003/CVREFL	P43/AN003
89	P42/AN002	P42/AN002/CMPC20/CMPC21
90	P41/AN001	P41/AN001/CMPC10/CMPC11
91	P40/AN000	P40/AN000/CMPC00/CMPC01
92	AVCC0	AVCC1
93	VREFH0	AVCC0
94	VREFL0	AVSS0
95	AVSS0	AVSS1
96	P82/WAIT#/MTIC5U/SCK12/IRQ3	P82/MTIC5U/MTIC5U#/TMO4/SCK6/SCK12/ IRQ3/COMP5
97	P81/A8/MTIC5V/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12	P81/MTIC5V/MTIC5V#/TMCI4/TXD6/ SMOSI6/SSDA6/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/COMP4
98	P80/A9/MTIC5W/RXD12/SMISO12/SSCL12/	P80/MTIC5W/MTIC5W#/TMRI4/RXD6/

100-Pin	RX63T (100-pin LQFP)	RX26T (100-pin LFQFP)
	RXDX12/IRQ5	SMISO6/SSCL6/RXD12/SMISO12/SSCL12/ RXDX12/IRQ5/COMP3
99	P11/ALE/MTCLKC/IRQ1-DS	P11/MTIOC3A/MTCLKC/MTIOC3A#/ MTCLKC#/TMO3/POE9#/MTIOC9D/ GTIOC3B/GTETRGA/GTIOC3B#/GTETRGC/ GTCPPO0/TOC3/SCK009/SCK008/ TXDB009/IRQ1
100	P10/MTCLKD/IRQ0-DS	P10/MTIOC9B/MTCLKD/MTIOC9B#/ MTCLKD#/TMRI3/POE12#/GTIOC3A/ GTETRGB/GTIOC3A#/GTETRGD/GTIV/ TIC3/CTS6#/RTS6#/SS6#/TXD009/ TXDA009/SMOSI009/SSDA009/IRQ0

3.2　64-Pin Package

Table 3.2 is Comparative Listing of the Pin Functions of a 64-Pin Package.

Table 3.2　Comparative Listing of the Pin Functions of a 64-Pin Package

64-Pin	RX63T (64-pin LQFP)	RX26T (64-pin LFQFP)
1	EMLE	EMLE/PN7/MTIOC9D/MTIOC9D#/IRQ5/ADST0
2	P00/GTIOC3A/CTS0#/RTS0#/SS0#/IRQ2-DS	P00/MTIOC9A/MTIOC9A#/CACREF/GTIU/TIC3/RXD12/SMISO12/SSCL12/RXDX12/RXD009*1/SMISO009*1/SSCL009*1/IRQ2/ADST1*1/COMP0
3	VCL	VCL
4	P01/GTIOC3B/CACREF/IRQ4-DS	MD/FINED/PN6
5	MD/FINED	P01/MTIOC9C/MTIOC9C#/POE12#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/GTIW/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/TXD009*1/TXDA009*1/SMOSI009*1/SSDA009*1/IRQ4/ADST2/COMP1
6	RES#	RES#
7	XTAL	XTAL/P37/RXD5/SMISO5/SSCL5
8	VSS	VSS
9	EXTAL	EXTAL/P36/TXD5/SMOSI5/SSDA5
10	VCC	VCC
11	PE2/POE10#/NMI	PE2/POE10#/NMI/IRQ0
12	TRST#/PD7/GTIOC0A/CTS0#/RTS0#/SS0#	TRST#/PD7/MTIOC9A/MTIOC9A#/TMRI1/TMRI5/GTIOC0A/GTIOC3A/GTIOC0A#/GTIOC3A#/GTIU/TXD5/SMOSI5/SSDA5/SCK009*1/TXD008*1/TXDA008*1/SMOSI008*1/SSDA008*1/TXDB009*1/SSLA1/SSL01*1/CTX0/IRQ8
13	TMS/PD6/GTIOC0B	TMS/PD6/MTIOC9C/MTIOC9C#/TMO1/GTIOC0B/GTIOC3B/GTIOC0B#/GTIOC3B#/GTIW/CTS1#/RTS1#/SS1#/RXD12/SMISO12/SSCL12/RXDX12/CTS011#*1/RTS011#*1/SS011#*1/DE011*1/SSLA0/SSL00*1/IRQ5/ADST0
14	TDI/PD5/GTIOC1A/RXD1/SMISO1/SSCL1	TDI/PD5/TMRI0/TMRI6/GTIOC1A/GTETRGA/GTIOC1A#/GTIOC7A/RXD1/SMISO1/SSCL1/RXD011*1/SMISO011*1/SSCL011*1/SSL00*1/IRQ6
15	TCK/FINEC/PD4/GTIOC1B/SCK1	TCK/PD4/TMCI0/TMCI6/GTIOC1B/GTETRGB/GTIOC1B#/SCK1/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/SCK011*1/TXDB011*1/SSL02*1/IRQ2
16	TDO/PD3/GTIOC2A/TXD1/SMOSI1/SSDA1	TDO/PD3/TMO0/GTIOC2A/GTETRGC/GTIOC2A#/GTIOC7B/TXD1/SMOSI1/SSDA1/TXD011*1/TXDA011*1/SMOSI011*1/SSDA011*1/MOSI0*1
17	PB7/GTIOC2B/SCK12	PB6/GTIOC2A/GTIOC3A/GTIOC2A#/GTIOC3A#/TOC0/RXD5/SMISO5/SSCL5/RXD12/SMISO12/SSCL12/RXDX12/RXD011*1/SMISO011*1/SSCL011*1/MISO0*1/

64-Pin	RX63T (64-pin LQFP)	RX26T (64-pin LFQFP)
		CRX0/IRQ2
18	PB6/GTIOC2B/RXD12/SMISO12/SSCL12/RXDX12	PB5/GTIOC2B/GTIOC3B/GTIOC2B#/GTIOC3B#/TIC0/TXD5/SMOSI5/SSDA5/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/TXD011*1/TXDA011*1/SMOSI011*1/SSDA011*1/RSPCK0*1/CTX0
19	PB5/POE11#/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/IRQ0	PB4/POE8#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/GTCPPO0/CTS5#/RTS5#/SS5#/RXD12/SMISO12/SSCL12/RXDX12/CTS011#*1/RTS011#*1/SS011#*1/SCK011*1/TXDB011*1/MISOA/SSL01*1/CRX0/IRQ3
20	VCC	PB3/MTIOC0A/MTIOC0A#/CACREF/GTIU/TOC1/SCK6/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/CTS009#*1/RTS009#*1/SS009#*1/DE009*1/RSPCKA/CTX0/IRQ9
21	PB4/POE8#/GTETRG/CTS12#/RTS12#/SS12#/IRQ3-DS	PB2/MTIOC0B/MTIOC0B#/TMRI0/GTADSM0/GTIOC7A/GTIOC7A#/GTIV/TIC1/TXD6/SMOSI6/SSDA6/SDA0/SDA00*1/ADSM0
22	VSS	PB1/MTIOC0C/MTIOC0C#/TMCI0/GTADSM1/GTIOC7B/GTIOC7B#/GTIW/TOC2/RXD6/SMISO6/SSCL6/SCL0/SCL00*1/IRQ4/ADSM1
23	PB3/MTIOC0A/MTCLKA/CACREF/SCK0	PB0/MTIOC0D/MTIOC0D#/TMO0/TIC2/TXD6/SMOSI6/SSDA6/TXD008*1/TXDA008*1/SMOSI008*1/SSDA008*1/CTS011#*1/RTS011#*1/SS011#*1/DE011*1/MOSIA/MOSI0*1/IRQ8/ADTRG2#
24	PB2/MTIOC0B/MTCLKB/TXD0/SMOSI0/SSDA0/SDA	VCC
25	PB1/MTIOC0C/RXD0/SMISO0/SSCL0/SCL	P96/POE4#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/GTCPPO4/CTS008#*1/RTS008#*1/SS008#*1/DE008*1/SSL03*1/RSPCK0*1/IRQ4
26	PB0/MTIOC0D/MOSIA	VSS
27	PA3/MTIOC2A/SSLA0	P95/MTIOC6B/MTIOC1A/MTIOC6B#/MTIOC1A#/TMCI3/GTIOC4A/GTIOC7A/GTIOC4A#/GTIOC7A#/GTOUUP/RXD6/SMISO6/SSCL6/RXD008*1/SMISO008*1/SSCL008*1/MISOA/SSL02*1/MISO0*1/IRQ1/ADTRG1#*1
28	PA2/MTIOC2B/SSLA1	P94/MTIOC7A/MTIOC2A/MTIOC7A#/MTIOC2A#/TMRI7/GTIOC5A/GTADSM0/GTIOC5A#/GTOVUP/TXD009*1/TXDA009*1/SMOSI009*1/SSDA009*1/SCK008*1/TXDB008*1/SSLA0/SSL00*1
29	P94/TXD1/SMOSI1/SSDA1	P93/MTIOC7B/MTIOC6A/MTIOC7B#/MTIOC6A#/TMO4/GTIOC6A/GTIOC6A#/GTOWUP/TXD009*1/TXDA009*1/SMOSI009*1/SSDA009*1/RXD011*1/SMISO011*1/SSCL011*1/SSLA2/SSL02*1/MOSI0*1/CRX0/IRQ14/ADTRG0#
30	P93/RXD1/SMISO1/SSCL1/IRQ1	P92/MTIOC6D/MTIOC6C/MTIOC6D#/

64-Pin	RX63T (64-pin LQFP)	RX26T (64-pin LFQFP)
		MTIOC6C#/TMO2/GTIOC4B/GTIOC7B/ GTIOC4B#/GTIOC7B#/GTOULO/SCK009*1/ TXD011*1/TXDA011*1/SMOSI011*1/ SSDA011*1/TXDB009*1/SSLA3/SSL03*1/ MISO0*1/CTX0
31	P92/SCK1	P91/MTIOC7C/MTIOC7C#/GTIOC5B/ GTIOC5B#/GTOVLO/RXD5/SMISO5/SSCL5/ RSPCK0*1
32	P91/CTS1#/RTS1#/SS1#	P90/MTIOC7D/MTIOC7D#/GTIOC6B/ GTIOC6B#/GTOWLO/TXD5/SMOSI5/ SSDA5/SSL01*1
33	P76/MTIOC4D/GTIOC2B/MTIOC7D	P76/MTIOC4D/MTIOC4D#/GTIOC2B/ GTIOC6B/GTIOC2B#/GTIOC6B#/GTOWLO/ SSL03*1
34	P75/MTIOC4C/GTIOC1B/MTIOC7C	P75/MTIOC4C/MTIOC4C#/GTIOC1B/ GTIOC5B/GTIOC1B#/GTIOC5B#/GTOVLO/ SSL02*1
35	P74/MTIOC3D/GTIOC0B/MTIOC6D	P74/MTIOC3D/MTIOC3D#/GTIOC0B/ GTIOC4B/GTIOC0B#/GTIOC4B#/GTOULO/ SSL01*1
36	P73/MTIOC4B/GTIOC2A/MTIOC7B	P73/MTIOC4B/MTIOC4B#/GTIOC2A/ GTIOC6A/GTIOC2A#/GTIOC6A#/GTOWUP/ SSL00*1
37	P72/MTIOC4A/GTIOC1A/MTIOC7B	P72/MTIOC4A/MTIOC4A#/GTIOC1A/ GTIOC5A/GTIOC1A#/GTIOC5A#/GTOVUP/ MOSI0*1
38	P71/MTIOC3B/GTIOC0A/MTIOC6B	P71/MTIOC3B/MTIOC3B#/GTIOC0A/ GTIOC4A/GTIOC0A#/GTIOC4A#/GTOUUP/ MISO0*1
39	P70/POE0#/CTS1#/RTS1#/SS1#/IRQ5-DS	P70/MTIOC0A/MTCLKC/MTIOC0A#/ MTCLKC#/TMRI6/POE0#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/ GTCPPO0/SCK5/CTS009#*1/RTS009#*1/ SS009#*1/DE009*1/SSLA0/RSPCK0*1/IRQ5
40	P33/MTIOC3A/MTIOC6A/SSLA3	VCC
41	P32/MTIOC3C/MTIOC6C/SSLA2	VSS
42	VCC	P22/MTIC5W/MTCLKD/MTIC5W#/ MTCLKD#/TMRI2/TMO4/MTIOC9B/GTIV/ RXD12/SMISO12/SSCL12/RXDX12/ RXD008*1/SMISO008*1/SSCL008*1/ SCK008*1/TXDB008*1/MISOA/MISO0*1/ CRX0/IRQ10/ADTRG2#/COMP2
43	P31/MTIOC0A/SSLA1	P21/MTIOC9A/MTCLKA/MTIOC9A#/ MTCLKA#/TMCI4/TMO6/GTIU/TXD12/ SMOSI12/SSDA12/TXDX12/SIOX12/ TXD008*1/TXDA008*1/SMOSI008*1/ SSDA008*1/MOSIA/MOSI0*1/IRQ6/AN217/ ADTRG1#*1/COMP5
44	VSS	P20/MTIOC9C/MTCLKB/MTIOC9C#/ MTCLKB#/TMRI4/TMO2/GTIW/CTS008#*1/ RTS008#*1/SS008#*1/RXD008*1/ SMISO008*1/SSCL008*1/DE008*1/RSPCKA/ RSPCK0*1/IRQ7/AN216/ADTRG0#/COMP4
45	P30/MTIOC0B/MTCLKD/TXD0/SMOSI0/	P65/IRQ9/AN211/CMPC53/DA1

64-Pin	RX63T (64-pin LQFP)	RX26T (64-pin LFQFP)
	SSDA0/SSLA0	
46	P24/MTIC5U/MTCLKC/RXD0/SMISO0/ SSCL0RSPCKA	P64/IRQ8/AN210/CMPC33*1/CMPC52*2/DA0
47	P23/MTIC5V/MTCLKB/CACREF/SCK0/ MOSIA	AVCC2
48	P22/MTIC5W/MTCLKA/CTS0#/RTS0#/SS0#/ MISOA	AVSS2
49	P47/AN007/CVREFH	P54/IRQ2/AN202/CMPC22/CVREFC1
50	P46/AN006	P53/IRQ1/AN201/CMPC12/CVREFC0
51	P45/AN005	P52/IRQ0/AN200/CMPC02
52	P44/AN004	P47/AN103*1/AN206*2/CMPC03*2
53	P43/AN003/CVREFL	P46/AN102*1/AN006*2/CMPC50*1/ CMPC51*1/CMPC21*2
54	P42/AN002	P45/AN101*1/AN005*2/CMPC40*1/ CMPC41*1/CMPC11*2
55	P41/AN001	P44/AN100*1/AN004*2/CMPC30*1/ CMPC31*1/CMPC01*2
56	P40/AN000	P43/AN003/CMPC23*2/CMPC50*2
57	AVCC0	P42/AN002/CMPC20/CMPC21*1
58	VREFH0	P41/AN001/CMPC10/CMPC11*1
59	VREFL0	P40/AN000/CMPC00/CMPC01*1/CMPC13*2
60	AVSS0	AVCC1*1/NC*2
61	P11/MTCLKC/IRQ1-DS	AVCC0
62	P10/MTCLKD/IRQ0-DS	AVSS0
63	PA5/MTIOC1A/MISOA	AVSS1*1/NC*2
64	PA4/MTIOC1B/RSPCKA/ADTRG0#	P11/MTIOC3A/MTCLKC/MTIOC3A#/ MTCLKC#/TMO3/POE9#/MTIOC9D/ GTIOC3B/GTETRGA/GTIOC3B#/GTETRGC/ GTCPPO0/TOC3/SCK009*1/SCK008*1/ TXDB009*1/IRQ1

Notes: 1. The function is unavailable with a product whose RAM size is 48 KB.
2. The function is unavailable with a product whose RAM size is 64 KB.

3.3   48-Pin Package

Table 3.3 is Comparative Listing of the Pin Functions of a 48-Pin Package.

Table 3.3   Comparative Listing of the Pin Functions of a 48-Pin Package

48-Pin	RX63T (48-pin LQFP)	RX26T (48-pin LFQFP)
1	MD/FINED	P00/MTIOC9A/MTIOC9A#/CACREF/GTIU/TIC3/RXD12/SMISO12/SSCL12/RXDX12/RXD009[1]/SMISO009[1]/SSCL009[1]/IRQ2/ADST1[1]/COMP0
2	RES#	VCL
3	XTAL	MD/FINED/PN6
4	VSS	RES#
5	EXTAL	XTAL/P37/RXD5/SMISO5/SSCL5
6	VCC	VSS
7	PE2/POE10#/NMI	EXTAL/P36/TXD5/SMOSI5/SSDA5
8	TRST#/PD7/GTIOC0A/CTS0#/RTS0#/SS0#	VCC
9	TMS/PD6/GTIOC0B	PE2/POE10#/NMI/IRQ0
10	TDI/PD5/GTIOC1A/RXD1/SMISO1/SSCL1	TRST#/PD7/MTIOC9A/MTIOC9A#/TMRI1/TMRI5/GTIOC0A/GTIOC3A/GTIOC0A#/GTIOC3A#/GTIU/TXD5/SMOSI5/SSDA5/SCK009[1]/TXD008[1]/TXDA008[1]/SMOSI008[1]/SSDA008[1]/TXDB009[1]/SSLA1/SSL01[1]/CTX0/IRQ8
11	TCK/FINEC/PD4/GTIOC1B/SCK1	TDI/PD5/TMRI0/TMRI6/GTIOC1A/GTETRGA/GTIOC1A#/GTIOC7A/RXD1/SMISO1/SSCL1/RXD011[1]/SMISO011[1]/SSCL011[1]/SSL00[1]/IRQ6
12	TDO/PD3/GTIOC2A/TXD1/SMOSI1/SSDA1	TDO/PD3/TMO0/GTIOC2A/GTETRGC/GTIOC2A#/GTIOC7B/TXD1/SMOSI1/SSDA1/TXD011[1]/TXDA011[1]/SMOSI011[1]/SSDA011[1]/MOSI0[1]
13	PB6/GTIOC2B/RXD12/SMISO12/SSCL12/RXDX12	PB6/GTIOC2A/GTIOC3A/GTIOC2A#/GTIOC3A#/TOC0/RXD5/SMISO5/SSCL5/RXD12/SMISO12/SSCL12/RXDX12/RXD011[1]/SMISO011[1]/SSCL011[1]/MISO0[1]/CRX0/IRQ2
14	PB5/POE11#/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/IRQ0	PB5/GTIOC2B/GTIOC3B/GTIOC2B#/GTIOC3B#/TIC0/TXD5/SMOSI5/SSDA5/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/TXD011[1]/TXDA011[1]/SMOSI011[1]/SSDA011[1]/RSPCK0[1]/CTX0
15	VCC	PB4/POE8#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/GTCPPO0/CTS5#/RTS5#/SS5#/RXD12/SMISO12/SSCL12/RXDX12/CTS011#[1]/RTS011#[1]/SS011#[1]/SCK011[1]/TXDB011[1]/MISOA/SSL01[1]/CRX0/IRQ3
16	PB4/POE8#/GTETRG/CTS12#/RTS12#/SS12#/IRQ3-DS	PB3/MTIOC0A/MTIOC0A#/CACREF/GTIU/TOC1/SCK6/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/CTS009#[1]/RTS009#[1]/SS009#[1]/DE009[1]/RSPCKA/CTX0/IRQ9
17	VSS	PB2/MTIOC0B/MTIOC0B#/TMRI0/GTADSM0/GTIOC7A/GTIOC7A#/GTIV/TIC1/

48-Pin	RX63T (48-pin LQFP)	RX26T (48-pin LFQFP)
		TXD6/SMOSI6/SSDA6/SDA0/SDA00*1/ ADSM0
18	PB3/MTIOC0A/MTCLKA/CACREF/SCK0	PB1/MTIOC0C/MTIOC0C#/TMCI0/ GTADSM1/GTIOC7B/GTIOC7B#/GTIW/ TOC2/RXD6/SMISO6/SSCL6/SCL0/SCL00*1/ IRQ4/ADSM1
19	PB2/MTIOC0B/MTCLKB/TXD0/SMOSI0/ SSDA0/SDA	PB0/MTIOC0D/MTIOC0D#/TMO0/TIC2/ TXD6/SMOSI6/SSDA6/TXD008*1/ TXDA008*1/SMOSI008*1/SSDA008*1/ CTS011#*1/RTS011#*1/SS011#*1/DE011*1/ MOSIA/MOSI0*1/IRQ8/ADTRG2#
20	PB1/MTIOC0C/RXD0/SMISO0/SSCL0/SCL	P95/MTIOC6B/MTIOC1A/MTIOC6B#/ MTIOC1A#/TMCI3/GTIOC4A/GTIOC7A/ GTIOC4A#/GTIOC7A#/GTOUUP/RXD6/ SMISO6/SSCL6/RXD008*1/SMISO008*1/ SSCL008*1/MISOA/SSL02*1/MISO0*1/IRQ1/ ADTRG1#*1
21	PB0/MTIOC0D/MOSIA	P94/MTIOC7A/MTIOC2A/MTIOC7A#/ MTIOC2A#/TMRI7/GTIOC5A/GTADSM0/ GTIOC5A#/GTOVUP/TXD009*1/TXDA009*1/ SMOSI009*1/SSDA009*1/SCK008*1/ TXDB008*1/SSLA0/SSL00*1
22	PA3/MTIOC2A/SSLA0	P93/MTIOC7B/MTIOC6A/MTIOC7B#/ MTIOC6A#/TMO4/GTIOC6A/GTIOC6A#/ GTOWUP/TXD009*1/TXDA009*1/ SMOSI009*1/SSDA009*1/RXD011*1/ SMISO011*1/SSCL011*1/SSLA2/SSL02*1/ MOSI0*1/CRX0/IRQ14/ADTRG0#
23	PA2/MTIOC2B/SSLA1	P92/MTIOC6D/MTIOC6C/MTIOC6D#/ MTIOC6C#/TMO2/GTIOC4B/GTIOC7B/ GTIOC4B#/GTIOC7B#/GTOULO/SCK009*1/ TXD011*1/TXDA011*1/SMOSI011*1/ SSDA011*1/TXDB009*1/SSLA3/SSL03*1/ MISO0*1/CTX0
24	P76/MTIOC4D/GTIOC2B/MTIOC7D	P91/MTIOC7C/MTIOC7C#/GTIOC5B/ GTIOC5B#/GTOVLO/RXD5/SMISO5/SSCL5/ RSPCK0*1
25	P75/MTIOC4C/GTIOC1B/MTIOC7C	P76/MTIOC4D/MTIOC4D#/GTIOC2B/ GTIOC6B/GTIOC2B#/GTIOC6B#/GTOWLO/ SSL03*1
26	P74/MTIOC3D/GTIOC0B/MTIOC6D	P75/MTIOC4C/MTIOC4C#/GTIOC1B/ GTIOC5B/GTIOC1B#/GTIOC5B#/GTOVLO/ SSL02*1
27	P73/MTIOC4B/GTIOC2A/MTIOC7B	P74/MTIOC3D/MTIOC3D#/GTIOC0B/ GTIOC4B/GTIOC0B#/GTIOC4B#/GTOULO/ SSL01*1
28	P72/MTIOC4A/GTIOC1A/MTIOC7A	P73/MTIOC4B/MTIOC4B#/GTIOC2A/ GTIOC6A/GTIOC2A#/GTIOC6A#/GTOWUP/ SSL00*1
29	P71/MTIOC3B/GTIOC0A/MTIOC6B	P72/MTIOC4A/MTIOC4A#/GTIOC1A/ GTIOC5A/GTIOC1A#/GTIOC5A#/GTOVUP/ MOSI0*1
30	P70/POE0#/CTS1#/RTS1#/SS1#/IRQ5-DS	P71/MTIOC3B/MTIOC3B#/GTIOC0A/ GTIOC4A/GTIOC0A#/GTIOC4A#/GTOUUP/

48-Pin	RX63T (48-pin LQFP)	RX26T (48-pin LFQFP)
		MISO0*1
31	VCC	VCC
32	P30/MTIOC0B/MTCLKD/TXD0/SMOSI0/SSDA0/SSLA0	VSS
33	VSS	P21/MTIOC9A/MTCLKA/MTIOC9A#/MTCLKA#/TMCI4/TMO6/GTIU/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/TXD008*1/TXDA008*1/SMOSI008*1/SSDA008*1/MOSIA/MOSI0*1/IRQ6/AN217/ADTRG1#*1/COMP5
34	P24/MTIC5U/MTCLKC/RXD0/SMISO0/SSCL0/RSPCKA	P20/MTIOC9C/MTCLKB/MTIOC9C#/MTCLKB#/TMRI4/TMO2/GTIW/CTS008#*1/RTS008#*1/SS008#*1/RXD008*1/SMISO008*1/SSCL008*1/DE008*1/RSPCKA/RSPCK0*1/IRQ7/AN216/ADTRG0#/COMP4
35	P23/MTIC5V/MTCLKB/CACREF/SCK0/MOSIA	AVCC2
36	P22/MTIC5W/MTCLKA/CTS0#/RTS0#/SS0#/MISOA	AVSS2
37	P47/AN007/CVREFH	P62/IRQ6/AN208/CMPC43
38	P44/AN004	P53/IRQ1/AN201/CMPC12/CVREFC0
39	P43/AN003/CVREFL	P52/IRQ0/AN200/CMPC02
40	P42/AN002	P44/AN004*2/AN100*1/CMPC01*2/CMPC30*1/CMPC31*1/
41	P41/AN001	P43/AN003/CMPC23*2/CMPC50*2
42	P40/AN000	P42/AN002/CMPC20/CMPC21*1
43	AVCC0	P41/AN001/CMPC10/CMPC11*1
44	VREFH0	P40/AN000/CMPC13*2/CMPC00/CMPC01*1
45	VREFL0	AVCC0/AVCC1*1
46	AVSS0	AVSS0/AVSS1*1
47	VCL	P11/MTIOC3A/MTCLKC/MTIOC3A#/MTCLKC#/TMO3/POE9#/MTIOC9D/GTIOC3B/GTETRGA/GTIOC3B#/GTETRGC/GTCPPO0/TOC3/SCK009*1/SCK008*1/TXDB009*1/IRQ1
48	EMLE	P10/MTIOC9B/MTCLKD/MTIOC9B#/MTCLKD#/TMRI3/POE12#/GTIOC3A/GTETRGB/GTIOC3A#/GTETRGD/GTIV/TIC3/CTS6#/RTS6#/SS6#/TXD009*1/TXDA009*1/SMOSI009*1/SSDA009*1/IRQ0

Notes: 1. The function is unavailable with a product whose RAM size is 48 KB.
2. The function is unavailable with a product whose RAM size is 64 KB.

4.   Points to Note when Replacing MCUs

This section presents important information on differences between the RX26T Group and the RX63T Group.

4.1, Notes on Pin Design presents notes related to hardware. 4.2, Notes on Functional Design presents notes related to software.

4.1   Notes on Pin Design

4.1.1   VCL Pin (External Capacitor)

When connecting a smoothing capacitor to the VCL pin to stabilize the internal power supply, select a capacitor rated at 0.1 μF for the RX63T Groups, and 0.47 μF on the RX26T Group.

4.1.2   Method of Inputting External Clock

On the RX63T Group, when inputting an external clock, the counter phase of the clock input to the EXTAL pin is allowed to be input to the XTAL pin. However, note that this is not allowed for the RX26T Group.

4.1.3   Main Clock Oscillator

When connecting an oscillator to the EXTAL or XTAL pin of the RX26T Group, use an oscillator whose resonator frequency is 8 MHz to 24 MHz.

4.1.4   Transition to Boot Mode (FINE Interface)

In the RX26T Group, transition to boot mode (FINE interface) is made if reset cancellation is made when the MD pin is Low and then it is switched to High after 20 to 100 ms.

For further information on operation modes, refer to the *RX26T Group User's Manual: Hardware* listed in section 5, Reference Documents.

4.1.5   Mode Setting Pins

The mode setting pins at the time of reset cancellation are only the MD pin for the RX26T Group, and the MD1 and MD0 pins for the RX63T Group.

4.1.6   PLLVCC Pin

The RX26T Group does not have the PLLVCC pin.

4.1.7   Capacitors Connected to Analog Power Supply Pins

When using the A/D converter with the A/D conversion clock at a frequency above 40 MHz, add a 0.01-μF capacitor between each 0.1-μF capacitor and power-supply pin.

4.2   Notes on Functional Design

Some software that runs on the RX63T Group is compatible with the RX26T Group. Nevertheless, appropriate caution must be exercised due to differences in aspects such as operation timing and electrical characteristics.

This section describes software-related considerations regarding function settings that differ between the RX26T Group and RX63T Group.

For differences between modules and functions, see section 2, Comparative Overview of Specifications. For further information, refer to the *User's Manual: Hardware* listed in section 5, Reference Documents.

4.2.1   Changing the Option-Setting Memory Through Self-Programming

In the RX26T Group, when changing the option setting memory through self-programming, use the configuration setting command to program the option setting memory to the configuration setting area.

For details on the configuration setting command, refer to the *RX26T Group User's Manual: Hardware* listed in section 5, Reference Documents.

4.2.2   Software Configurable Interrupt

On the RX63T Group, the interrupt sources have fixed vector numbers, but on the RX26T Group, the MTU, GPTW, RSPI, RSCI, and CANFD interrupt sources are classified as software configurable interrupt A and set in software configurable interrupt A source select register n (SLIARn), allowing interrupt sources to be allocated to 208 to 255 in the interrupt vector table.

4.2.3   User Boot Mode

UB code A, UB code B, and user boot mode exist on the RX63T Group. However, they do not exist on the RX26TN Group. For the RX26T Group, if you use the startup program protection function instead of user boot mode, you can program or erase the user area in the flash memory by using any interface. For details, refer to the *RX26T Group User's Manual: Hardware* listed in section 5, Reference Documents.

4.2.4   Using Flash Memory Commands

On the RX63T Group, programming and erasing of the flash memory is accomplished by first transitioning to the dedicated sequencer mode for ROM programming and erasing and then issuing software commands. On the RX26T Group, programming and erasing of the flash memory is accomplished by setting FACI commands in the FACI command-issuing area to control the FCU.

Table 4.1 is Comparison of Specifications of FCU Command and FACI Command.

Table 4.1   Comparison of Specifications of FCU Command and FACI Command

Item	FCU command (RX63T)	FACI command (RX26T)
Command-issuing area	Address for writing and erasure (0010 0000h to 0010 7FFFh) (In the case of 32 KB) (0010 0000h to 0010 1FFFh) (In the case of 8 KB)	FACI command issuing area (007E 0000h)

Item	FCU command (RX63T)	FACI command (RX26T)
Usable commands	• Transition to P/E normal mode • Transition to status read mode • Transition to lock bit read mode • Peripheral clock notification • Programming • Block erasure • P/E suspend • P/E resume • Status register clear • Blank check • Lock bit read 2 • Lock bit programming	• Programming • Block erasure • P/E suspend • P/E resume • Status clear • Forced stop • Blank check • Configuration setting

4.2.5   Flash Access Window Setting Register

For the RX26T-group product, once you set "0" for the access window protection bit (FSPR) of the access window setting register (FAW), you can no longer set the bit back to "1".

For details, refer to the *RX26T Group User's Manual: Hardware* listed in section 5, Reference Documents.

4.2.6   Clock Frequency Settings

The restrictions on clock frequency settings differ between the RX63T Group and RX26T Group.

For details, see Table 4.2.

Table 4.2   Comparison of the Restrictions on Clock Frequency Settings

Item	RX63T	RX26T
Restrictions on clock frequency settings	ICLK ≥ PCLK	PCLKC ≥ PCLKA ≥ PCLKB
Clock frequency setting restrictions when using CANFD	—	PCLKB:PCLKB = 2:1 PCLKB ≥ CANFDCLK PCLKB ≥ CANFDMCLK
Clock frequency ratio restrictions	—	ICLK:FCLK = N:1 or 1:N ICLK:PCLKA = N:1 or 1:N ICLK:PCLKB = N:1 or 1:N ICLK:PCLKC = N:1 or 1:N ICLK:PCLKD = N:1 or 1:N PCLKA:PCLKC = 1:1 or 1:2 PCLKB:PCLKD = 1:1 or 2:1 or 4:1 or 1:2

4.2.7   RIIC Operating Voltage Setting

When using the RIIC on the RX26T Group, it is necessary to specify the power supply voltage range to preserve the slope characteristics. VCC is set to a value of 4.5 V or greater by default. If it is set to a value less than 4.5 V, make sure to change the voltage range before activating the RIIC.

For details, refer to the description of the VOLSR.RICVLS bit in *RX26T Group User's Manual: Hardware*.

4.2.8   Voltage Level Setting

On the RX26T Group, the operating mode setting in the voltage level setting register (VOLSR), the voltage detection circuit setting in the voltage detection level select register (LVDLVLR), and the option-setting memory setting in the option function select register 1 (OFS1) need to be changed as appropriate to match the operating voltage. Use a program to set these values.

4.2.9   Option-Setting Memory

On the RX63T Group, the ID code protection codes and ID code protection codes for the on-chip debugger are located in flash memory, but on the RX26T Group, they are located in the option-setting memory. Note that the setting configuration procedures are different.

4.2.10 Main Clock Oscillator

On the RX63T Group, the main clock starts oscillation after reset cancellation. On the RX26T Group, however, a program is required to start the main clock oscillation because operation is made by the LOCO clock after reset cancellation.

4.2.11 PLL Circuit

On the RX63T Group, the frequency multiplication factor available for the PLL circuit is 8, 10, 12, 16, 20, 24, 25, or 50. On the RX26T Group, the frequency multiplication factor available for the PLL circuit is 10 to 30 (in 0.5 increments). To use the PLL circuit, change the setting of the PLLCR.STC bits to an appropriate value. Also, on the RX26T Group, use a program to switch the PLL clock.

4.2.12 MTU/GPTW Operating Frequency

On the RX26T Group, the PCLKC is used as the MTU/GPTW count clock, and PCLKA is used as the bus clock. Note that limitations apply regarding the usable frequency combinations.

4.2.13 DMAC Activation by MTU

When the DMAC is activated by the MTU on the RX26T Group, the activation source is cleared when the DMAC requests ownership of the internal bus. Accordingly, the state of the internal bus may delay the start of a DMAC transfer, even if the activation source has been cleared.

4.2.14 Exception Vector Table

On the RX63T Group, the vector table is allocated at a fixed address. On the RX26T Group, the vector table allocation address is configurable and the start address is set in the exception table register (EXTB).

4.2.15 Endian

On the RX63T Group, endian setting is made by the MDE pin, but on the RX26T Group, endian setting is made by the MDE register allocated in the option-setting memory.

4.2.16 Priority Order of Buses

On the RX63T Group, the priority order of buses is internal main bus 2 > internal main bus 1, and this order is fixed. On the RX26T Group, the priority order is configurable by the bus priority control register (BUSPRI).

4.2.17 Independent Watchdog Timer

On the RX63T Group, the independent watchdog timer can only be reset, but on the RX26T Group, either reset or interrupt (maskable interrupt or non-maskable interrupt) can be selected.

4.2.18 Performing RAM Self-Diagnostics on Save Register Banks

On the RX26T Group save register banks are configured in the RAM. The save register banks are provided with a buffer, so when a SAVE instruction is used to write data to a register and then a RSTR instruction is used to read data from the same register, the data is actually read from the buffer and not from the RAM memory cells. When performing self-diagnostics on the RAM in a save register bank, use the following sequence of steps for checking the written data in order to prevent the data from being read from the buffer:

(1) Use the SAVE instruction to write data to the bank that is the target of the diagnostic test.
(2) Use the SAVE instruction to write data to a bank other than that written to in step 1.
(3) Use the RSTR instruction to read data from the bank written to in step 1.

4.2.19 Restrictions on Compare Function

The compare function of the 12-bit A/D converter on the RX26T Group is subject to the following restrictions.

(1) The compare function cannot be used together with the self-diagnosis function or double trigger mode. (The compare function is not available for the ADRD, ADDBLDR, ADDBLDRA, and ADDBLDRB registers.)
(2) It is necessary to specify single scan mode when using match or mismatch event outputs.
(3) When the temperature sensor or internal reference voltage is selected for window A, window B operations are disabled.
(4) When the temperature sensor or internal reference voltage is selected for window B, window A operations are disabled.
(5) It is not possible to set the same channel for window A and window B.
(6) It is necessary to set the reference voltage values such that the high-side reference voltage value is equal to or larger than the low-side reference voltage value.

4.2.20 MOSCWTCR Register

On the RX63T Group, this register is used to count the main clock. On the RX26T Group, this register is used to count the LOCO clock.

4.2.21 Eliminating I^{2}C Bus Interface Noise

The RX63T Group has integrated analog noise filters on the SCL and SDA lines, but the RX26T Group has no integrated analog noise filters.

4.2.22 Buffer Register Setting Values in Complementary PWM Mode

On the RX63T Group, when the double buffer function is used in complementary PWM mode of multi-function timer pulse unit 3, set buffer registers (MTU3.TGRE, MTU4.TGRE, and MTU4.TGRF) to "PWM-output duty value - 1". On the RX26T Group, set buffer registers to "PWM-output duty value".

4.2.23 Control When a Port Output Enable 3 Output Stop Request Is Generated

When an output stop request is generated on the RX26T group, the pins for which the corresponding bit is set to 1 in the POECR1 to POECR3 and POECR7 registers are placed in the high-impedance state, and the pins for which the corresponding bit is set to 1 in the PMMCR0 to PMMCR2 registers are switched to the general I/O port.

If both bits are set to 1 for the same pin, the settings on the POECR1 to POECR3 and POECR7 registers have priority and the pin is placed in the high-impedance state. After switching to the general I/O port, the pin status is determined by the settings on the PDR and PODR registers.

The corresponding bits in the POECRn registers (n = 0 to 3) should be cleared to 0 beforehand.

4.2.24 Comparator C Operation with 12-Bit A/D Converter in Module Stop Mode

On the RX26T Group, the programmable gain amplifier (PGA) and 12-bit A/D converter are controlled by the same module stop signal, so it is not possible to compare the following PGA outputs when the 12-bit A/D converter is in the module stop state:

- AN000 pin PGA output
- AN001 pin PGA output
- AN002 pin PGA output
- AN100 pin PGA output
- AN101 pin PGA output
- AN102 pin PGA output

It is not possible to compare the following analog pins when the 12-bit A/D converter is in the module stop state:

- AN000 pin
- AN001 pin
- AN002 pin
- AN100 pin
- AN101 pin
- AN102 pin

4.2.25 Operation of Main Clock Oscillation Stop Detection Function

The oscillation stop detection function detects the stoppage of the main clock oscillator, and supplies a low-speed clock of the low-speed on-chip oscillator as the clock source of the system clock, instead of the main clock.

On the RX26T Group, note that the system clock does not switch to the LOCO clock at the detection of oscillation stoppage of the main clock if the HOCO clock is selected as the clock source of PLL and the PLL clock is selected as the clock source of the system clock.

4.2.26 Initialization of Port Direction Register (PDR)

The method of initializing the PDR register differs between the RX62T Group and RX26T Group, even on products with the same pin count.

4.2.27 Output Level of MTIOC Pin When Counter Is Stopped

When the MTIOC pin operates in output mode, the counter stops when "0" is written in the CSTn bit of TSTRA or TSTR. At that time, in complementary PWM mode or reset-synchronized PWM mode of the RX26T group, the MTIOC pin outputs the initial output level configured by the TOCR1A or TOCR2A register.

The output compare output level of the MTIOC pin is retained in a mode other than the complementary PWM mode and the reset-synchronized PWM mode. When the CSTn bit is "0", writing a value in the TIOR register updates the output level of the pin to the configured initial output value.

4.2.28 Pulse Width of Count Clock Source

The pulse width of the MTU's count clock source differs between the RX63T Group and RX26T Group. For details, see Table 4.2. Correct operation cannot be achieved if the pulse width is less than the appropriate value listed below.

Table 4.3   Comparison of Count Clock Source Pulse Widths

Item		RX63T	RX26T
Single edge		3 or more PCLKA cycles	1.5 or more PCLKC cycles
Both edges		5 or more PCLKA cycles	2.5 or more PCLKC cycles
Phase counting mode	Phase difference and overlap	3 or more PCLKA cycles	1.5 or more PCLKC cycles
	Pulse width	5 or more PCLKA cycles	2.5 or more PCLKC cycles

4.2.29 Generation of A/D Scan Conversion End Interrupt

On the RX26T Group, if scan starts by a software trigger, A/D scan conversion end interrupt is generated if the ADCSR.ADIE bit is "1" at the time of scan end, even if the double trigger mode has been selected.

4.2.30 Scan Conversion Time of 12-bit A/D Converter

The scan conversion times differ between the RX63T Group and RX26T Group. When the number of selected channels is n, the scan conversion time (tSCAN) of single scan for these groups is expressed in the formulas below. For details, refer to the *User's Manual: Hardware* of the RX63T and RX26T Groups listed in 5, Reference Documents to learn the sampling time and the scan conversion time for analog input of the 12-bit A/D converter.

RX63T: $t_{SCAN} = t_D + t_{SPLSH} + t_{DIAG} + (t_{CONV} \times n) + t_{ED}$

RX26T: $t_{SCAN} = t_D + t_{SPLSH} + (t_{DIS} \times n) + t_{DIAG} + (t_{CONV} \times n) + t_{ED}$

t_{SCAN} (temperature sensor output, at the time of internal reference voltage conversion)
$= t_D + (t_{ADIS} \times m) + (t_{CONV} \times m) + t_{ED}$

t_D	Scan conversion start delay time
t_{SPLSH}	Channel-dedicated sample-and-hold circuit sampling time
t_{DIAG}	Self-diagnosis conversion time
t_{CONV}	A/D conversion processing time
t_{ED}	Scan conversion end delay time
t_{ADIS}	Auto discharge processing time for A/D conversion of the temperature sensor output and the internal reference voltage

4.2.31 Comparator C Operation in Module Stop State

On the RX26T Group, if the module stop state takes place when comparator C is operating, the analog circuit of comparator C does not stop, so that the current of the analog power supply stays the same as when comparator C is used. If the analog power supply current needs to be lowered in the module stop state, set the CMPCTL.HCMPON bit to "0" to stop comparator C.

4.2.32 Operation of Comparator C in Software Standby Mode

On the RX26T Group, if the software standby mode takes place when comparator C is operating, the analog circuit of comparator C does not stop, so that the current of the analog power supply stays the same as when comparator C is used. If the analog power supply current needs to be lowered in the software standby mode, set the CMPCTL.HCMPON bit to "0" to stop comparator C.

4.2.33 Holding Interrupt Requests in Software Standby Mode

On an RX26T-group product, if interrupt requests are issued in software standby mode due to interrupt sources that are not specified as triggers to exit from software standby mode, the requests are held in the interrupt controller. These requests are sequentially processed after the product exits from software standby mode due to other interrupt sources.

However, these interrupt requests are not held if they are external pin interrupts.

4.2.34 Note on General I/O Port Switching Using POE3

When an output disabling request specified by the POE3 is generated on the RX26T Group, pins for which the corresponding bits in the PMMCRn registers (n = 0 to 3) are set to 1 are switched to general I/O port pins. The corresponding bits in the POECRn registers (n = 0 to 3) should be cleared to 0 beforehand.

4.2.35 Timer Mode Register Setting for ELC Event Input

To set the MTU to ELC action operation on the RX26T Group, set the timer mode register (TMDR) of the relevant channel to its initial value (00h).

4.2.36 Active Level Setting for MTU/GPTW Inverted Output

On the RX26T Group, either normal output or inverted output can be selected for MTU and GPTW outputs by making settings in the MPC.PmnPFS registers.

When MTU inverted output is selected, the active level specified in the MTU.TOCR1j and MTU.TOCR2j registers (j = A or B) and the active level of the signals output to the pins are inverted. To use output short detection in this case, specify active levels in the ALR1 and ALR2 registers based on the signals actually output to the pins.

When GPTW inverted output is selected, the active level of the signals output to the pins is inverted. To use output short detection in this case, specify active levels in the ALR3 to ALR5 registers based on the signals actually output to the pins.

4.2.37 Note on Using Both POE and POEG

When using the POE and POEG together on the RX26T Group, do not use both the POE and POEG to control output disabling for the same GPTW output pins.

4.2.38 Reading Pins in High-Impedance State

When pins are put into the high-impedance state by the POE on the RX26T Group, the level of those pins cannot be read. The value when read is undefined. To read the level of the pins, release them from the high-impedance state.

This restriction does not apply when port switching control is selected instead of high-impedance control.

5.   Reference Documents

User's manuals: Hardware
    RX63T Group User's Manual: Hardware Rev.2.20 (R01UH0238EJ0220)
    (The latest version can be downloaded from the Renesas Electronics website.)

    RX26T Group User's Manual: Hardware Rev.1.20 (R01UH0979EJ0120)
    (The latest version can be downloaded from the Renesas Electronics website.)

Technical updates and technical news
    (The latest information can be downloaded from the Renesas Electronics website.)

Related Technical Updates

This module reflects the content of the following technical updates:

- TN-RX*-A151A/E
- TN-RX*-A152A/E
- TN-RX*-A162A/E
- TN-RX*-A161A/E
- TN-RX*-A186A/E
- TN-RX*-A193A/E
- TN-RX*-A0147A/E
- TN-RX*-A0226A/E
- TN-RX*-A0224B/E

Revision History

		Description	
Rev.	**Date**	**Page**	**Summary**
1.00	Feb.27.23	—	First edition issued
1.01	Sep.27.23	183, 186	Modified typos
1.10	Mar.31.25	5	Table 1.1, Comparison of Built-In Functions of RX63T Group and RX26T Group, was modified.
		32	Table 2.19, Comparative Overview of Interrupt Controllers, was modified.
		63	Table 2.35, Comparison of the P0n Pin Function Control Registers (P0nPFS), was modified.
		70	Table 2.39, Comparison of the P4n Pin Function Control Registers (P4nPFS), was modified.
			Table 2.40, Comparison of the P5n Pin Function Control Registers (P5nPFS), was modified.
		72	Table 2.41, Comparison of the P6n Pin Function Control Registers (P6nPFS), was modified.
		84	Table 2.46, Comparison of the PBn Pin Function Control Registers (PBnPFS), was modified.
		87	Table 2.48, Comparison of the PDn Pin Function Control Registers (PDnPFS), was modified.
		89	Table 2.49, Comparison of the PEn Pin Function Control Registers (PEnPFS), was modified.
		99	Table 2.55, Comparison of Multi-Function Timer Pulse Unit 3 Registers, was modified.
		117	The description of a bit was deleted from Table 2.59, Comparison of General Purpose PWM Timer Registers
		125	Section 2.23, Independent Watchdog Timer, was added.
			Table 2.61, Comparison of Watchdog Timer Registers, was added.
		126, 127	Table 2.62, Comparative Overview of Independent Watchdog Timers, was modified.
		128	Table 2.63, Comparison of Independent Watchdog Timer Registers, was modified.
		149, 150	Table 2.75, Comparative Overview of 12-Bit A/D Converters, was modified.
		154	Table 2.76, Comparison of 12-Bit A/D Converter Registers, was modified.
		175	Table 2.85, Packages, was modified.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.

5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
   Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.

8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/.