# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# H8/300L Super Low Power Series

# Counting Interrupts Generated by the 16-Bit Timer Counter

#### Introduction

Timer F interrupts are counted, and operation stops when 50 interrupts are counted. Timer F interrupts are set to be generated every 52.429 ms, which is the time when the Timer Counter F (TCF) overflows.

#### Target Device

H8/38024

#### Contents

1.	Specifications	2
2.	Description of Functions Used	2
3.	Principle of Operation	4
4.	Description of Software	5
5.	Flowchart	7
6.	Program Listing	9

# RENESAS H8/300L Super Low Power Series Counting Interrupts Generated by the 16-Bit Timer Counter

#### 1. Specifications

- 1. Timer F is used as a 16-bit interval timer counter. 1-byte variable is decremented during Timer F interrupt processing. Timer F interrupt request is disabled and operation stops when 50 interrupts are counted.
- 2. Timer F interrupts are set to be generated every 52.429 ms, which is the time when the Timer Counter F (TCF) overflows.
- 3. 1-byte variable, which is set on RAM, is used to count interrupts.

### 2. Description of Functions Used

- 1. In this sample task, Timer F interrupts are counted using the 16-bit timer counter function of Timer F.
  - a. Figure 1 shows the block diagram of the 16-bit timer counter function of Timer F, which is described below.
    - The system clock (φ) is a 5-MHz clock and also a reference clock to operate the CPU and its peripheral functions.
    - The Prescaler S (PSS) is a 13-bit counter using  $\phi$  as its input clock and is counted up every cycle.
    - The Timer Counter F (TCF) is a 16-bit readable/writable up-counter and is counted up by an internal or external clock which is input. The input clock can be selected from four clocks obtained by dividing the system clock by 4, 16 and 32, and an external clock. In this sample task, a clock obtained by dividing the system clock by 4 is selected as the TCF input clock.
    - The Timer Control Register F (TCRF) is an 8-bit readable/writable register. It switches over 16-bit/8-bit modes, selects an input clock from among the four internal clocks and external events, sets the output level of both TMOFH and TMOFL pins.
    - The Timer Control/Status Register F (TCSRF) is an 8-bit register. It selects the counter clearing, sets overflow flag and compare match flag, and enables/disables the overflow interrupt requests.
    - The Timer Counter F (TCF) overflow period in this sample task is given by the equation below:

TCF overflow period = 
$$\frac{1}{\text{System clock/4}} \times 65536$$
  
=  $\frac{1}{5 \text{ MHz/4}} \times 65536$   
= 52.429 ms






Figure 1 Block Diagram of Timer F 16-bit Timer Counter Function

2. Table 1 shows function assignment in this sample task. The functions are assigned as shown in table 1 and interrupts are counted by the 16-bit timer counter function of Timer F.

Function	Assignment
PSS	A 13-bit up-counter using the system clock as input
TCRF	Sets TCF input clock
TCSRF	Enables TCF overflow interrupt requests and selects TCF clearing
TCFH, TCFL	A 16-bit counter using a clock obtained by dividing the system clock by 4 as input
IENTFH	Enables interrupt requests by Timer FH overflow
IRRTFH	An interrupt flag by Timer FH overflow
counter_sub	An 8-bit counter to count timer F interrupts for 50 times

#### Table 1Assignment of Functions

#### 3. Principle of Operation

1. Figure 2 illustrates the principle of operation of this sample task. As shown in figure 2, interrupts are counted by the 16-bit timer counter function of Timer F by means of hardware processing and software processing.




Figure 2 Operation Principle of Interrupt Counting by 16-Bit Timer Counter Function of Timer F



#### 4. Description of Software

#### 4.1 Modules

Table 2 describes the modules in this sample task.

#### Table 2 Description of Modules

Module	Label	Function
Main Routine	main	Sets the 16-bit timer counter function of timer F, sets the 8-bit counter, enables interrupts, sets start of TCF counter, and stops operation when ENDF is set to 1.
Interrupt Count	tfint	Decrements the value of the 8-bit counter, sets ENDF to 1 when the counter value becomes H'00 and disables Timer F interrupts by Timer F interrupt handling.

#### 4.2 Arguments

No arguments are used in this sample task.

#### 4.3 Internal registers

Table 3 describes the internal registers in this sample task.

#### Table 3 Description of Internal Registers

Register		Function	Address	Setting
TCRF	CKSH2	Timer Control Register F (Clock Select H)	H'FFB6	CKSH2 = 0
	CKSH1	When $(CKSH2 = 0, CKSH1 = 0 \text{ and } CKSH0 = 0),$	Bit 6	CKSH1 = 0
	CKSH0	(CKSH2 = 0, CKSH1 = 0 and CKSH0 = 1) or	Bit 5	CKSH0 = 0
		(CKSH2 = 0, CKSH1 = 1 and CKSH0 = 0), TCF	Bit 4	
		operates as a 16-bit counter.		
	CKSL2	Timer Control Register F (Clock Select L)	H'FFB6	CKSL2 = 0
	CKSL1	When CKSL2 = 1, CKSL1 = 1 and CKSL0 = 0, TCF	Bit 2	CKSL1 = 0
	CKSL0	counts at the rising edge of system clock/4.	Bit 1	CKSL0 = 0
			Bit 0	
TCSRF	OVFH	Timer Control/Status Register F (Timer Overflow Flag H)	H'FFB7	0
		When OVFH = 0, TCF does not overflow.	Bit 7	
		When OVFH = 1, TCF overflows.		
	CMFH	Timer Control/Status Register F (Compare Match Flag H)	H'FFB7	0
		When CMFH = 0, compare match F is not generated.	Bit 6	
		When CMFH = 1, compare match F is generated.		
	OVIEH	Timer Control/Status Register F	H'FFB7	1
		(Timer Overflow Interrupt Enable H)	Bit 5	
		When OVIEH = 1, TCF overflow interrupt requests are enabled.		
	CCLRH	Timer Control/Status Register F (Counter Clear H)	H'FFB7	0
		When CCLRH = 0, clearing TCF by compare match is disabled.	Bit 4	

Register		Function	Address	Setting
TCF		Timer Counter F A 16-bit up-counter using a clock obtained by dividing the system clock by 4 as input.	H'FFB8	H'0000
IENR2	IENTFH	Interrupt Enable Register 2 (Timer FH Interrupt Enable) When IENTFH = 0, Timer FH interrupt requests are disabled. When IENTFH = 1, Timer FH interrupt requests are enabled.	H'FFF4 Bit 3	1
IRR2	IRRTFH	Interrupt Request Register 2 (Timer FH Interrupt Request Flag) When IRRTFH = 0, a Timer FH interrupts are not requested. When IRRTFH = 1, a Timer FH interrupts are requested.	H'FFF7 Bit 3	0

#### 4.4 RAM

The RAMs used in this sample task are described in table 4 below.


#### Table 4 Description of RAM Used

Label		Function	Address	Used in
counter_	_sub	8-bit counter	H'FB80	Main Routine Interrupt Count
USRF	ENDF	Flag to indicate whether or not the counter value of the 8-bit counter has become H'00.	H'FB81 Bit 0	Main Routine Interrupt Count




#### 5. Flowchart

#### 1. Main routine





2. Timer F overflow interrupt routine





#### 6. Program Listing

INIT.SRC (Program listing)

```
.EXPORT __INIT

.IMPORT __main

;

.SECTION P,CODE

_INIT:

MOV.W #H'FF80,R7

LDC.B #B'1000000,CCR

JMP @_main

;

.END
```

```
/*
                                                            */
/* H8/300L Super Low Power Series
                                                            */
                                                            */
/*
   -H8/38024 Series-
/* Application Note
                                                            * /
/*
                                                            */
/* 'Interrupt Counting by 16-bit Timer Counter
                                                            * /
/*
  Function'
                                                            */
                                                            * /
/*
/* Function
                                                            * /
/* : Timer F 16bit Timer Counter
                                                            * /
                                                            * /
/*
                                                            */
/* External Clock : 10MHz
                                                            */
/* Internal Clock : 5MHz
/* Sub Clock:
            32.768kHz
                                                            */
/*
                                                            * /
#include
      <machine.h>
/* Symbol Definition
                                                            * /
struct BIT {
  unsigned char b7:1; /* bit7 */
unsigned char b6:1; /* bit6 */
                 /* bit6 */
                 /* bit5 */
  unsigned char b5:1;
 unsigned char b4:1;
                 /* bit4 */
  unsigned char b3:1;
                  /* bit3 */
                 /* bit2 */
  unsigned char b2:1;
                 /* bit1 */
  unsigned char b1:1;
  unsigned char b0:1; /* bit0 */
};
```

## RENESAS H8/300L Super Low Power Series Counting Interrupts Generated by the 16-Bit Timer Counter

Idefine         TCSP         *(volatile unsigned char *)0xFP56         /* Timer Control Register P         */           idefine         TCRP_BIT         (*(struct BI *)0xFP56)         /* Timer Control Register P         */           idefine         CKBH_ZIT.b5         /* ToggE Output Level F         */           idefine         CKBH_ZIT.b5         /* Clock Select H1         */           idefine         CKBH_ZIT.b5         /* Clock Select H0         */           idefine         CKBH_ZIT.b5         /* Clock Select H0         */           idefine         CKBH_ZIT.*05         /* Timer Control Status Register F         */           idefine         CKBH_ZIT.*05         /* Timer Control Status Register F         */           idefine         CVFH_TCSRF_BIT.55         /* Timer Overflow Interrupt Enable */         */           idefine         CUFH_TCSRF_BIT.55         /* Timer Overflow Interrupt Enable */         */           idefine         CUFH_TCSRF_BIT.55         /* Timer Control Status Register FL         */           idefine         CUFH_TCSRF_BIT.55         /* Timer Overflow Interrupt Enable */         */           idefine         CUFH_TCSRF_BIT.55         /* Timer Control Status Register FL         */           idefine         TCFH_TCSRF_BIT.50         /* Timer Control FL
<pre>Mdefine TOLH TCRP_BIT.b7 /* Toggle Output Level F */ ddefine CKSH1 TCRF_BIT.b6 /* Clock Select H1 */ ddefine CKSH1 TCRF_BIT.b5 /* Clock Select H1 */ ddefine CKSH1 TCRF_BIT.b5 /* Clock Select H1 */ ddefine CCSRP_MT (*(struct BIT *)0xFPF7) /* Timer Control Status Register F */ ddefine OVFH TCSRF_BIT.b5 /* Timer Overflow Flag H */ ddefine OVFH TCSRF_BIT.b5 /* Timer Overflow Flag H */ ddefine OCFE *(volatile unsigned char *)0xFPF7) /* Timer Courter FL */ ddefine CCERH TCSRF_BIT.b5 /* Timer Overflow Interrupt Enable */ ddefine OCFE *(volatile unsigned char *)0xFPF8 /* Timer Courter FL */ ddefine TCFH *(volatile unsigned char *)0xFPF8 /* Timer Courter FL */ ddefine TCFH *(volatile unsigned char *)0xFPF8 /* Timer Courter FL */ ddefine TCFH *(volatile unsigned char *)0xFPF8 /* Timer Courter FL */ ddefine TCFL *(volatile unsigned char *)0xFPF8 /* Timer Courter FL */ ddefine IERR2_BIT (*(struct BIT *)0xFFF4) /* Interrupt Enable Register 2 */ ddefine IERTPH IERR2_BIT.b3 /* Timer Courter FL */ ddefine IERTPH IERR2_BIT.b3 /* Timer Courter FL */ ddefine IERTPH IERR2_BIT.b3 /* Timer FH Interrupt Enable */ ddefine IERTPH IERR2_BIT.b3 /* Timer FH Interrupt Enable */ ddefine IERTPH IERR2_BIT.b2 /* Timer FH Interrupt Enable */ ddefine IERTPH IERR2_BIT.b2 /* Timer FH Interrupt Enable */ ddefine IERTPH IERR2_BIT.b2 /* Timer FH Interrupt Request Flag */ tdefine IERTPH IERR2_BIT.b2 /* Timer FH Interrupt Request Flag */ tdefine IERTPH URR2_BIT.b2 /* Timer FH Interrupt Request Flag */ tdefine IERTPH URR2_BIT.b2 /* Timer FH Interrupt Request Flag */ tdefine IERTPH URR2_BIT.b2 /* Timer FH Interrupt Request Flag */ tdefine USRP_BTT (*(struct BIT *)0xFFF) /* User Flag Area */ /* toud main ( void ); void tfint ( void ); /** ANM define /* /** Counter_sub; unsigned char USRF_BT (*(struct BIT *)&amp; USRF) #define USRP_BTT (*(struct BIT *)&amp; USRF) #define USRP_BT (*(struct BIT *)&amp; USRF) #define USRP_BT (*(struct BIT *)&amp; USRF) #define USRF_BTT (*(struct BIT *)&amp; USRF) #define USRF_BT (*(struct BIT *)&amp; USRF) #define USRF_BT (*(struct BIT *)&amp; USRF</pre>
#define       CKSH2       TCRF_BIT.b5       /* Clock Select H2       //         #define       CKSH1       TCRF_BIT.b5       /* Clock Select H1       //         #define       CKSH0       TCRF_BIT.b4       /* Clock Select H1       //         #define       TCSEF       *(volatile unsigned char *)0xFF97       /* Timer Control Status Register F       //         #define       TCSEF_BIT       (*(struct BIT *)0xFF97)       /* Timer Control Status Register F       //         #define       OVFH       TCSER_BIT.b77       /* Timer Control Status Register F       //         #define       OVFH       TCSER_BIT.b5       /* Timer Control Nature Plag H       //         #define       CLRH       TCSER_BIT.b5       /* Output Select 3       //         #define       CCLRH       TCSER_BIT.b4       /* Output Select 13       //         #define       TCFL       *(volatile unsigned char *)0xFF89       /* Timer Counter FL       //         #define       IENR2_BIT       *(volatile unsigned char *)0xFF89       /* Timer Counter FL       //         #define       IENR2_BIT       *(volatile unsigned char *)0xFF97       /* Timer FH Interrupt Enable */       //         #define       IENR2_BIT       *(volatile unsigned char *)0xFF97       /* Timer FH Interrupt Ena
#define       CKSH1       TCRP_BIT.b5       /* Clock Select H1       */         #define       CKSN0       TCRP_BIT.b4       /* Clock Select H0       */         #define       TCSRF */volatile unsigned char *)0xFP57)       /* Timer Control Status Register F       */         #define       CCSRF_BIT       (*(struct BIT *)0xFP57)       /* Timer Control Status Register F       */         #define       OVEH       TCSRF_BIT.b5       /* Timer Control Status Register F       */         #define       OVEH       TCSRF_BIT.b5       /* Timer Overflow Interrupt Enable       */         #define       CCLH       TCSRF_BIT.b4       /* Output Select 3       */         #define       TCFH       *(volatile unsigned char *)0xFFB4       /* Timer Counter FL       */         #define       TCFL       *(volatile unsigned char *)0xFFB4       /* Timer Counter FL       */         #define       TENN2       *(volatile unsigned char *)0xFFF4       /* Interrupt Enable #       /         #define       TENN2       *(volatile unsigned char *)0xFF57)       /* Interrupt Enable #       //         #define       TENN2       */       Timer FH Interrupt Enable #       //         #define       TENN2       */       Timer FH Interrupt Regust Flag */       //
#define       CKSH0       TCRP_BIT.b4       /* Clock Select H0       */         #define       TUSRF       *(volatile unsigned char *)0XFPB7)       /* Timer Control Status Register F       //         #define       OVFH       TCSRF_BIT.b7       /* Timer Control Status Register F       //         #define       OVFH       TCSRF_BIT.b7       /* Timer Control Status Register F       //         #define       OVFH       TCSRF_BIT.b7       /* Timer Control Status Register F       //         #define       OVFH       TCSRF_BIT.b5       /* Compare Match Flag H       //         #define       CCRFL       TCSRF_BIT.b5       /* Output Select 3       //         #define       CCRFL       *(volatile unsigned char *)0xFPB9       /* Timer Counter FL       //         #define       TENR2       *(volatile unsigned char *)0xFPB9       /* Timer Counter FL       //         #define       TENR2       *(volatile unsigned char *)0xFPB9       /* Timer Counter FL       //         #define       TENR2       *(volatile unsigned char *)0xFPB9       /* Timer Counter FL       //         #define       TENR2       *(volatile unsigned char *)0xFPB7       /* Timer FH Interrupt Enable #Gister 2       //         #define       TENR2_BIT       TENR2_BIT       */
#define       TCSRP       *(volatile unsigned char *)0xFFB7       /* Timer Control Status Register F       */         #define       CVRH       TCSRF_BIT. (*(struct BIT *)0xFFB7)       /* Timer Control Status Register F       */         #define       CWFH       TCSRF_BIT.b6       /* Timer Control Status Register F       */         #define       CWFH       TCSRF_BIT.b6       /* Compare Match Flag H       */         #define       CCRH       TCSRF_BIT.b4       /* Output Select 3       */         #define       CCRH       TCSRF_BIT.b4       /* Output Select 3       */         #define       CCRH       TCSRF_BIT.b4       /* Output Select 3       */         #define       CCRH       *(volatile unsigned char *)0xFFB4)       * Timer Counter FL       */         #define       IENR2       *(volatile unsigned char *)0xFF74       /* Interrupt Enable Register 2       */         #define       IENNFH       IENNEL_BIT.b3       /* Timer FH Interrupt Enable 8/       #/         #define       IENNFL       IENNEL_BIT.b3       /* Timer FH Interrupt Enable 8/       #/         #define       IENNFL       IENNEL_BIT.b3       /* Timer FH Interrupt Reguest Flag */       #/         #define       IENNEL_BIT.b3       /* Timer FH Interrupt Reguest Flag */ <td< td=""></td<>
#define       TOSRF_BIT       (*(struct BIT *)0xFFB7)       /* Timer Control Status Register F */         #define       OVFH       TCSRF_BIT.b5       /* Timer Overflow Flag H       */         #define       OVFH       TCSRF_BIT.b5       /* Compare Match Flag H       */         #define       OVIEH       TCSRF_BIT.b5       /* Compare Match Flag H       */         #define       OCNEH       TCSRF_BIT.b5       /* Timer Overflow Interrupt Enable */         #define       OCNEH       TCSRF_BIT.b4       /* Output Schwarz Register FL       */         #define       OCRFL       *(volatile unsigned char *)0xFFB9       /* Timer Counter FL       */         #define       TENR2       *(volatile unsigned char *)0xFFP4       /* Interrupt Enable Register 2       */         #define       TENR2       *(volatile unsigned char *)0xFFF4       /* Interrupt Enable Register 2       */         #define       TENR2       *(volatile unsigned char *)0xFFF4       /* Interrupt Enable Register 2       */         #define       TENR2       #ITNE       TENR2_BIT.b3       /* Timer FH Interrupt Enable       */         #define       TENR2_BIT.b3       /* Timer FH Interrupt Request Flag */       */       */         #define       TRRTFH       TRR2_BIT.b3       /* Timer FH Inter
<pre>#define OVFH TCSRF_BIT.b7 /* Timer Overflow Flag H */ #define OKFH TCSRF_BIT.b6 /* Compare Match Flag H */ #define OVIEH TCSRF_BIT.b5 /* Timer Overflow Interrupt Enable */ #define OCERL TCSRF_BIT.b4 /* Output Compare Register FL */ #define TCFH *(volatile unsigned char *)OXFFB /* Timer Counter FL */ #define IENR2 *(volatile unsigned char *)OXFFP3 /* Timer Counter FL */ #define IENR2 *(volatile unsigned char *)OXFFP4 /* Interrupt Enable Register 2 */ #define IENR2_BIT (*(struct BIT *)OXFFP4) /* Interrupt Enable Register 2 */ #define IRR7LH IENR2_BIT.b2 /* Timer FH Interrupt Enable */ #define IRR7LH IRR2_BIT.b1 /* Interrupt Enable Register 2 */ #define IRR7LH IRR2_BIT.b2 /* Timer FH Interrupt Enable */ #define IRR7LH IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #define IRR7LH IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #define IRR7LH IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #define IRR7LH IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #define IRR7LH IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #define IRR7LH IRR2_BIT.b2 /* SP Set */ void main (void ); void tfint (void ); /* Function define */ /* KAM define */ /* KAM define */ /* KAM define USRF_BIT (*(struct BIT *)&amp; USRF) #define USRF_BIT (*(struct BIT *)&amp; USRF) #def</pre>
<pre>#define CMFH TCSRF_BIT.b6 /* Compare Match Flag H */ #define OVIEH TCSRF_BIT.b5 /* Timer Overflow Interrupt Enable */ #define CCLEHH TCSRF_BIT.b5 /* Timer Overflow Interrupt Enable */ #define CCLEH TCSRF_BIT.b4 /* Output Compare Register FL */ #define TCFH *(volatile unsigned char *)OxFFB /* Timer Counter FL */ #define TCFL *(volatile unsigned char *)OxFFB /* Timer Counter FL */ #define IENNE2_BIT (*(struct BIT *)OxFFF4) /* Interrupt Enable Register 2 */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IENTFL IENR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IENTFL IENR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IENTFL IENR2_BIT.b3 /* SP Set */ #define IENTFL IENR2_BIT.b3 /* SP Set */ #usigned char USEF; /* User Flag Area */ #define USEF_BIT (*(struct BIT *)&amp; USEF) #define ENDF USEF_BIT.b0 /* End Flag */ /**********************************</pre>
<pre>#define OVIEH TCSRF_BIT.D5 /* Timer Overflow Interrupt Enable */ #define CCLRH TCSRF_BIT.D4 /* Output Select 3 */ #define CCRFL *(volatile unsigned char*)OXFFB8 /* Timer Counter FL */ #define TCFL *(volatile unsigned char*)OXFFB9 /* Timer Counter FL */ #define IENR2_tvolatile unsigned char*)OXFFP9 /* Timer Counter FL */ #define IENR2_BIT (*(volatile unsigned char*)OXFFP4 /* Interrupt Enable Register 2 */ #define IENR2_BIT (*(volatile unsigned char*)OXFFF4 /* Interrupt Enable Register 2 */ #define IENR2_BIT (*(volatile unsigned char*)OXFFF4 /* Interrupt Enable Register 2 */ #define IENR2_BIT (*(volatile unsigned char*)OXFFF4 /* Interrupt Enable Register 2 */ #define IENR2_BIT (*(struct BIT*)OxFFF7) /* Timer FH Interrupt Enable */ #define IRRTFL IRR2_BIT.D2 /* Timer FH Interrupt Reguest Register 2 */ #define IRRTFL IRR2_BIT.D3 /* Timer FH Interrupt Request Flag */ #define IRRTFL IRR2_BIT.D3 /* Timer FH Interrupt Request Flag */ #define IRRTFL IRR2_BIT.D3 /* Timer FH Interrupt Request Flag */ #define IRRTFL IRR2_BIT.D3 /* Timer FH Interrupt Request Flag */ #define IRRTFL IRR2_BIT.D3 /* Timer FH Interrupt Request Flag */ #pragma interrupt (tfint) /************************************</pre>
<pre>#define CCLRH TCSRF_BIT.b4 /* Output Select 3 */ #define OCFL *(volatile unsigned char *)0Xffbb /* Output Compare Register FL */ #define TCFH *(volatile unsigned char *)0XFFB /* Timer Counter FL */ #define TENR2_BIT (*(volatile unsigned char *)0XFFB /* Timer Counter FL */ #define IENR2_BIT (*(struct BIT *)0xFFF4 /* Interrupt Enable Register 2 */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Request Plag */ #define IENTFH IRR2_BIT.b3 /* Timer FH Interrupt Request Plag */ #define IRRTFH IRR2_BIT.b3 /* Timer FH Interrupt Request Plag */ #define IRRTFH IRR2_BIT.b2 /* Timer FH Interrupt Request Plag */ #define IRRTFL IRR2_BIT.b2 /* SP Set */ void main (void ); void tfint (void ); /** Function define */ /** KAM define Counter_sub; unsigned char USRF_BIT (*(struct BIT *)&amp; USRF) #define USRF_USA */ /*****************************</pre>
<pre>#define OCRFL *(volatile unsigned char *)0XfFbb /* Output Compare Register FL */ #define TCFH *(volatile unsigned char *)0XFFB8 /* Timer Counter FL */ #define IENTEL *(volatile unsigned char *)0XFFB8 /* Timer Counter FL */ #define IENTEL *(volatile unsigned char *)0XFFB8 /* Timer Counter FL */ #define IENTEL *(volatile unsigned char *)0XFFF4 /* Interrupt Enable Register 2 */ #define IENTEL EINE2_BIT (*(struct BIT *)0xFFF4) /* Interrupt Enable Register 2 */ #define IENTFL IENE2_BIT.b3 /* Timer FH Interrupt Enable */ #define IENTFL IENE2_BIT.b3 /* Timer FH Interrupt Enable */ #define IRRTFH IRE2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRRTFH IRE2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRRTFH IRE2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRRTFH IRE2_BIT.b2 /* SP Set */ void main (void ); void tfint (void ); /** FAM define // ***********************************</pre>
<pre>#define TCFH *(volatile unsigned char *)0xFFFB /* Timer Counter FL */ #define TCFL *(volatile unsigned char *)0xFFF9 /* Timer Counter FL */ #define IENR2 *(volatile unsigned char *)0xFFF9 /* Timer Counter FL */ #define IENR2 *(volatile unsigned char *)0xFFF4 /* Interrupt Enable Register 2 */ #define IENR2 BIT (*(struct BIT *)0xFFF4) /* Interrupt Enable Register 2 */ #define IRNTFL IENR2_BIT.b2 /* Timer FH Interrupt Enable */ #define IRRTFL IENR2_BIT.b2 /* Timer FH Interrupt Reguest Plag */ #define IRRTFL IENR2_BIT.b2 /* Timer FH Interrupt Request Plag */ #define IRRTFL IRR2_BIT.b2 /* Timer FH Interrupt Request Plag */ #define IRRTFL IRR2_BIT.b2 /* SP Set */ void main (void ); void tfint (void ); /* Function define */ /* RAM define counter_sub; unsigned char uSRF; /* User Flag Area */ #define USRF_BIT (*(struct BIT *)&amp; USRF) #define ENDF USRF_BIT.b2 /* End Flag */ #define ENDF USRF_BIT.b2 /* End Flag */ /* Vector Address */ /* Vector Address */ void (*const VEC_TBL[])(void) = { /* 0x000 - 0x000F */ </pre>
<pre>#define TCFL *(volatile unsigned char *)0xFFB9 /* Timer Counter FL */ #define IENR2 *(volatile unsigned char *)0xFFF9 /* Interrupt Enable Register 2 */ #define IENR2_BIT (*(struct BIT *)0xFFF4) /* Interrupt Enable Register 2 */ #define IENTFL IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IRR7_BIT (*(struct BIT *)0xFFF7) /* Interrupt Request Plag */ #define IRR7FH IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRR7FH IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRR7FH IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRR7FH IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRR7FH IRR2_BIT.b3 /* SP Set */ void main (void); void tfint (void); /* AM define // /* RAM define // #define ENDF USRF; /* User Flag Area */ #define USRF_BIT (*(struct BIT *)&amp; USRF) #define ENDF USRF_BIT.b0 /* End Flag */ #define ENDF USRF_BIT.b0 /* Vector Section Set */ void (*const VEC_TBLI[)(void) = { /* Vector Advector /* Vector Advector /* Vector Advector /* Vector Advector /* Vector Section Set */ void (*const VEC_TBLI[)(void) = { /* Vector Section Set */ Void (*const VEC_TBLI])</pre>
<pre>#define IENR2 *(volatile unsigned char *)0xFFF4 /* Interrupt Enable Register 2 */ #define IENTFH IENR2_BIT (*(struct BIT *)0xFFF4) /* Interrupt Enable Register 2 */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IRNTFL IENR2_BIT.b2 /* Interrupt Reguest Register 2 */ #define IRRTFH IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRRTFH IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #define IRRTFH IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #define IRRTFH IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #define IRRTFH IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #define IRRTFH IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #define IRRTFH IRR2_BIT.b2 /* SP Set */ void main (void ); void tfint (void ); /* FAM define // /* RAM define // /* RAM define // /* Gounter_sub; unsigned char counter_sub; unsigned char USRF; /* User Flag Area */ #define ENDF USRF_BIT.b3 /* End Flag */ #define ENDF USRF_BIT.b3 /* End Flag */ /* Vector Address // /* Vector Address // /* Vector Section Set // void (*const VEC_TBLL[])(void) = { /* 0x0000 - 0x000F /* /*</pre>
<pre>#define IENR2_BIT (*(struct BIT *)0xFFF4) /* Interrupt Enable Register 2 */ #define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IRNTFL IENR2_BIT.b2 /* Timer FH Interrupt Enable */ #define IRRTFH IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRRTFL IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRRTFL IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #pragma interrupt (tfint) /************************************</pre>
<pre>#define IENTFH IENR2_BIT.b3 /* Timer FH Interrupt Enable */ #define IENTFL IENR2_BIT.b2 /* Timer FH Interrupt Enable */ #define IRR2_BIT (*(struct BIT *)0xFF7) /* Interrupt Request Register 2 */ #define IRRTFH IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRRTFL IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #pragma interrupt (tfint) /** Function define // *function define // * SP Set */ void main (void); void tfint (void); /* SP Set */ void main (void); void tfint (void); /** User Flag Area */ #define USRF_BIT (*(struct BIT *)&amp; USRF) #define USRF_BIT (*(struct BIT *)&amp; USRF) #define ENDF USRF_BIT.b0 /* End Flag */ #define XSR_BIT.b0 /* End Flag */ */* Vector Address // */* Vector Section Set */ void (*const VEC_TBLI[])(void) = { /* 0x0000 - 0x000F /* /*</pre>
<pre>#define IENTFL IENR2_BIT.b2 /* Timer FH Interrupt Enable */ #define IRR2_BIT (*(struct BIT *)0xFFF7) /* Interrupt Request Register 2 */ #define IRRTFH IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #pragma interrupt (tfint) /************************************</pre>
<pre>#define IRR2_BIT (*(struct BIT *)0xFFF7) /* Interrupt Request Register 2 */ #define IRRTFH IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #pragma interrupt (tfint) /************************************</pre>
<pre>#define IRRTFH IRR2_BIT.b3 /* Timer FH Interrupt Request Flag */ #define IRRTFL IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #pragma interrupt (tfint) /************************************</pre>
<pre>#define IRRTFL IRR2_BIT.b2 /* Timer FH Interrupt Request Flag */ #pragma interrupt (tfint) /************************************</pre>
<pre>#pragma interrupt (tfint) /************************************</pre>
<pre>#pragma interrupt (tfint) /************************************</pre>
<pre>/************************************</pre>
<pre>/************************************</pre>
<pre>extern void INIT ( void ); /* SP Set // void main ( void ); void tfint ( void ); /************************************</pre>
<pre>void main ( void ); void tfint ( void ); /************************************</pre>
<pre>void tfint ( void ); /************************************</pre>
<pre>/************************************</pre>
<pre>/* RAM define // /* RAM define // /**********************************</pre>
<pre>/* RAM define // /* RAM define // /**********************************</pre>
<pre>/************************************</pre>
<pre>unsigned char counter_sub; unsigned char USRF; /* User Flag Area */ #define USRF_BIT (*(struct BIT *)&amp; USRF) #define ENDF USRF_BIT.b0 /* End Flag */ /**********************************</pre>
<pre>unsigned char USRF; /* User Flag Area */ #define USRF_BIT (*(struct BIT *)&amp; USRF) #define ENDF USRF_BIT.b0 /* End Flag */ /**********************************</pre>
<pre>#define USRF_BIT (*(struct BIT *)&amp; USRF) #define ENDF USRF_BIT.b0 /* End Flag */ /**********************************</pre>
<pre>#define ENDF USRF_BIT.b0 /* End Flag */ /**********************************</pre>
<pre>#define ENDF USRF_BIT.b0 /* End Flag */ /**********************************</pre>
<pre>/************************************</pre>
<pre>/* Vector Address</pre>
<pre>/* Vector Address</pre>
<pre>/************************************</pre>
#pragma section     V1     /* Vector Section Set     */       void (*const VEC_TBL1[])(void) = {     /* 0x0000 - 0x000F     */
<pre>void (*const VEC_TBL1[])(void) = {</pre>
INIT /* 0x0000 Reset Vector */
<pre>}; #pragma section V2 /* Vector Section Set */</pre>
#pragma section V2 /* Vector Section Set */
<pre>void (*const VEC_TBL2[])(void) = {</pre>
<pre>void (*const VEC_TBL2[])(void) = {    taint</pre>
<pre>void (*const VEC_TBL2[])(void) = {</pre>
<pre>void (*const VEC_TBL2[])(void) = {    taint</pre>



```
/* Main Program
                                                              * /
void
      main ( void )
{
  set_imask_ccr(1);
                                       /* Interrupt Disable
                                                              */
  counter_sub = 0x32;
                                       /* Initialize 8bit Counter_sub
                                                              */
                                       /* Initialize ENDF
  ENDF = 0;
                                                              */
  TCRF = 0x06;
                                       /* Initialize Clock Select
                                                              */
  TCSRF = 0x20;
                                       /* Initialize Overflow Interrupt
                                                              */
                                                              * /
  TCFH = 0x00;
                                       /* Clear Timer Counter F
  TCFL = 0x00;
                                       /* Clear Timer Counter F
                                                              */
  IRRTFH = 0;
  IENTFH = 1;
  set_imask_ccr(0);
                                       /* Interrupt Enable
                                                              */
  while(ENDF ! = 1){
                                       /* ENDF = 1 ?
                                                              */
   ;
  }
  while(1){
   ;
  }
}
/* Timer F Interrupt
                                                              * /
void tfint ( void )
{
  IRRTFH = 0;
  if ( OVFH == 1 ) {
    OVFH = 0;
                                       /* Clear OVFH
                                                              */
    counter_sub--;
                                       /* Decrement 8bit Counter
                                                              */
    if ( counter_sub == 0x00 ){
                                       /* 8bit Counter ! = H'00
                                                              */
        ENDF = 1;
                                       /* Set ENDF
                                                              */
        OVIEH = 0;
        IENTFH = 0;
    }
  }
}
```



Link address specifications

Section Name	Address
CV1	H'0000
CV2	H'001E
Р	H'0100
В	H'FB80



### Website and Support

Renesas Technology Website http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry csc@renesas.com

#### **Revision Record**

Rev.     Date     Page     Summary       1.00     Dec.19.03     —     First edition issued       0.00     Nax 20.00     All pages     Constant correction				Descriptio	n
		Rev.	Date	Page	Summary
0.00 Nev 20.00 All serves Oestest servestien	2.00 Nov.30.06 All pages Content correction	1.00	Dec.19.03	_	First edition issued
2.00 Nov.30.06 All pages Content correction		2.00	Nov.30.06	All pages	Content correction

#### **RENESAS** H8/300L Super Low Power Series Counting Interrupts Generated by the 16-Bit Timer Counter

#### Notes regarding these materials

- 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2006. Renesas Technology Corp., All rights reserved.