

# ClockMatrix™

## Coordinating Timing Cards in Larger Systems

This document explains the ClockMatrix features for coordinating between two timing cards in active (working) and backup (protection) roles, and it shows an example GUI configuration for implementing this arrangement.

### Contents

1. Introduction .....	2
2. Desired System Behavior .....	2
2.1 Sequence of Events During Switching .....	2
2.2 Firmware Dependent Behavior .....	3
3. Configuring Timing Card Switching in GUI.....	4
4. Revision History .....	6

### Figures

Figure 1. Diagram with Timing Card "A" Active .....	2
Figure 2. Diagram with Timing Card "B" Active .....	3
Figure 3. Use of GPIO for Timing Card Switching.....	3
Figure 4. Digital Loop Filter Configuration .....	4
Figure 5. External Reference Configuration (clk0) .....	5
Figure 6. Card-to-Card Reference Configuration (clk1) .....	5
Figure 7. "Bit Sets" (Register) View Selection of Slave Reference .....	6
Figure 8. GPIO Configuration for Use with "GPIO_slave" Reference Mode .....	6

### Related Information

For more information, visit [ClockMatrix™ Timing Solutions](#).

## 1. Introduction

For a system with two redundant Synchronous Ethernet (SyncE) timing cards, there is a need to switch between them because of a software command or card failure. The ClockMatrix devices have a set of features to implement this behavior. This application note shows an example system with dual timing cards and explains the desired behavior, and it details two DPLL configurations for coordinating two timing cards by using register writes and a separate implementation that uses a GPIO on each card.

## 2. Desired System Behavior

In this section, the example system includes two timing cards. The system gets its reference frequency from an external reference. (They could also use line timing from the incoming signal to the line card, but the diagram does not show this for clarity.) The active timing card has a low bandwidth per the SyncE specification for the external reference. The protection (or redundant) timing card has a high bandwidth to closely follow the frequency of the active timing card through the timing card to timing card signal (shown as the thick line in the diagram). The bandwidth associated with the normal and card-to-card input signals are set through the predefined configurations. The line cards always follow the frequency of the active timing card (shown as dashed lines).

The advantage of this approach is that both cards are always frequency-aligned allowing the other card to lock immediately after a switch. After a disruption, the high bandwidth of the protection card allows it to frequency lock quickly to be ready for a switch.

### 2.1 Sequence of Events During Switching

Prior to the switch, Timing Card A locks to the external reference with a low (SyncE) bandwidth. Timing Card B locks to Timing Card A with a high bandwidth. The line cards lock to Timing Card A. Figure 1 shows the diagram before the switch (with Timing Card A active).

In a switch from Timing Card A to Timing Card B:

1. Timing Card B changes from high to SyncE (low) bandwidth and starts locking to the external references. (It no longer follows the timing card to timing card signal.)
2. The line cards change their references to lock to Timing Card B.
3. Timing Card A stops following the external reference, changes to a high bandwidth, and starts following the frequency of Timing Card A.

After the switch, Timing Card B locks to the external reference with a low (SyncE) bandwidth. Timing Card A locks to Timing Card B. The line cards lock to Timing Card B. Figure 2 shows the diagram after the switch (with Timing Card B active).






Figure 1. Diagram with Timing Card "A" Active



**Figure 2. Diagram with Timing Card “B” Active**

The reference of a DPLL in ClockMatrix can be switched using a GPIO or through changing the reference mode. To use registers select “Slave” DPLL reference mode for the protection card and select Automatic or Manual mode for the active card. To use a GPIO as shown in Figure 3, select GPIO\_SLAVE DPLL reference mode and configure the GPIO to “master/slave signal (in)”. The inverter in the figure ensures that only one card at a time is the master. Use Register GPIO\_0.GPIO\_SLAVE.GPIO\_SLAVE\_LEVEL to set the polarity of the GPIO input (for example, switch to slave mode when GPIO is low or switch to slave mode when GPIO is high). Using a GPIO ensures that the switch happens on both timing cards at the same time.



**Figure 3. Use of GPIO for Timing Card Switching**

When in slave mode, the register DPLL\_n.DPLL\_SLAVE\_REF\_CFG.SLAVE\_REFERENCE sets the card-to-card timing signal and overrides any other reference selection.

## 2.2 Firmware Dependent Behavior

For firmware 4.8.7 and earlier, the DPLL uses the hitless switching setting when entering or leaving the slave or GPIO\_slave reference modes. The user needs to write tie reset manually after the device has entered the slave or GPIO\_slave mode. This is done by writing a 1 to the DPLL\_CTRL\_n.DPLL\_HS\_TIE\_RESET.TIE\_RESET bit. (This is a self-clearing bit.)

For future firmware versions, the DPLL always has hitless switching disabled (ignoring the DPLL setting) when entering slave or GPIO\_slave mode. This setting (with the large DPLL bandwidth) allows the DPLL to stabilize as fast as possible. When leaving the slave or GPIO\_slave mode, the DPLL would perform hitless switching based on the setting.

### 3. Configuring Timing Card Switching in GUI

The GUI can select the slave or GPIO\_slave reference modes as displayed in Figure 4. This example has the SyncE DPLL on channel 0 with an external reference on clk0 and the timing card to timing card signal on clk1. For this application, the DPLL should use hitless switching mode. (The hitless switching mode setting only applies when the DPLL is not in slave or GPIO\_slave modes.)

Figure 4 shows the digital loop filter configuration including the use of predefined configurations to switch the bandwidth for the different input clocks.

The reference configurations are in Figure 5 and Figure 6. Figure 7 shows the select of the card-to-card input reference. Figure 8 shows the GPIO configuration to use the GPIO\_slave reference mode.

**Loop Filter Config for DPLL0**

Max Frequency Offset: 12PPM

**MAIN CONFIG**

Loop Bandwidth: 100 Units: mHz

Damping Factor: 1.022, 0.19 dB, < 0.2 dB

Phase slope limiting: 885ns/s

Decimator Factor: 0 bypassed

**PREDEFINED CONFIGURATIONS**

☒ Enable predefined configurations

**Predefined Config 0**

Loop Bandwidth: 100 Units: mHz

Damping Factor: 1.022, 0.19 dB, < 0.2 dB

Phase slope limiting: 885ns/s

Decimator Factor: 100 10Hz

**Predefined Config 1**

Loop Bandwidth: 1 Units: kHz


Damping Factor: 1.022, 0.19 dB, < 0.2 dB

Phase slope limiting: 0ns/s (no limit)

Decimator Factor: 0 bypassed

Figure 4. Digital Loop Filter Configuration

**Note:** In Figure 4, the “main config” settings are ignored when predefined configuration are enabled.



The CLK0 Config window displays the following settings:

- Frequency**
  - Goal Frequency: 25 (locked)
  - Frequency Representation M/N**
    - Numerator: 25000000 (unlocked)
    - Denominator: 0 (unlocked)
  - Actual Frequency: 25MHz
- Input label:** BITS IN (locked)
- Sync pulse:** (none) (unlocked)
- Enabled:** (checkbox) (unlocked)
- Inverse:** (checkbox) (unlocked)
- Divider:** 1 (unlocked) bypassed
- Phase Offset (ps):** 0ps (unlocked)
- Input Protocol:** CMOS (unlocked)
- Predefined DPLL config to use when this clock is the input to a DPLL with Predefined Configurations enabled:** pred0 (unlocked)

Figure 5. External Reference Configuration (clk0)



The CLK1 Config window displays the following settings:

- Frequency**
  - Goal Frequency: 25 (locked)
  - Frequency Representation M/N**
    - Numerator: 25000000 (unlocked)
    - Denominator: 0 (unlocked)
  - Actual Frequency: 25MHz
- Input label:** CARD\_TO\_CARD\_IN (locked)
- Sync pulse:** (none) (unlocked)
- Enabled:** (checkbox) (unlocked)
- Inverse:** (checkbox) (unlocked)
- Divider:** 1 (unlocked) bypassed
- Phase Offset (ps):** 0ps (unlocked)
- Input Protocol:** CMOS (unlocked)
- Predefined DPLL config to use when this clock is the input to a DPLL with Predefined Configurations enabled:** pred1 (locked)

Figure 6. Card-to-Card Reference Configuration (clk1)

Figure 7 shows the selection of the slave (card-to-card) reference as shown by the heavy arrow in Figure 5 and Figure 6.




Figure 7. “Bit Sets” (Register) View Selection of Slave Reference



Figure 8. GPIO Configuration for Use with “GPIO\_slave” Reference Mode

**Note:** To use the GPIO method, the user needs to configure the GPIO function for “master/slave signal (in)” and the input reference mode to “GPIO\_slave”.

## 4. Revision History

Revision	Date	Description
1.0	Mar 4, 2020	Initial release.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.