

# Configuring VersaClock 7 for Low-Power Mode with the RICBox GUI Software

This document describes how to configure a VersaClock 7 (VC7) device for low-power consumption. The Renesas IC Toolbox ([RICBox](#)) software platform is used to configure the device.

Placing a VC7 device into a low-power state disables most of its internal logic in order to conserve power, while allowing the power rails of the device to remain active. This feature allows users to initiate operation of the device when the output of the power supply to the device has reached the level required for maximum performance. This feature also allows users to place the device into a low-power state with the current configuration and operating state ready to be resumed upon being taken out of the low-power state.

## Contents

1. Power Down vs. Restart .....	1
2. Using RICBox to Create a Power-Down Configuration .....	2
3. Creating the Power-Down Configuration .....	2
4. Assigning the Power-Down Configuration to a Configuration Slot .....	7
5. Switching between the Power-Up Configuration and Power-Down Configuration .....	8
6. Output State in Power-Down Configuration .....	9
7. Power Consumption in Power-Down Configuration .....	11
8. Revision History .....	11

## 1. Power Down vs. Restart

The VersaClock 7 supports the use of both the Power-Down feature and the Restart feature. Both features rely on an active-low input applied to one of the GPI/GPIO inputs (Note: only GPIO 0-2 will support the Power-Down feature).

The Restart feature can be assigned to any GPI or GPIO pin and can work with any configuration type (Single Config, Multi Config, etc.). When the assigned input pin is set low, the device is in full reset, all configuration registers are reset to their initial states, and the start-up sequence is re-initialized. When set high, the device initialization continues.

The Power-Down feature relies on a copy of the power-on configuration that has been modified to reduce power consumption as low as possible. For this reason, DynamicMultiConfig must be used when using the Power-Down feature. There can be a low-power version for each configuration to be used on the device. When the assigned GPIO pin is set low, the device enters the appropriate low-power configuration determined by the status of the other GPIO pins. When set high, the device enters the power-on configuration determined by the status of the other GPIO pins.


## 2. Using RICBox to Create a Power-Down Configuration

The RICBox is a software package that allows the user to create configurations for the VC7 device. For more information on RICBox, see the [Renesas IC Toolbox Software Manual](#). For more information on how to use RICBox with the VC7 device, see the [RICBox GUI Software for VersaClock 7 Software Manual](#). This document assumes the user is familiar with creating a configuration for the VC7 with RICBox, and focuses on the steps required to modify the configuration to allow for low-power consumption.

While this document applies to all VC7 devices, for the purpose of this application note, the [RC21008A](#) device was chosen for example purposes.

## 3. Creating the Power-Down Configuration

1. Starting with an open configuration file, click on the “OTP / EEPROM” button.



This will open a dialog box for the configuration screen on the following page.

- Set the "Configuration Type" to DynamicMultiConfig. In the "Dynamic User Config Selection" box, set the DEVICE\_CNFG.pwrn\_sel field to the appropriate GPIO pin and function. For this document, GPIO0 was selected as the input pin and the PWRGD/PWRDN# function is used. The Config Select Input associated with the GPIO pin must be set to BiLevel (in this case, Config Select Input 0). Unused Config Select Inputs should be tied high.

Configuration Type

DynamicMultiConfig

Startup User Config Selection

Config Select Input 0: GpioTriLevel

Config Select Input 1: GpioTriLevel

Config Select Input 2: GpioTriLevel

These values for DEVICE\_CNFG.static\_csel[x] set the configuration selection inputs.

Dynamic User Config Selection

Config Select Input 0: BiLevel

Config Select Input 1: High

Config Select Input 2: High

DEVICE\_CNFG.pwrn\_sel: GPIO0 (PWRG...)

These selections set values in DEVICE\_CNFG.static\_csel[0:2] and GPIO[0:2]. GPIO\_CNFG.

When a GPIO is assigned, relevant bitsets must not be locked in the settings file(s) to allow the override to use the GPIO.

Configuration Type

NoConfig

Startup User Config Selection

Config Select Input 0: GpioTriLevel

Config Select Input 1: GpioTriLevel

Config Select Input 2: GpioTriLevel

These values for DEVICE\_CNFG.static\_csel[x] set the configuration selection inputs.

Dynamic User Config Selection

Config Select input 0: TriLevel

Config Select input 1: TriLevel

Config Select input 2: TriLevel

DEVICE\_CNFG.pwrn\_sel: Disabled

These selections set values in DEVICE\_CNFG.static\_csel[0:2] and GPIO[0:2]. GPIO\_CNFG.

When a GPIO is assigned, relevant bitsets must not be locked in the settings file(s) to allow the override to use the GPIO.

Config Assignment

	select [2]	select [1]	select [0]		select [2]	select [1]	select [0]
Single Config				config_slot_0			
Config 0	L	L	L	config_slot_1			
Config 1	L	L	M	config_slot_2			
Config 2	L	L	H	config_slot_3			
Config 3	L	M	L	config_slot_4			
Config 4	L	M	M	config_slot_5			
Config 5	L	M	H	config_slot_6			
Config 6	L	H	L	config_slot_7			
Config 7	L	H	M	config_slot_8			
Config 8	L	H	H	config_slot_9			
Config 9	M	L	L	config_slot_10			
Config 10	M	L	M	config_slot_11			
Config 11	M	L	H	config_slot_12			
Config 12	M	M	L	config_slot_13			
Config 13	M	M	M	config_slot_14			
Config 14	M	M	H	config_slot_15			
Config 15	M	H	L	config_slot_16			
Config 16	M	H	M	config_slot_17			
Config 17	M	H	H	config_slot_18			
Config 18	H	L	L	config_slot_19			
Config 19	H	L	M	config_slot_20			
Config 20	H	L	H	config_slot_21			
Config 21	H	M	L	config_slot_22			
Config 22	H	M	M	config_slot_23			
Config 23	H	M	H	config_slot_24			
Config 24	H	H	L	config_slot_25			
Config 25	H	H	M	config_slot_26			
Config 26	H	H	H	config_slot_27			

L = low / M = mid / H = high

OTP

Pressing the "Program" button will read the existing OTP of the connected device and update the OTP contents with the new OTP configuration and program the device.

The "Verify" button will be accessible after a successful program.

There is currently no progress indicator while program or verify is occurring; it can take quite some time for either task to complete.

Program

Verify

Skip read if quick blank check passes ☒

Skip verify of unprogrammed words ☒

EEPROM

Build EEPROM for this OTP dash code


001 (AT24C16 at address 0x50)

Filename to export EPROM as


Export

Program


- Return to the Block Diagram and click on “Tools > CLI”.




- Enter “config -c LowPowerConfig” and press enter to create the low-power configuration. Enter “config – copy-to LowPowerConfig” and press enter to make a copy of the current power on configuration that can then be modified for low-power consumption.




5. In the lower-right corner of the GUI, click on the part number box to view the current configuration.




Make sure the current configuration is the low-power configuration that was just created.



6. In the Block Diagram view, click on “Tools”.




7. Click on “Apply Low Power Settings”.



## 4. Assigning the Power-Down Configuration to a Configuration Slot

1. In the Block Diagram view, click on the “OTP / EEPROM” button.



2. In the Config Assignment box, assign the configuration slots associated with the GPIO pin selected for the PWRGD/PWRDN# function as active low to the low-power configuration just created. The configuration slots that are active when the Power-Down GPIO pin is high are assigned to the active configurations used to create the low-power configurations.



Only one low power / power on pair of configurations are shown but it is possible to have up to nine pairs of low power / power-on configurations using the Power-Down feature.

## 5. Switching between the Power-Up Configuration and Power-Down Configuration

There are two methods for switching between the Power-Up configuration and the Power-Down configuration:

- Applying an appropriate logic level to the GPIO pin assigned to the PWRGD/PWRDN# function
- Writing the appropriate values to the relevant registers through I<sup>2</sup>C

The first method uses the GPIO pin setup for the PWRGD/PWRDN# function. Setting this GPIO pin low will set the Power-Down configuration to the current configuration, and setting the GPIO pin high will set the Power-Up configuration to the current configuration.

The second method uses the I<sup>2</sup>C interface to write to the relevant registers. The following registers determine which configuration is set as the current configuration:

- TOP.GLOBAL.DEVICE\_CNFG.static\_csel0
- TOP.GLOBAL.DEVICE\_CNFG.static\_csel1
- TOP.GLOBAL.DEVICE\_CNFG.static\_csel2

While the following shows which values correspond to the logic levels applied to the GPIO pins.

Register Value	GPIO Pin Logic Level
0x0	Logic Low Level
0x1	Logic Mid Level (Not used for PWRGD/PWRDN# function)
0x3	Logic High Level

Using the example discussed in this document, writing 0x0 to TOP.GLOBAL.DEVICE\_CNFG.static\_csel0 will set the Power-Down configuration as the current configuration while writing 0x3 to TOP.GLOBAL.DEVICE\_CNFG.static\_csel0 will set the Power-Up configuration as the current configuration.



## 6. Output State in Power-Down Configuration

The output behavior of the device is described in the following table.

output_mode	out_dis_state OUTx / OUTxn	bank_pd	output_power VDDO	output_disabled	Frequency	Output Behavior OUTx / OUTxn
LVDS	Low / Low	Power Down	x <sup>[1]</sup>	x	Disable	Low / Low
		x	Off	x	Disable	Low / Low
		Power On	On	Disabled	Disable	High / Low
		Power On	On	Enabled	156.25	
	Hi-Z / Hi-Z	Power Down	x	x	Disable	Low / Low
		x	Off	x	Disable	Hi-Z / Hi-Z
		Power On	On	Disabled	Disable	High / High
		Power On	On	Enabled	156.25	
	Low / High	Power Down	x	x	Disable	Low / Low
		x	Off	x	Disable	Hi-Z / Hi-Z
		Power On	On	Disabled	Disable	Low / High
		Power On	On	Enabled	156.25	
	High / Low	Power Down	x	x	Disable	Low / Low
		x	Off	x	Disable	Hi-Z / Hi-Z
		Power On	On	Disabled	Disable	High / Low
		Power On	On	Enabled	156.25	
HCSL	Low / Low	Power Down	x	x	Disable	Low / Low
		x	Off	x	Disable	Low / Low
		Power On	On	Disabled	Disable	Low / Low
		Power On	On	Enabled	156.25	
	Hi-Z / Hi-Z	Power Down	x	x	Disable	Low / Low
		x	Off	x	Disable	Hi-Z / Hi-Z
		Power On	On	Disabled	Disable	High / High
		Power On	On	Enabled	156.25	
	Low / High	Power Down	x	x	Disable	Low / Low
		x	Off	x	Disable	Hi-Z / Hi-Z
		Power On	On	Disabled	Disable	Low / Low
		Power On	On	Enabled	156.25	
	High / Low	Power Down	x	x	Disable	Low / Low
		x	Off	x	Disable	Hi-Z / Hi-Z
		Power On	On	Disabled	Disable	High / Low
		Power On	On	Enabled	156.25	

output_mode	out_dis_state OUTx / OUTxn	bank_pd	output_power VDDO	output_disabled	Frequency	Output Behavior OUTx / OUTxn
LVCMOS	Low / Low	Power Down	x	x	Disable	Low / Low
		x	Off	x	Disable	Low / Low
		Power On	On	Disabled	Disable	Low / Low
		Power On	On	Enabled	156.25	
	Hi-Z / Hi-Z	Power Down	x	x	Disable	Low / Low
		x	Off	x	Disable	Hi-Z / Hi-Z
		Power On	On	Disabled	Disable	Hi-Z / Hi-Z
		Power On	On	Enabled	156.25	
	Low / High	Power Down	x	x	Disable	Low / High
		x	Off	x	Disable	Low / High
		Power On	On	Disabled	Disable	Low / High
		Power On	On	Enabled	156.25	
	High / Low	Power Down	x	x	Disable	Low / Low
		x	Off	x	Disable	High / Low
		Power On	On	Disabled	Disable	High / Low
		Power On	On	Enabled	156.25	

1. x = Don't care

## 7. Power Consumption in Power-Down Configuration

The power consumption of the device is described in the following table.

Rail <sup>[1]</sup>	Minimum (mA)	Average (mA)	Maximum (mA)
VDDD	10.4	10.9	11.9
VDDX	0.1	0.1	0.2
VDDR	0.1	0.1	0.2
VDDA	4.8	4.8	4.9
VDDO0	0.2	0.3	0.3
VDDO1	0.1	0.3	0.3
VDDO2	0.5	0.5	0.6
VDDO3	0.8	1.1	1.5
VDDO4	0.5	0.5	0.5
VDDO5	0.3	0.4	0.5
VDDO6	0.1	0.3	0.4
Total <sup>[2]</sup>	18.7	19.3	20.0

1. 3.3V applied to power rails
2. Differences between Total value and sum of values due to rounding errors

## 8. Revision History

Revision	Date	Description
1.00	Apr 6, 2022	Initial release.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.