RENESAS

Configuring VersaClock 7 for Low-Power Mode with the RICBox GUI Software

This document describes how to configure a VersaClock 7 (VC7) device for low-power consumption. The Renesas IC Toolbox (<u>RICBox</u>) software platform is used to configure the device.

Placing a VC7 device into a low-power state disables most of its internal logic in order to conserve power, while allowing the power rails of the device to remain active. This feature allows users to initiate operation of the device when the output of the power supply to the device has reached the level required for maximum performance. This feature also allows users to place the device into a low-power state with the current configuration and operating state ready to be resumed upon being taken out of the low-power state.

Contents

1.	Power Down vs. Restart	1
2.	Using RICBox to Create a Power-Down Configuration	2
3.	Creating the Power-Down Configuration	2
4.	Assigning the Power-Down Configuration to a Configuration Slot	7
5.	Switching between the Power-Up Configuration and Power-Down Configuration	8
6.	Output State in Power-Down Configuration	9
7.	Power Consumption in Power-Down Configuration1	1
8.	Revision History1	1

1. Power Down vs. Restart

The VersaClock 7 supports the use of both the Power-Down feature and the Restart feature. Both features rely on an active-low input applied to one of the GPI/GPIO inputs (Note: only GPIO 0-2 will support the Power-Down feature).

The Restart feature can be assigned to any GPI or GPIO pin and can work with any configuration type (Single Config, Multi Config, etc.). When the assigned input pin is set low, the device is in full reset, all configuration registers are reset to their initial states, and the start-up sequence is re-initialized. When set high, the device initialization continues.

The Power-Down feature relies on a copy of the power-on configuration that has been modified to reduce power consumption as low as possible. For this reason, DynamicMultiConfig must be used when using the Power-Down feature. There can be a low-power version for each configuration to be used on the device. When the assigned GPIO pin is set low, the device enters the appropriate low-power configuration determined by the status of the other GPIO pins. When set high, the device enters the power-on configuration determined by the status of the other GPIO pins.

2. Using RICBox to Create a Power-Down Configuration

The RICBox is a software package that allows the user to create configurations for the VC7 device. For more information on RICBox, see the <u>Renesas IC Toolbox Software Manual</u>. For more information on how to use RICBox with the VC7 device, see the <u>RICBox GUI Software for VersaClock 7 Software Manual</u>. This document assumes the user is familiar with creating a configuration for the VC7 with RICBox, and focuses on the steps required to modify the configuration to allow for low-power consumption.

While this document applies to all VC7 devices, for the purpose of this application note, the <u>RC21008A</u> device was chosen for example purposes.

3. Creating the Power-Down Configuration

Goals Actuals eî. FODO Synthesizer OUT1 OUT1b BANK1 100MHz 100MHz [LVDS] â OUT2 100MHz [LVCMOS (POS/NEG 180 out of phase)] FOD1 OUT2b -XIN_REFIN XIN_REFIN 50MH BANK2 100MHz ê ОИТЗ ОИТЗЫ 100MHz [LVCMOS (positive side only)] APLL FOD2 . CLKING CLKINO BANK3 -Non OUT6 OUT6b powered down (Hi-Z) 1001 OUT7 OUT7b powered down (Hi-Z) CIKIN1 Non . OUTS CLKIN1 powered down (Hi-Z) IOD2 OUT8b CLKIN1b eí. BANK4 None d' 1003 OUT10 OUT10b Addendum Inputs Device Info OTP / EEPROM BANK5 Non powered down (Hi-Z) OUT11 OUT11b GPIO BANK6 None powered down (Hi-Z) GPI Serial Interface Tools

1. Starting with an open configuration file, click on the "OTP / EEPROM" button.

This will open a dialog box for the configuration screen on the following page.

 Set the "Configuration Type" to DynamicMultiConfig. In the "Dynamic User Config Selection" box, set the DEVICE_CNFG.pwrdn_sel field to the appropriate GPIO pin and function. For this document, GPIO0 was selected as the input pin and the PWRGD/PWRDN# function is used. The Config Select Input associated with the GPIO pin must be set to BiLevel (in this case, Config Select Input 0). Unused Config Select Inputs should be tied high.

Configuration Ty	rpe	Startup User	Config Selection	Dynamic User Co	nfig Selection
		Config Select Input 0	GpioTriLevel ·	Config Select Input 0	BiLevel 🗸 🔒
DynamicMultiConfig	· 6	Config Select Input 1	GpioTriLevel 👘	Config Select Input 1	High 🗸 🔒
		Config Select Input 2	GpioTriLevel	Config Select Input 2	High ~ 🔒
				DEVICE_CNFG.pwrdn_sel	GPIO0 (PWRG 👻 🔒
		These values for DEV set the configuration	CE_CNPG static_cse(s) on selection inputs.	These selections DEVICE_CNFG.static_cxel[0:2] : When a GPIO is assigned, relavent b settings file(s) to allow the o	set values in and GPIO[0:2] GPIO_CNFG. itsets must not be locked in the verride to use the GPIO.
Configuration Ty	/pe	Startup User	Config Selection	Dynamic User Co	nfig Selection
		Config Select Input 0	GpioTriLevel 🗸 💼	Config Select Input 0	TriLevel v 📫
NoConfig	ř d'	Config Select Input 1	GpioTriLevel V	Config Select Input 1	TriLevel V
		config Select Input 2	GpiotnLevel	Conng select input 2	
				DEVICE_CNPG.pwran_sei	Disabled
		These values for DEVI set the configuration	CE_CNIFG.static_cse[x on selection inputs.	These selections DEVICE_ONFG.static_esel[0:2] a When a GPIO is assigned, relavent b settings file(s) to allow the or	set values in nd GPIO[0:2].GPIO_CNFG. Itsets must not be locked in the verride to use the GPIO.
	Config Assi	anment		OTP	
whee [2] whee [1] whee [0]	Coning Asa	(2) 1-2-9-0 (2) 1-		Pressing the "Program" button v the connected device and upd the new OTP configuration and p The "Verify" button will be ac program.	vill read the existing OTP of ate the OTP contents with program the device. cessible after a successful
Single Config	config_slot_0 v 🖬	Config 13 M M M	config_slot_14	There is currently no progress	indicator while program or
Config 0 L L L	config_slot_1 🗸 🖬	Config 14 M M H	config_slot_15	task to complete.	quite some time for either
Config 1 L L M	config_slot_2 v	Config 15 M H L	config_slot_16	Program	Verify
Config 2 L L H	config_slot_3 v 🛍	Config 16 M H M	config_slot_17	Skip read if quick blank chec	k passes 🔽 🖬
Config 3 L M L	config_slot_4 v	Config 17 M H H	config_slot_18	Skip verify of unprogramme	d words 🗸 💼
Config 4 L M M	config_slot_5	Config 18 H L L	contig_slot_19		
ConfigS L H L	config_slot_0	Config 19 H L H	config_slot_20	FEDDO	M.
Config 7 L H M	config_slot_7	Config 20 H E H	config_slot_22 v m	EL NG	
Config B L H H	config slot 9	Config 22 H H H	config slot 23	Build EEPROM for this OTP das	h code
Config 9 M L L	config slot 10	Config 23 H M H	config slot 24	001 (AT24C16 at addre	ss 0x50) 🗸 🖬
Config 10 M L M	config_slot_11 v	Config 24 H H L	config_slot_25 v	Filename to export EPROM as	6 -
Config 11 M L H	config_slot_12 v	Config 25 H H M	config_slot_26 v		
Config 12 M M L	config_slot_13 v	Config 26 H H H	config_slot_27 v	Export	Program
	L - low / M - mi	d / H = high			

3. Return to the Block Diagram and click on "Tools > CLI".



4. Enter "config - c LowPowerConfig" and press enter to create the low-power configuration. Enter "config – copy-to LowPowerConfig" and press enter to make a copy of the current power on configuration that can then be modified for low-power consumption.



5. In the lower-right corner of the GUI, click on the part number box to view the current configuration.



Make sure the current configuration is the low-power configuration that was just created.

	Configurations	
1	PowerUpConfig	Ū
2	LowPowerConfig	Ū
	+ New Config	



6. In the Block Diagram view, click on "Tools".

7. Click on "Apply Low Power Settings".

RE	NESAS tools		-	×
	Creating a lower power configuration for use with PWRGD/PWRDNA feature starts with a copy of (one of) the "powered up" configuratio which modifications are made. This is done to ensure APLL reconfiguration does not occur between powered up and powered down states. Step 1) Create 2 configs (1 for powered up, 1 for powered down) Step 2) Activate the powered up config and configure the device Step 3) Use the CLI to copy the powered up to the powered down Step 4) Use the CLI to select/activate the powered down config Step 5) Press the "Apply Low Power Settings" button below	g Creation 10 RENESAS USing Cl - C Proving -1 Second States 0 CPP-546 defrast 1 Biology - Constant 1 Biology - Constant 1 Biology - Constant 2 Config - 1 Second States 0 CPP-546 defrast 1 Biology - Config - 1 Second States 0 Config - 1 Second States 1 Config -	×	×
	Apply Low Power Settings			

4. Assigning the Power-Down Configuration to a Configuration Slot



1. In the Block Diagram view, click on the "OTP / EEPROM" button.

2. In the Config Assignment box, assign the configuration slots associated with the GPIO pin selected for the PWRGD/PWRDN# function as active low to the low-power configuration just created. The configuration slots that are active when the Power-Down GPIO pin is high are assigned to the active configurations used to create the low-power configurations.

			Config Ass	signment						
	select [2] select [2] select [0]				select [2]	select [1] select [0]	GPIO0 PWRGD	Us /P	wRD	as N#
Single Config		config_slot_0	· 🖻	Config 13	н	ми	config_slot_14		D)	
Config 0		config_slot_1	· 6	Config 14	н	мн	config_slot_15		D)	
Config 1	LLM	config_slot_2	· 🖬	Config 15	н	нL	config_slot_16		B	
Config 2	LLH	config_slot_3	•	Config 16	н	ни	config_slot_17		۳,	
Config 3	LHL	config_slot_4	· 🖬	Config 17	н	нн	config_slot_18		D)	
Config 4	LHH	config_slot_5	· 🖻	Config 18	н	ιι	config_slot_19		D)	
Config 5	LMH	config_slot_6	- 5	Config 19	н	LИ	config_slot_20		dî.	
Config 6	LHL	config_slot_7	· 🖻	Config 20	н	LH	config_slot_21		D)	
Config 7	LHM	config_slot_8		Config 21	н	M L	config_slot_22		s,	
Config 8	LHH	config_slot_9	-	Config 22	н	ми	config_slot_23		۵Ŷ	
Config 9	MLL	config_slot_10	· 🖻	Config 23	н	мн	config_slot_24		D)	
Config 10	H L H	config_slot_11	· ø	Config 24	н	нL	LowPowerConfig		ô	Rach Low Power Configuration
Config 11	мьн	config_slot_12	· 🖻	Config 25	н	ня	config_slot_26	14	eî.	is paired with an Active
Config 12	MML	config_slot_13	- 6	Config 26	н	нн	PowerUpConfig		â	Fower Configuration
			L=low/M=r	nid / H = high						-

Only one low power / power on pair of configurations are shown but it is possible to have up to nine pairs of low power / power-on configurations using the Power-Down feature.

5. Switching between the Power-Up Configuration and Power-Down Configuration

There are two methods for switching between the Power-Up configuration and the Power-Down configuration:

- Applying an appropriate logic level to the GPIO pin assigned to the PWRGD/PWRDN# function
- Writing the appropriate values to the relevant registers through I²C

The first method uses the GPIO pin setup for the PWRGD/PWRDN# function. Setting this GPIO pin low will set the Power-Down configuration to the current configuration, and setting the GPIO pin high will set the Power-Up configuration to the current configuration.

The second method uses the I²C interface to write to the relevant registers. The following registers determine which configuration is set as the current configuration:

- TOP.GLOBAL.DEVICE_CNFG.static_csel0
- TOP.GLOBAL.DEVICE_CNFG.static_csel1
- TOP.GLOBAL.DEVICE_CNFG.static_csel2

While the following shows which values correspond to the logic levels applied to the GPIO pins.

Register Value	GPIO Pin Logic Level				
0x0	Logic Low Level				
0x1	Logic Mid Level (Not used for PWRGD/PWRDN# function)				
0x3	Logic High Level				

Using the example discussed in this document, writing 0x0 to TOP.GLOBAL.DEVICE_CNFG.static_csel0 will set the Power-Down configuration as the current configuration while writing 0x3 to

TOP.GLOBAL.DEVICE_CNFG.static_csel0 will set the Power-Up configuration as the current configuration.

6. Output State in Power-Down Configuration

The output behavior of the device is described in the following table.

output_mode	out_dis_state OUTx / OUTxn	bank_pd	output_power VDDO	output_disabled	Frequency	Output Behavior OUTx / OUTxn
		Power Down	x ^[1]	x	Disable	Low / Low
		х	Off	x	Disable	Low / Low
	Low / Low	Power On	On	Disabled	Disable	High / Low
		Power On	On	Enabled	156.25	
		Power Down	х	х	Disable	Low / Low
		х	Off	x	Disable	Hi-Z / Hi-Z
	HI-Z / HI-Z	Power On	On	Disabled	Disable	High / High
		Power On	On	Enabled	156.25	
LVDS		Power Down	х	x	Disable	Low / Low
	Low / Llink	х	Off	x	Disable	Hi-Z / Hi-Z
	Low / High	Power On	On	Disabled	Disable	Low / High
		Power On	On	Enabled	156.25	
	High / Low	Power Down	х	x	Disable	Low / Low
		х	Off	x	Disable	Hi-Z / Hi-Z
		Power On	On	Disabled	Disable	High / Low
		Power On	On	Enabled	156.25	
		Power Down	х	х	Disable	Low / Low
	Low / Low	х	Off	х	Disable	Low / Low
		Power On	On	Disabled	Disable	Low / Low
		Power On	On	Enabled	156.25	
		Power Down	х	х	Disable	Low / Low
		х	Off	x	Disable	Hi-Z / Hi-Z
	пі-2 / пі-2	Power On	On	Disabled	Disable	High / High
ЦССІ		Power On	On	Enabled	156.25	
HUGL		Power Down	х	x	Disable	Low / Low
	Low / Llink	х	Off	x	Disable	Hi-Z / Hi-Z
	LOW / HIGH	Power On	On	Disabled	Disable	Low / Low
		Power On	On	Enabled	156.25	
		Power Down	х	х	Disable	Low / Low
	High / Low	х	Off	x	Disable	Hi-Z / Hi-Z
	riigii / LOW	Power On	On	Disabled	Disable	High / Low
		Power On	On	Enabled	156.25	

Configuring VersaClock 7 for Low-Power Mode with the RICBox GUI Software Application Note

output_mode	out_dis_state OUTx / OUTxn	bank_pd	output_power VDDO	output_disabled	Frequency	Output Behavior OUTx / OUTxn
		Power Down	х	x	Disable	Low / Low
	Lew (Lew	х	Off	x	Disable	Low / Low
	LOW / LOW	Power On	On	Disabled	Disable	Low / Low
		Power On	On	Enabled	156.25	
	Hi-Z / Hi-Z	Power Down	Х	х	Disable	Low / Low
		х	Off	х	Disable	Hi-Z / Hi-Z
		Power On	On	Disabled	Disable	Hi-Z / Hi-Z
		Power On	On	Enabled	156.25	
LVCIMOS	Low / High	Power Down	Х	х	Disable	Low / High
		х	Off	х	Disable	Low / High
		Power On	On	Disabled	Disable	Low / High
		Power On	On	Enabled	156.25	
		Power Down	Х	х	Disable	Low / Low
	High / Loui	х	Off	x	Disable	High / Low
	riigii / LOW	Power On	On	Disabled	Disable	High / Low
		Power On	On	Enabled	156.25	

1. x = Don't care

7. Power Consumption in Power-Down Configuration

The power consumption of the device is described in the following table.

Rail ^[1]	Minimum (mA)	Average (mA)	Maximum (mA)
VDDD	10.4	10.9	11.9
VDDX	0.1	0.1	0.2
VDDR	0.1	0.1	0.2
VDDA	4.8	4.8	4.9
VDDO0	0.2	0.3	0.3
VDDO1	0.1	0.3	0.3
VDDO2	0.5	0.5	0.6
VDDO3	0.8	1.1	1.5
VDDO4	0.5	0.5	0.5
VDDO5	0.3	0.4	0.5
VDDO6	0.1	0.3	0.4
Total ^[2]	18.7	19.3	20.0

1. 3.3V applied to power rails

2. Differences between Total value and sum of values due to rounding errors

8. Revision History

Revision	Date	Description
1.00	Apr 6, 2022	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.