Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SH7080 Group

Clearing the MTU2S Counter by Using a Flag Setting Source of the MTU2

Introduction

This application note describes the function to clear the counter of the multi-function timer pulse unit 2S (MTU2S) by using a flag setting source of the multi-function timer pulse unit 2 (MTU2). Please use this application note as a guide in designing user programs.

Although the programs given in this application note have been verified for correct operation, we strongly recommend that the user confirm correct operation before applying the programs in the actual application.

Target Device

SH7085

Contents

1.	Specifications	2
2.	Conditions for Application	2
3.	MCU Functions Used	3
4.	Operation	5
5.	Software	6
6.	Flowcharts	. 13



1. Specifications

In this sample application, the MTU2 is configured for compare-match operation, and the counter of the MTU2S is cleared when the MTU2's compare-match flag is set (MTU2-MTU2S synchronous counter clearing). Figure 1 shows the basic specifications of this sample task.

- Channel 0 of the MTU2 performs compare-match operation using timer counter 0 (TCNT_0) and timer general register A_0 (TGRA_0). It also generates a compare-match interrupt to the CPU on a match.
- The period for compare-match operation on channel 0 of the MTU2 is set to 100 ms.
- Timer counter_4S (TCNT_4S) on channel 4 of the MTU2S is cleared synchronously when the compare-match flag in channel 0 of the MTU2 is set.
- The synchronous clearing of the timer counter on channel 4 of the MTU2S is enabled by setting the timer synchronous clear register S (TSYCRS).




Figure 1 Operational Overview

2. Conditions for Application

Operating frequency: Internal clock: 80 MHz

Bus clock: 40 MHz
Peripheral clock: 40 MHz
MTU2 clock: 40 MHz
MTU2S clock: 80 MHz

C compiler: Version 7.1.04 from Renesas Technology Corp.



3. MCU Functions Used

In this sample task, the MTU2 is configured for compare-match operation, and the counter of the MTU2S is cleared synchronously on compare-match flag setting in the MTU2. Figure 2 outlines the operation.

Timer counter_0 (TCNT_0) of the MTU2 is cleared on compare match with timer general register A_0 (TGRA_0), and a compare-match interrupt (TGIA_0 interrupt) is generated to the CPU. Timer counter_4S (TCNT_4S) of the MTU2S is also cleared synchronously on the compare match that occurs in channel 0 of the MTU2. The synchronous clearing can be set by the timer synchronous clear register S (TSYCRS).




Figure 2 Operational Block Diagram of Channel 0 of MTU2 and Channel 4 of MTU2S



- Timer counter_0 (TCNT_0) is a 16-bit readable/writable counter. Counting by TCNT_0 is driven by the MTU2 clock (MP\$\phi\$).
- Timer general register A_0 (TGRA_0) is a 16-bit readable/writable register. TGRA_0 operates as an output compare register. The period for compare-match operation is set in TGRA_0.
- Timer I/O control register H_0 (TIORH_0) is an 8-bit readable/writable register that specifies the functions of TGRA_0 and TGRB_0. TGRA_0 is set to operate as an output compare register.
- Timer I/O control register L_0 (TIORL_0) is an 8-bit readable/writable register that specifies the functions of TGRC 0 and TGRD 0.
- Timer interrupt enable register_0 (TIER_0) is an 8-bit readable/writable register. TIER_0 enables/disables interrupt requests caused by registers TGRA_0 to TGRD_0 and the TCFV overflow flag, and also enables/disables the A/D converter start requests by TGRA_0 and TGRE_0.
- Timer interrupt enable register 2_0 (TIER2_0) is an 8-bit readable/writable register. TIER2_0 enables/disables interrupt requests caused by registers TGRE 0 and TGRF 0, and A/D converter start requests by TGRE 0.
- Timer mode register_0 (TMDR_0) is an 8-bit readable/writable register that specifies the operating mode. Channel 0 is placed in normal operation mode.
- Timer control register_0 (TCR_0) is an 8-bit readable/writable register that controls the operation of TCNT_0. TCNT_0 is cleared on compare match with TGRA_0.
- Timer start register (TSTR) is an 8-bit readable/writable register that starts/stops TCNTs of channels 0 to 4.
- Timer counter_4S (TCNT_4S) is a 16-bit readable/writable counter. Counting by TCNT_4S is driven by the MTU2S clock (MI\u03c4). TCNT_4S is cleared on compare match with TGRA_0 on channel 0 of the MTU2.
- Timer I/O control register H_4S (TIORH_4S) is an 8-bit readable/writable register that specifies the functions of TGRA_4S and TGRB_4S.
- Timer I/O control register L_4S (TIORL_4S) is an 8-bit readable/writable register that specifies the functions of TGRC 4S and TGRD 4S.
- Timer interrupt enable register_4S (TIER_4S) is an 8-bit readable/writable register. TIER_4S enables/disables interrupt requests caused by registers TGRA_4S to TGRD_4S and the TCFV overflow flag, and also enables/disables the A/D converter start requests by TGRA_0 and an underflow of TCNT_4.
- Timer mode register_4S (TMDR_4S) is an 8-bit readable/writable register that specifies the operating mode.
- Timer control register_4S (TCR_4S) is an 8-bit readable/writable register that controls the operation of TCNT_4S. TCR_4S specifies the clearing source for TCNT_4S, clock edge, and counter clock.
- Timer synchronous clear register S (TSYCRS) is an 8-bit readable/writable register. TSYCRS specifies the conditions for clearing TCNT 3S and TCNT 4S in the MTU2S from the MTU2.
- Timer start register S (TSTRS) is an 8-bit readable/writable register. TSTRS starts/stops TCNTs of channels 3 and 4.



4. Operation

Figure 3 shows the operation of the sample application, and table 1 describes the software and hardware processing.




Figure 3 Operation

Table 1 Software and Hardware Processing

	Software Processing	Hardware Processing
Processing 1	Sets the flag setting source that causes counter clearing of TCNT_4S.	_
Processing 2	Starts the timer counters of the MTU2 and MTU2S.	_
Processing 3	_	Compare match with TGRA_0 occurs on channel 0 of the MTU2.
		Clears timer counter TCNT_4S on channel 4 of the MTU2S synchronously.
Processing 4	Clears the interrupt flag to 0. Stores the MTU2S timer counter value to a variable (to make sure that the counter has been cleared to 0).	Generates a TGRA_0 compare-match interrupt.



5. Software

5.1 Modules

Table 2 describes the modules used in the sample task.

Table 2 Description of Modules

Module Name	Label Name	Functions
Main routine	main()	Performs initial setting of the MTU2 and MTU2S.
		Starts the timers.
TGRA_0 compare- match interrupt routine	Int_mtu2_tgia0()	Processes the compare-match interrupt from channel 0 of the MTU2.

5.2 Variable

Table 3 shows the variable used in the sample task.

Table 3 Description of Variable

Label Name of

Variable	Function	Used in
unsigned short	The counter value on channel 4 of the MTU2S is	int_mtu2_tgia0()
Count_value	stored.	



5.3 Register Settings

The register settings used in the sample application are described below. Note that the set values are specifically used in the sample task and that they are different from the initial values.

5.3.1 Setting for Clock Pulse Generator (CPG)

• Frequency Control Register (FRQCR)

— Setting value: H'0241

— Function: Specifies the frequency division ratio.

Bit	Bit Name	Value	Description
15	_	0	Reserved
14 to 12	IFC[2] to	000	Frequency division ratio for internal clock (I)
	IFC[0]		000: ×1 (80 MHz when input clock is 10 MHz)
11 to 9	BFC[2] to	001	Frequency division ratio for bus clock (Βφ)
	BFC[0]		001: ×1/2 (40 MHz when input clock is 10 MHz)
8 to 6	PFC[2] to	001	Frequency division ratio for peripheral clock (Pφ)
	PFC[0]		001: ×1/2 (40 MHz when input clock is 10 MHz)
5 to 3	MIFC[2] to	000	Frequency division ratio for MTU2S clock (MIφ)
	MIFC[0]		000: ×1 (80 MHz when input clock is 10 MHz)
2 to 0	MPFC[2] to	001	Frequency division ratio for MTU2 clock (MPφ)
	MPFC[0]		001: ×1/2 (40 MHz when input clock is 10 MHz)

5.3.2 Settings for Power-Down Modes

• Standby Control Register 4 (STBCR4)

— Setting value: H'3f

— Function: Controls the operation of the modules in power-down modes.

Bit	Bit Name	Value	Description
7	MSTP23	0	0: The MTU2S runs.
6	MSTP22	0	0: The MTU2 runs.
5	MSTP21	1	1: Stops supply of the clock signal to the CMT.
4, 3		11	Reserved
2	MSTP18	1	1: Stops supply of the clock signal to the A/D_2.
1	MSTP17	1	1: Stops supply of the clock signal to the A/D_1.
0	MSTP16	1	1: Stops supply of the clock signal to the A/D_0.



5.3.3 Settings for Channel 0 of Multi-Function Timer Pulse Unit 2 (MTU2)

• Timer Control Register_0 (TCR_0)

— Setting value: H'23

— Function: Controls TCNT of channel 0.

Bit	Bit Name	Value	Description
7 to 5	CCLR[2] to CCLR[0]	001	001: TCNT is cleared on compare match with TGRA.
4, 3	CKEG[1], CKEG[0]	00	00: TCNT is incremented on the rising edge of the clock.
2 to 0	TPSC[2] to TPSC[0]	011	011: Counting is driven by internal clock MPφ/64.

• Timer Mode Register_0 (TMDR_0)

— Setting value: H'00

— Function: Sets the operating mode of channel 0.

Bit	Bit Name	Value	Description
7	_	0	Reserved
6	BFE	0	0: TGRE and TGRF operate normally.
5	BFB	0	0: TGRB and TGRD operate normally.
4	BFA	0	0: TGRA and TGRC operate normally.
3 to 0	MD[3]	0000	These bits select the operating mode of the timer.
	to MD[0]		0000: Normal mode

• Timer Counter_0 (TCNT_0)

Setting value: H'0000Function: 16-bit counter

• Timer General Register A 0 (TGRA 0)

— Setting value: H'f423

— Function: Sets the period of compare match to 100 ms.

• Timer General Register B 0 (TGRB 0)

— Setting value: Not set

— Function: General register B

• Timer General Register C 0 (TGRC 0)

— Setting value: Not set

— Function: General register C

• Timer General Register D 0 (TGRD 0)

— Setting value: Not set

— Function: General register D

• Timer General Register E 0 (TGRE 0)

— Setting value: Not set

— Function: General register E



• Timer General Register F_0 (TGRF_0)

Setting value: Not setFunction: General register F

• Timer I/O Control Register H_0 (TIORH_0)

— Setting value: H'00

— Function: Controls TGRA and TGRB.

Bit	Bit Name	Value	Description
7 to 4	IOB[3] to	0000	0000: TGRB_0 operates as an output compare register.
	IOB[0]		TheTIOC0B pin retains its output level.
3 to 0	IOA[3] to	0000	0000: TGRA_0 operates as an output compare register.
	IOA[0]		TheTIOC0A pin retains its output level.

• Timer I/O Control Register L_0 (TIORL_0)

— Setting value: H'00

— Function: Controls TGRC and TGRD.

Bit	Bit Name	Value	Description
7 to 4	IOD[3] to	0000	0000: TGRD_0 operates as an output compare register.
	IOD[0]		TheTIOC0D pin retains its output level.
3 to 0	IOC[3] to	0000	0000: TGRC_0 operates as an output compare register.
	IOC[0]		TheTIOC0C pin retains its output level.

• Timer Interrupt Enable Register_0 (TIER_0)

— Setting value: H'01

— Function: Enables/disables interrupt requests from channel 0.

Bit	Bit Name	Value	Description
7	TTGE	0	0: Disables generation of A/D converter start requests.
6		0	Reserved in channels 0 to 3
5		0	Reserved in channels 0, 3, and 4
4	TCIEV	0	0: Disables interrupt requests (TCIV) by the TCFV flag.
3	TGIED	0	0: Disables interrupt requests (TGID) by the TGFD flag.
2	TGIEC	0	0: Disables interrupt requests (TGIC) by the TGFC flag.
1	TGIEB	0	0: Disables interrupt requests (TGIB) by the TGFB flag.
0	TGIEA	1	1: Enables interrupt requests (TGIA) by the TGFA flag.

• Timer Interrupt Enable Register 2_0 (TIER2_0)

— Setting value: H'00

— Function: Enables/disables interrupt requests from channel 0.

Bit	Bit Name	Value	Description
7	TTGE2	0	0: Disables generation of A/D converter start requests on compare match with TGRE_0.
6 to 2	_	00000	Reserved
1	TGIEF	0	0: Disables interrupt requests (TGIF) by the TGFE flag.
0	TGIEE	0	0: Disables interrupt requests (TGIE) by the TGEE flag.



5.3.4 Settings Common to All Channels of Multi-Function Timer Pulse Unit 2 (MTU2)

• Timer Start Register (TSTR)

— Setting value: H'01

— Function: Starts/stops TCNTs of channels 0 to 4.

Bit	Bit Name	Value	Description
7	CTS4	0	0: Stops counting by TCNT_4.
6	CTS3	0	0: Stops counting by TCNT_3.
5 to 3	—	000	Reserved
2	CTS2	0	1: Stops counting by TCNT_2.
1	CTS1	0	1: Stops counting by TCNT_1.
0	CTS0	1	0: Starts counting by TCNT_0.

5.3.5 Settings for Channel 4 of Multi-Function Timer Pulse Unit 2S (MTU2S)

• Timer Control Register_4S (TCR_4S)

— Setting value: H'64

— Function: Controls TCNT of channel 4.

Bit	Bit Name	Value	Description
7 to 5	CCLR[2] to CCLR[0]	011	011: TCNT is cleared by counter clearing on another channel performing synchronous clearing or synchronous operation.*
4, 3	CKEG[1], CKEG[0]	00	00: TCNT is incremented on the rising edge of the clock.
2 to 0	TPSC[2] to TPSC[0]	100	011: Counting is driven by internal clock MPφ/256.

Note: * Synchronous operation can be specified by setting the SYNC bit in TSYR to 1.

• Timer Mode Register_4S (TMDR_4S)

— Setting value: H'00

— Function: Sets the operating mode of channel 4.

Bit	Bit Name	Value	Description
7		0	Reserved
6	<u> </u>	0	Reserved in channels 1 to 4
5	BFB	0	0: TGRB and TGRD operate normally.
4	BFA 0		0: TGRA and TGRC operate normally.
3 to 0	MD[3] to MD[0]	0000	These bits select the operating mode of the timer.
			0000: Normal mode

• Timer Counter 4S (TCNT 4S)

— Setting value: H'0000

— Function: 16-bit counter

• Timer General Register A_4S (TGRA_4S)

— Setting value: Not set

— Function: General register A



Timer General Register B 4S (TGRB 4S)

Setting value: Not setFunction: General register B

• Timer General Register C_4S (TGRC_4S)

Setting value: Not setFunction: General register C

• Timer General Register D_4S (TGRD_4S)

Setting value: Not setFunction: General register D

• Timer I/O Control Register H_4S (TIORH_4S)

— Setting value: H'00

— Function: Controls TGRA and TGRB.

Bit	Bit Name	Value	Description
7 to 4	IOB[3] to	0000	0000: TGRB_4S operates as an output compare register.
	IOB[0]		TheTIOC4BS pin retains its output level.
3 to 0	IOA[3] to	0000	0000: TGRA_4S operates as an output compare register.
	IOA[0]		TheTIOC4AS pin retains its output level.

Timer I/O Control Register L_4S (TIORL_4S)

— Setting value: H'00

— Function: Controls TGRC and TGRD.

Bit	Bit Name	Value	Description
7 to 4	IOD[3] to	0000	0000: TGRD_4S operates as an output compare register.
	IOD[0]		TheTIOC4DS pin retains its output level.
3 to 0	IOC[3] to	0000	0000: TGRC_4S operates as an output compare register.
	IOC[0]		TheTIOC4CS pin retains its output level.

• Timer Interrupt Enable Register 4S (TIER 4S)

— Setting value: H'00

— Function: Enables/disables interrupt requests from channel 4.

Bit	Bit Name	Value	Description
7	TTGE	0	0: Disables generation of A/D converter start requests.
6	TTGE2	0	0: Disables generation of A/D converter start requests by TCNT_4 underflow (trough).
5		0	Reserved in channels 0, 3, and 4
4	TCIEV	0	0: Disables interrupt requests (TCIV) by the TCFV flag.
3	TGIED	0	0: Disables interrupt requests (TGID) by the TGFD flag.
2	TGIEC	0	0: Disables interrupt requests (TGIC) by the TGFC flag.
1	TGIEB	0	0: Disables interrupt requests (TGIB) by the TGFB flag.
0	TGIEA	0	0: Disables interrupt requests (TGIA) by the TGFA flag.



5.3.6 Settings Common to All Channels of Multi-Function Timer Pulse Unit 2S (MTU2S)

• Timer Start Register S (TSTRS)

— Setting value: H'80

— Function: Starts/stops TCNTs of channels 3 and 4.

Bit	Bit Name	Value	Description
7	CTS4	1	1: Starts TCNT_4 count operation.
6	CTS3	0	0: Stops TCNT_3 count operation.
5 to 3		000	Reserved
2 to 0		000	Reserved in the MTU2S

• Timer Synchronous Clear Register (TSYCR)

— Setting value: H'80

— Function: Specifies conditions for clearing of MTU2S's TCNT_3 and TCNT_4 in synchronization with the MTU2.

Bit	Bit Name	Value	Description
7	CE0A	1	1: Enables counter clearing by TGFA flag setting in TSR_0.
6	CE0B	0	0: Disables counter clearing by TGFB flag setting in TSR_0.
5	CE0C	0	0: Disables counter clearing by TGFC flag setting in TSR_0.
4	CE0D	0	0: Disables counter clearing by TGFD flag setting in TSR_0.
3	CE1A	0	0: Disables counter clearing by TGFA flag setting in TSR_1.
2	CE1B	0	0: Disables counter clearing by TGFB flag setting in TSR_1.
1	CE2A	0	0: Disables counter clearing by TGFA flag setting in TSR_2.
0	CE2B	0	0: Disables counter clearing by TGFB flag setting in TSR_2.

5.3.7 Settings for Interrupt Controller (INTC)

• Interrupt Priority Register D (IPRD)

— Setting value: H'f000

— Function: Sets priority levels of the corresponding interrupt requests.

Bit	Bit Name	Value	Description
15 to 12	IPR[15] to IPR[12]	1111	Priority level 15 is set for the TGIA_0 interrupt on channel 0 of the MTU2
11 to 8	IPR[11] to IPR[8]	0000	Priority level 0 is set for the corresponding interrupts.
7 to 4	IPR[7] to IPR[4]	0000	Priority level 0 is set for the corresponding interrupts.
3 to 0	IPR[3] to IPR[0]	0000	Priority level 0 is set for the corresponding interrupts.




6. Flowcharts

6.1 Main Routine

main()	• Set operating frequencies.When the external input clock is 10 MHz		
Set frequency control register (FRQCR)	Internal clock ($ \phi\rangle$ = 80 MHz, bus clock ($B\phi\rangle$ = 40 MHz, peripheral clock ($P\phi\rangle$ = 40 MHz, MTU2S clock ($MI\phi\rangle$ = 80 MHz and MTU2 clock ($MP\phi\rangle$ = 40 MHz.		
Set standby control register 4 (STBCR4)	• Cancel the standby state of the MTU2 and the MTU2S.		
Set timer control register_0 (TCR_0)	• Enable clearing of TCNT on compare match with TGRA. Select counting on the rising edge. Counter clock: MPφ/64		
Set timer mode register_0 (TMDR_0)			
Set timer counter_0 (TCNT_0)	• Clear TCNT to 0.		
Set timer general register A_0 (TGRA_0)	• Set the period for compare match.		
Set timer I/O control register H_0 (TIORH_0)	• Set TGRB_0 to function as an output compare register. Set TGRD_0 to function as an output compare register.		
Set timer I/O control register L_0 (TIORL_0)	Set TGRD_0 to function as an output compare register. Set TGRC_0 to function as an output compare register.		
Set timer interrupt enable register_0 (TIER_0)	• Enable interrupt requests (TGIA) by the TGFA flag.		
Set timer interrupt enable register 2_0 (TIER2_0)	Enable no interrupt requests. Enable clearing of TCNT by clearing of the counter in another channel that performs synchronous clearing or operation. Select counting on the rising edge. Counter clock: internal clock Mø/256.		
Set timer control register_4S (TCR_4S)			
Set timer mode register_4S (TMDR_4S)	Select non-buffered operation and normal operation mode.		
Set timer counter_4S (TCNT_4S)	• Clear TCNT to 0.		
Set timer I/O control register H_4S (TIORH_4S)	Set TGRB_4S to function as an output compare register. Set TGRA_4S to function as an output compare register. Set TGRD_4S to function as an output compare register.		
Set timer I/O control register L_4S (TIORL_4S)	Set TGRC_4S to function as an output compare register.		
Set timer interrupt enable register_4S (TIER_4S)	• No interrupt requests		
Set timer synchronous clear register (TSYCR)	• Enable counter clearing by the TGFA flag setting in TSR_0.		
Set interrupt priority register D (IPRD)	Set the priority level for TGIA_0 interrupt on channel 0 of the MTU2 to 15.		
Set timer start register (TSTR)	• Start counting on channel 0 of the MTU2.		
Set timer start register S (TSTRS)	• Start counting on channel 4 of the MTU2S.		
Clear the interrupt mask	• Set the interrupt mask level to 0.		



6.2 TGRA_0 Compare-Match Interrupt Routine





Revision Record

_						
n	esc	rı	n	tı	Λn	١
$\boldsymbol{-}$	53 6	, 1	v	u	VI.	

	Date Sep.05.05		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Rev.		Page	Summary
1.00		_	First edition issued



(iii) prevention against any malfunction or mishap.

Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.