

Introduction

This application note provides some basic guidelines in selecting the proper quartz crystal to meet a design's timing budget. It describes five parameters which influence the total system timing error of a quartz crystal and oscillator combination. An example of how to calculate the maximum overall timing error for an IDT timing device is also included.

Timing Budget Parameters

- **Frequency Tolerance**—also known as calibration accuracy, is the amount of frequency deviation from a specified center frequency at ambient temperature (referenced at 25°C). In addition, this deviation is associated with a set of operating conditions including load capacitance and drive level. Similar to the following four parameters, it is specified in units of ppm (Parts per Million). This is typically specified in the crystal manufacturer's datasheet.

- **Frequency Stability**—the amount of frequency deviation from the ambient temperature frequency over the operating temperature range. This deviation is associated with a set of operating conditions including:

- Operating Temperature Range, Load Capacitance, and Drive Level.

This parameter is specified with a maximum and minimum frequency deviation, expressed in percent (%) or parts per million (ppm). The frequency stability is determined by the following primary factors:

- Type of quartz cut and angle of the quartz cut.

Some of the secondary factors include mode of operation, drive level, load capacitance, and mechanical design. This is typically specified in the crystal manufacturer's datasheet.

- **Aging**—the systematic change in frequency with time due to internal changes in the crystal which is related to the crystal contamination and drive level. Over time, particles drop off or fall onto the quartz surface, hence slightly changing the resonant frequency. Aging is often expressed as a maximum value in parts per million per year [ppm/year]. The rate of aging is typically greatest during the first 30 to 60 days after which time the aging rate decreases. The following factors effect crystal aging:

- absorption and desorption of contamination on the surfaces of the quartz
- stress relief of the mounting and bonding structures
- material outgassing
- seal integrity

This specification can vary among manufacturers. This is typically specified in the crystal manufacturer's datasheet.

- **Load Capacitance (CL)**—the fourth parameter to consider. A crystal can be characterized for either series or parallel load resonant mode of operation. Both modes are physically the same; they are just tuned to operate in a different area of the crystal reactance curve. For most applications, IDT recommends using parallel resonant crystals which require using external load capacitance (CL). Many times, this load is added without considering some of the board parasitic and internal capacitance of the oscillator. The correct method is to calculate all the board parasitics; then add the required capacitance to equal the specified load capacitances. The variation for load capacitance can be minimized by using smaller package capacitors with small tolerances.
- **Oscillator Accuracy**—the fifth parameter to consider. Many times, this parameter is ignored, but process shifts in the silicon, temperature and voltage can have an effect on the center frequency. This variation is dominated by the process shift parameters and can be minimized by the amount of internal load capacitance in the oscillator and the trim sensitivity of the quartz crystal. The crystals trim sensitivity is typically not specified in a datasheet but can be requested from the manufacturer. It shows the effect on frequency due to load capacitance. Most of the time, if the oscillator is properly designed and manufactured on an established process, this variation is minimal.

Example: Calculating a Crystal Timing Budget

Choose the appropriate crystal. For the example below, we are targeting 50ppm accuracy for the system. [Figure 1](#) shows an example of a crystal electrical specification. Most manufacturers have similar values and variables.

Figure 1. Example of a Crystal's Electrical Specifications

ELECTRICAL SPECIFICATIONS	
Nominal Frequency	25.000MHz
Frequency Tolerance	±15ppm Maximum
Frequency Stability	±15ppm Maximum
Aging at 25°C	±10ppm Maximum for 10 years
Load Capacitance	12pF Parallel Resonant
Mode of Operation	AT-Cut Fundamental

Frequency Tolerance = ± 15ppm

Frequency Stability = ± 15ppm

Aging = ± 10ppm total for 10 years.

The accuracy of the oscillator across temperature, voltage and process is ±3.5ppm. This is assuming a trim sensitivity of 7ppm/pF, a 10% process shift and 5pF of internal load capacitance (CL).

The load capacitance accuracy, which will include board and pin parasitics, is equal to ±0.5ppm. This is assuming a trim sensitivity of 7ppm/pF, minimal PCB process shift, 1% tolerance load capacitors and external load capacitance of 7pF. The 5pF internal and 7pF external load capacitance will fulfill the required 12pF load capacitance to properly tune the crystal.

The sum of all the parameters is the total system timing error.

Maximum overall timing error = 15 + 15 + 10 + 3.5 + 0.5 = 44ppm

Recommended Vendors

For any concerns or questions regarding these crystal specifications, please contact the manufacturer. If your application requires a tighter accuracy system timing error, contact the manufacturer for a new custom part number. IDT does not have an exclusive preferred quartz crystal source. IDT devices function properly with many of the mainstream and established quartz crystal manufacturers.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.