

USING IDT7024 AND IDT7025 DUAL-PORT STATIC RAMS TO MATCH SYSTEM BUS WIDTHS

By Bhanu V. R. Nanduri

Introduction

This application note describes three design approaches to accomplish bus width matching using the IDT7024 and the IDT7025 dual-port static RAMs. Interfacing 32-bit buses to 16-bit buses, 32-bit buses to 8-bit buses and 16-bit buses to 8-bit buses is described in detail. In general, any bus that is a multiple of 8 bits can be efficiently interfaced to any other bus that is also a multiple of 8 bits using these dual-port RAMs.

The IDT7024 (4K x 16) and the IDT7025 (8K x 16) dual-port static RAMs are identical to each other in every respect except depth. For simplicity, only the IDT7024 will be discussed in detail. The IDT7024 and the IDT7025 dual-port static RAMs are provided with left and right upper byte enable (UBL and UBR) and the left and right lower byte enable (LBL and LBR) inputs. These byte enables allow interfacing in any bus width matching scheme without the need for external tri-state buffers or transceivers.

Bus matching schemes require that the byte ordering of information be maintained. This byte ordering can be either "*big-endian*" or "*little-endian*". If data is configured in a *big-endian* format, byte 0 is always the leftmost byte. *Big-endian* is predominant in machines such as the MC 68000 and the IBM 370. If data is configured in a *little-endian* format, byte 0 is always the least significant, rightmost byte. *Little-endian* is used in machines such as the Intel x86, NS 32000 and the DEC VAX. The MIPS R3000 microprocessor and the Intergraph CLIPPER support both data formats, however both these machines must be informed at "power on reset" which data format will be used. The *big-endian* and the *little-endian* byte ordering format is pertinent to 16-bit, 32-bit and 64-bit machines and is not applicable to 8-bit machines. Figures 1 a to 1d illustrate the possible *big-endian* and the *little-endian* data conversions.

This discussion on interfacing buses takes into account the byte



Figure 1a. Little-endian and Big-endian Byte Mapping Between 32-bit and 16-bit Buses — Bo, B1, B2 and B3 are Bytes Within the 32-bit and 16-bit Words



Figure 1b. Little-endian and Big-endian Byte Mapping Between 32-bit and 8-bit Buses — Bo, B1, B2 and B3 are Bytes Within the 32-bit and 8-bit Words

MARCH 2000

Using IDT7024 and IDT7025 Dual-Port Static RAMs to Match System Bus Widths



2671 drw 03

Figure 1c. Little-endian and Big-endian Byte Mapping Between 16-bit and 8-bit Buses — Bo, B1, B2 and B3 are Bytes Within the 16-bit and 8-bit Words



Figure 1d. Little-endian and Big-endian Byte Mapping Between 16-bit Buses — B0, B1, B2 and B3 are Bytes Within the 16-bit Words

ordering of data using either the *big-endian* or the *little-endian* data format and even shows how to share data between a big-endian and a littleendian system. This is included to serve as a guide only and is in no way exhaustive. The user is urged to investigate further the data organization to be used in his or her design before attempting to interface buses using dual-port SRAMs.

Figure 2 shows a 16-bit bus to an 8-bit bus interface where the 16-bit side is assumed to be using the *little-endian* data format. On the 8-bit side of the interface, high order data lines D15 - D8 on the SRAM are connected to low order data lines D7 - D0 of the SRAM (D15 to D7, D14 to D6, etc.)



Figure 2. An Interface to Connect 8- and 16-Bit Buses

Using IDT7024 and IDT7025 Dual Port Static RAMs to Match System Bus Widths

and processor address line Ao is used to select the lower or higher order byte. When Ao is VIL, SRAM byte 0 is selected and when Ao is VIH, SRAM byte 1 is selected. Address lines A12-A1 of the 8-bit processor are connected to the twelve address lines of the IDT7024, as shown. These address lines are used to select the 4K words of the IDT7024. If the 16-bit bus side uses the *big-endian* data format instead of the *little-endian* data format then, on the 8-bit side, Ao must be a VIH to select byte 0 and Ao must be a VIL to select byte 1 to guarantee correct byte ordering on the 8-bit side. An alternate approach to ensure correct byte ordering on the 8-bit side is to place the inverter shown in Figure 2 on the LBL line instead of the UBL line. This change will ensure that when the 8-bit side's Ao line is VIL, RAM byte 1 will be selected and, when the Ao line is VIH, SRAM byte 0 will be selected.

Figure 3 is an interface that connects a 32-bit bus to a 16-bit bus. In Figure 3 both the 32-bit side and the 16-bit side are assumed to be *littleendian*. The upper chip in the diagram holds the two lower order bytes of the 32-bit word and the lower chip in the diagram holds the two higher order bytes. In this interface, processor address bit Ao on the 16-bit side is used to select a 16-bit SRAM word. When Ao is VIL the SRAM's lower order sixteen bits are selected and, when Ao is VIL the SRAM's lower order sixteen bits are selected and, when Ao is VIL the bits of either of the two SRAMs is determined by the upper byte or the lower byte of either of the two SRAMs is determined by the upper byte ordering is assumed on both the 32- and the 16-bit sides, the UB and the LB inputs to the IDT74FCT139 must be interchanged on the 16-bit side.



Figure 3. An Interface to Connect a 32-Bit Bus to a 16-Bit Bus



Figure 4. An Interface to Connect a 32-Bit Bus to an 8-Bit Bus

Figure 4 is an interface that connects a 32-bit bus to a 8-bit bus. In Figure 4, the 32-bit side is assumed to be *little-endian* byte ordered. The upper chip in the diagram holds the two lower order bytes and the lower chip in the diagram holds the two higher order bytes. In this interface, address bits A0 and A1 on the 8-bit side are used to select an 8-bit word. Table 1 illustrates the bytes selected for each combination of A0 and A1 for a *little-endian* byte-ordered data format on the 32-bit side. If a *big-endian* byte-ordering is assumed on the 32-bit side, the upper chip will hold the two higher order bytes and the lower chip holds the two lower order bytes. Address bits A0 and A1 on the 8-bit side are used to select one offour bytes as illustrated in Table 2. The mapping scheme to accomplish other bus interfaces is left to the user.

8-bit Side		32-bit Side			
A0	A 1	BE3	BE2	BE1	BE0
0	0	Х	х	х	0
0	1	Х	х	0	Х
1	0	Х	0	X	Х
1	1	0	х	х	Х
				-	2671 tbl 01

Table 1.	Byte Selection Equival	lency Assuming the 32-Bit Side Uses
	the Little-Endian	Byte Ordering of Data

8-bit	8-bit Side		32-bit Side			
A0	A 1	BE0	BE1	BE2	BE3	
0	0	Х	Х	Х	0	
0	1	Х	Х	0	Х	
1	0	Х	0	Х	Х	
1	1	0	Х	Х	Х	

2

 Table 2. Byte Selection Equivalency Assuming the 32-Bit Side Uses the Big-Endian Byte Ordering of Data

Using IDT7024 and IDT7025 Dual Port Static RAMs to Match System Bus Widths

Busy Arbitration Logic

BUSY arbitration is performed only when there is an address match and the chip enables are active. The IDT7024 and the IDT7025 dual-port SRAMs are provided with a master/slave (M/S) pin through which the user can configure the BUSY logic on these devices to operate as masters or slaves. BUSY arbitration is performed only by the master, which generates the busy signal. The master outputs a logic "0" on the busy line of the port that loses arbitration, at the same time it generates an internal write inhibit signal to block any write operation on the losing port. When configured to operate as slaves, these devices use the BUSY line as an input. The slave takes the **BUSY** line as an input and generates an internal write inhibit on the same port that received the BUSY. The upper and lower byte enable inputs do not affect the operation of BUSY logic in these devices. If BUSY logic and width expansion are being used, it is important that the CE of the master and the associated slave always be active at the same time. If the decoding logic allows the slave to be selected without the master, the BUSY logic will not operate correctly. Care has been taken in both Figures 3 and 4 to assure correct BUSY logic operation. It should be kept in mind, however, that BUSY logic is often not an essential part of a dual-port SRAM-based system. The user is urged to read Application Note AN-02 for more information on busy logic arbitration.

Interrupt Logic

The IDT7024/IDT7025 dual-port SRAM chips have interrupt generation capability that can be very effectively used to interrupt processors connected to either side of the dual-ports. A processor connected to the left port can generate an interrupt to the processor connected on the right port by writing to the topmost location in the memory array. In the case of the IDT7024, this location is FFF (Hex). The processor on the right port clears the interrupt by reading from this location, i.e. FFF (Hex). Similarly, the processor on the right port can interrupt the processor on the left port by writing to the topmost minus one location, i.e. FFE (Hex), for the IDT7024. The processor on the left port clears the interrupt by reading from location FFE (Hex).

Side	Set Address (HEX) (Write) (Interrupts the Other Side)	Clear Address (HEX) (Read) (Clears the Interrupt on This Side)
Using left port	FFF	FFE
Using right port	FFE	FFF

Table 3. Interrupt Set and Clear Addresses for the IDT7024 Dual-Port RAMs

2671 tbl 03

2671 tbl 04

2671 tbl 05

Side	Set Address (HEX) (Write)	Clear Address (HEX) (Read)
32-Bit side (Using left ports)	FFF	FFE
16-Bit side (Using right ports)	1FFC	1FFE

32-Bit side (Using right ports)	FFE	FFF
16-Bit side (Using left ports)	1FFE	1FFC

Table 4. Interrupt Set and Clear Addresses for the 32-bit to 16-bit Interface Shown in Figure 3

Side	Set Address (HEX) (Write)	Clear Address (HEX) (Read)
32-Bit side (Using left ports)	FFF	FFE
8-Bit side (Using right ports)	7FFA or 7FFB	7FFC or 7FFD

32-Bit side (Using right ports)	FFE	FFF
8-Bit side (Using left ports)	7FFC or 7FFD	7FFA or 7FFB

Table 5. Interrupt Set and Clear Addresses for the 32-bit to 8-bit Interface Shown in Figure 4

Using IDT7024 and IDT7025 Dual-Port Static RAMs to Match System Bus Widths

Table 3 summarizes the interrupt set and clear addresses for the IDT7024 dual-port RAMs, while Tables 4 and 5 summarize the interrupt set and clear addresses for the interface shown in Figures 3 and 4. In the interface schemes illustrated in Figures 3 and 4, we have two dual-ports that have been used to expand the memory in width. This means that we can have two interrupt lines going active one for each chip. The schemes illustrated in Figures 3 and 4 show only interrupts from the master chip being used by either side, while the interrupts from the slave chip are not used.

Semaphore Arbitration

The IDT7024 and IDT7025 are provided with semaphore logic in the form of eight dual-port semaphore flags that are independent of the memory array. These eight cells can be used to supervise the accesses to a maximum of eight blocks of memory. There is no hardware interaction between the semaphores and the SRAM. Address bits A(m)R, A(m-1)R and A(m-2)R in Figure 3 are inputs to an IDT74FCT138 which decodes the dual-port SRAM space and the semaphore space on the 16-bit side. Address bits A(m)R and A(m-1)R in Figure 4 are inputs to an IDT74FCT139 which decodes the dual-port SRAM space and the semaphore space on the 16-bit side.

the 8-bit side. Similarly, address bits A(n)L, A(n-1)L and A(n-2)L are inputs to another IDT74FCT138 which decodes the various address spaces on the 32-bit side. It is necessary to keep the dual-port memory space and the semaphore address space separate. Operating on the two spaces is a mutually exclusive operation and, therefore, chip enable (\overline{CE}) and the semaphore enable (\overline{SEM}) inputs must never be active at the same time. The semaphore cells are intended to assist software-based protocols intended to prevent address collisions.

The IDT semaphore cells are designed to be used in a clear-and-test sequence. Each cell is normally in the "1" state, indicating that neither side has been assigned the associated block of memory ("No grant"). To access a particular block of memory, one must perform the clear-and-test sequence necessary to get a "grant" from the semaphore cell representing the block. To get a "grant", one must select the semaphore cell representing the associated block of memory, write a "0" (request) to the semaphore cell and then read (test) the semaphore cell to see if a "0" was put out by the cell.

A semaphore cell is selected by asserting the semaphore enable line (\overline{SEM}) and by selecting one of the eight semaphore cells with the help of the three lower most address lines A₂ - A₀. In the read operation, if the

Semaphore Address			Selected Semaphore Cell
A2	A 1	Ao	
0	0	0	Sem Flag 0
0	0	1	Sem Flag 1
0	1	0	Sem Flag 2
0	1	1	Sem Flag 3
1	0	0	Sem Flag 4
1	0	1	Sem Flag 5
1	1	0	Sem Flag 6
1	1	1	Sem Flag 7

Table 6. Semaphore Address Map for the 32-bit Side in Figures 3 and 4

Semaphore Address			5	Selected Semaphore Cell
A3	A2	A 1	A0	
0	0	0	Х	Sem Flag 0
0	0	1	Х	Sem Flag 1
0	1	0	Х	Sem Flag 2
0	1	1	Х	Sem Flag 3
1	0	0	Х	Sem Flag 4
1	0	1	Х	Sem Flag 5
1	1	0	Х	Sem Flag 6
1	1	1	Х	Sem Flag 7

Table 7. Semaphore Address Map for the 16-bit Side in Figures 3

2671 tbl 07

	Sema	phore A	Selected Semaphore Cell		
A 4	Аз	A 2	A 1	Ao	
0	0	0	Х	Х	Sem Flag 0
0	0	1	Х	Х	Sem Flag 1
0	1	0	Х	Х	Sem Flag 2
0	1	1	Х	Х	Sem Flag 3
1	0	0	Х	Х	Sem Flag 4
1	0	1	Х	Х	Sem Flag 5
1	1	0	Х	Х	Sem Flag 6
1	1	1	Х	Х	Sem Flag 7

2671 tbl 06

Table 8. Semaphore Address Map for the 8-bit Side in Figures 4

semaphore cell is a "0", that particular block of memory is "available" for use by the side requesting access. If the semaphore cell is a "1", the side requesting access has a "no grant" and that particular block of memory is in use by the other side. In the IDT7024 and IDT7025, the semaphore cells broadcast the "grant" or "no grant" condition on the entire sixteen bits of the data pins. The status of the upper and lower byte enables has no effect on the semaphore request operation.

Consistent with the rest of our discussion on busy logic and interrupts, we will consider the semaphore flags in the IDT7024 containing the lower order sixteen bits of data (master). When the 32-bit side in Figures 3 and 4 reads the semaphores, the processor on the 32-bit side will look at the lower sixteen bits only to check for a "grant" or a "no grant" condition. The 16-bit and 8-bit sides access the semaphore space in Figures 3 and 4 and must read the master IDT7024 containing only the lower sixteen bits to check for a "grant" or a "no grant" condition. (Refer to Tables 6, 7 and 8.)

Summary

Interfacing various buses with the help of dual-ports can be implemented very easily and with a minimum of components. Byte reordering can also be accommodated easily. IDT7024 and IDT7025 dual-port static RAMs have built-in arbitration schemes, upper and lower byte enables, and pin selectable master/slave functions. These features have been designed to aid system designers in their quest for compact, simple and more reliable designs.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.