RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A035B/E	Rev.	2.00
Title	RL78/L1C Direction of use		Information Category	Technical Notification		
		Lot No.				
Applicable Product	RL78/L1C R5F110xx (with USB function)	All lots	Reference Document	RL78/L1C User's Man Rev.2.00 R01UH0409JJ0200 (J		

A restriction on directions of transitions of the CPU clock state has been added for products of the RL78/L1C.

Restriction reported in this document

Section	Restriction	Target Products	Page Nos. in This Document
1.1	Restriction on transitions of the CPU clock state	RL78/L1C (with USB function)	Pages 2 to 5

List of restrictions which have already been reported

Section	Restriction	Page Nos. in This Document
2.1	Restriction of the divide instruction (DIVHU, DIVWU)	Pages 6 to 10

Revision history

Revision history of technical updates on restrictions of the RL78/G1C

Document Number	Issued Date	Description
TN-RL*-A035A/E	Oct. 14, 2014	First edition Section 2.1 shown in the table under "List of restrictions which have already been reported"
TN-RL*-A035B/E	Jun. 30, 2016	Second revision Section 1.1 added in the table under "Restriction reported in this document" (this document)



1. Restriction added in this document

1.1 Restriction on transitions of the CPU clock state

1.1.1 Restriction

[Applicable Usage]

The restriction is applicable when usage satisfies both conditions (1) and (2) below.

- (1) The PLL clock signal is selected as the operating clock for the USB 2.0 host/function module (USB).
- (2) In resuming from the suspended state, X1 oscillation or EXCLK input is selected as the source of the CPU clock to return from the STOP or HALT mode (transitions of states between (N) and (O) from (C) shown in figure 1).





Figure 1 CPU Clock Status Transition Diagram







1.1.2. Details of the Restriction

In switching from the X1 oscillator to the PLL oscillator in a way that satisfies the conditions on page 2, registers of the USB module may become inaccessible if the following conditions are also met.

Condition 1: f_{MX} is selected as the CPU clock and the PLL clock is running.

Condition 2: The USB registers are accessed.

Specifically, in release from the STOP of HALT mode, attempted access to the USB registers (see table 14-3 in the RL78/G1C User's Manual: Hardware) at times (1) and (2), where the clock is being changed, may lead to reading or writing not proceeding correctly.

	Figure 3	8 Timing	Cha	rt of the Processing	that Give	s R	Rise to the Re	strictio	n
		Time ra		1)			Time range (2)	
USB state	RUN			Res	sume		PLL clock stabilization (40 μs)	time	RUN
PLL oscillation	Rı	ın		Stop				Rı	ın
CPU clock	PLL/2	fr	IX	STOP	Stabilization time		f _{MX}		PLL/2


1.1.3. Workaround

The workaround is to avoid transitions of the CPU clock state from (N) to (O).

To avoid the problem, switch the clock source by using transitions between (B) and (K) as shown in figure 4, CPU Clock Status Transition Diagram (New).

When having the USB operate with the PLL clock signal and suspend or resume its operation while the device is in the suspended state, set the high-speed on-chip oscillator as the source of the CPU clock.





1.1.4. Modification schedule

We are handling this countermeasure as a restriction on usage.

This matter is added to "CPU Clock Status Transition Diagram" of CHAPTER 5 CLOCK GENERATOR in the user's manual by the next revision.



2. Direction notified in Rev.1

2.1 Restriction of the divide instruction (DIVHU, DIVWU)

2.1.1 About the restrication

<Usage subject to the restriction>

If the software code applies to ALL of the four conditions below, the code is subject to the restriction.

1) A divide instruction (DIVHU or DIVWU) is executed in an interrupt service routine.

A divide instruction (DIVHU or DIVWU) is defined as Group 1 instruction.

- Multiple interrupts are enabled in the interrupt service routine in which the divide instruction (DIVHU or DIVWU) is executed.
- 3) More than one interrupts with different interrupt priorities occur during the process of the interrupt service routine mentioned in 2) above.


Please refer to Table 1 for the detail of the priorities of the corresponding interrupts.

4) The divide instruction (DIVHU or DIVWU) is followed by a Group 2 instruction. Please refer to Item 5. "The List of Group 2 Instruction" for the details of Group 2 instructions. Please note, that any instruction is classified as "Group 2" if the preceding divide instruction is executed in RAM.

2.1.2 Details of the restriction

There is a possibility of unintended operation when branching from Interrupt A to Interrupt C, or branching from Interrupt C to Interrupt A.

- I. A "Group 1" instruction (DIVHU, DIVWU) and a "Group 2" instruction are consecutive in Interrupt A in which multiple interrupts are enabled.
- II. Interrupt B, whose request occurs during the process of Interrupt A, is suspended.
- III. Interrupt C is generated during the two clock cycles just before the MCU completes the execution of the divide instruction (8th or 9th cycle for DIVHU, 16th or 17th cycle for DIVWU).



Note 1: Please refer to Item 5. "The List of Group 2 Instruction" for the details of Group 2 instruction. Note 2: Whether the MCU accepts an interrupt or not depends on the combination of the priority levels (0 to 3) of the interrupts. Table 1 shows the combinations subject to the restriction.



la	able1. Combinations s	subject to the restrict	on
Priority level of Interrupt A	Priority level of Interrupt B	Priority level of Interrupt C	Restriction
Level 0	Level 1/ Level 2/ Level 3	Level 0	
Level 1	Level 1/ Level 2/ Level 3	Level 0	Your code could be
Level 2	Level 2/ Level 3	Level 0/ Level 1	subject to the restriction.
Level 3	Level 3	Level 0/ Level 1/ Level 2	
	Other than above		The code is not subject to the restriction.

Table 1 Combinations subject to the restriction

2.1.3 Software Workaround

Please implement one of the following software workaround.

(A) Disable interrupts during a divide or modulo operation.

Example:

_asm("push PSW"); DI(); Divide or modulo operation in C _asm("pop PSW");

(B) Insert a NOP instruction immediately after the divide instruction. Also, if the divide instruction (DIVHU or DIVWU) is executed in RAM, move it to code flash.

Example:	
DIVWU	; Divide instruction
NOP	; Insert a NOP instruction
RET	; Group 2 instruction

In the case of using a High-level language including C, compilers may generate the instructions subject to this restriction. In this case, take the workaround (A).

Note: In the case of Renesas compiler CA78K0, "#pragma di" should be declared in the code to use DI();



2.1.4 . Permanent Measure

We will implement the software workaround into Renesas compiler CA78K0R V1.7.1.

Detail of the implementation:

CA78K0R V1.7.1 always inserts a NOP instruction immediately after each DIVWU / DIVHU instruction when building. This Implementation eliminates the need for the software workaround mentioned in Item 3. Software Workaround". ^{Note}

V1.7.1 Release Schedule: November 18, 2014

Note: If a divide instruction (DIVHU or DIVWU) is executed in RAM, code modification is required.



2.1.5 List of Group2 instruction

In the case a divide instruction (DIVHU or DIVWU) is followed by an instruction of Group2, it is subject to the restriction mentioned in this report. Instruction meeting one of the following conditions (Condition 1 to 3) is subject to Group2.

Condition 1: Instruction whose execution cycles are 2 or more.

Instruction	Operand	Instruction	Operand	Instruction	Operand
	A, saddr	INC	saddr	CALL	All
	A, sfr	INC	laddr16	CALLT	All
	A, laddr16	INC	[HL+byte]	BRK	-
	A, [DE]	DEC	saddr	RET	-
ХСН	A, [DE+byte]	DEC	laddr16	RETI	-
XGII	A, [HL]	DEC	[HL+byte]	RETB	-
	A, [HL+byte]	INCW	saddrp	BR	All
	A, [HL+B]	INCW	laddr16	BC	All
		INCW	[HL+byte]	BNC	All
	A, [HL+C]	DECW	saddrp	BZ	All
ADD	saddr, #byte	DECW	laddr16	BNZ	All
ADDC	saddr, #byte	DECW	[HL+byte]	BH	All
SUB	saddr, #byte	MOV1	saddr.bit, CY	BNH	All
SUBC	saddr, #byte	MOV1	sfr.bit, CY	BT	All
AND	saddr, #byte	MOV1	[HL].bit, CY	BF	All
OR	saddr, #byte	SET1	saddr.bit	BTCLR	All
XOR	saddr, #byte	SET1	sfr.bit	HALT	-
		SET1	laddr16.bit	STOP	-
		SET1	[HL].bit		
		CLR1	saddr.bit		
		CLR1	sfr.bit		
		CLR1	laddr16.bit		
		CLR1	[HL].bit		

Condition 2: Instruction reading the code flash memory or the mirror area.

Instruction in the tables below of reading the code flash memory or the mirror area is subject to "Group 2".

Instruction	Operand	Instruction	Operand	Instruction	Operand	Instruction	Operand
	A, laddr16		AX, laddr16		A, laddr16		AX, laddr16
	A, [DE]		AX, [DE]		A, [HL]		AX, [HL+byte]
	A, [DE+byte]		AX, [DE+byte]	ADD	A, [HL+byte]	ADDW	AX, ES:laddr16
	A, [HL]		AX, [HL]	ADDC	A, [HL+B]		AX, ES:
	A, [HL+byte]		AX, [HL+byte]	SUB SUBC	A, [HL+C]		[HL+byte]
	A, [HL+B]		AX, word[B]	AND	A, ES:laddr16		AX, laddr16
	A, [HL+C]		AX, word[C]	OR	A, ES:[HL]		AX, [HL+byte]
	A, word[B]		AX, word[BC]	XOR	A, ES:[HL+byte]	SUBW	AX, ES:laddr16
	A, word[C]		BC, laddr16		A, ES:[HL+B]		AX, ES: [HL+byte]
	A, word[BC]		DE, laddr16		A, ES:[HL+C]		AX. laddr16
	B, laddr16		HL, laddr16		A, laddr16		AX, [HL+byte]
	C, laddr16		AX, ES:laddr16		A, [HL]	CMPW	AX, ES:laddr16
NOV	X, laddr16	MOVW	AX, ES:[DE]		A, [HL+byte]		AX, ES:
viov	A, ES:laddr16		AX,		A, [HL+B] A, [HL+C]		[HL+byte]
	A, ES:[DE]		ES:[DE+byte]		laddr16, #byte	MOV1	CY, [HL].bit
	A, ES:[DE+byte]		AX, ES:[HL]	CMP	A, ES:laddr16	MOVI	CY, ES:[HL].bit
	A, ES:[HL]		AX,		A, ES:[HL]	AND1	CY, [HL].bit
	A, ES:[HL+byte]		ES:[HL+byte]		A, ES:[HL+byte]		CY, ES:[HL].bit
	A, ES:[HL+B]		AX, ES:word[B]		A, ES:[HL+B]	OR1	CY, [HL].bit
	A, ES:[HL+C]		AX, ES:word[C] AX.		A, ES:[HL+C]		CY, ES:[HL].bit
	A, ES:word[B]		ES:word[BC]		ES:laddr16, #byte	XOR1	CY, [HL].bit
	A, ES:word[C]		BC, ES:laddr16		laddr16		CY, ES:[HL].bit
	A, ES:word[BC]		DE, ES:laddr16	CMP0	ES:laddr16	BT	ES:[HL].bit, \$addr20
	B, ES:laddr16		HL, ES:laddr16	01100	X, [HL+byte]		
	C, ES:laddr16			CMPS	X, ES:[HL+byte]	BF	ES:[HL].bit, \$addr20
	X, ES:laddr16						



Condition 3 : Instruction suspending interrupt requests.

Instruction listed in the table below that suspends interrupt requests, is subject to Group2.

Instruction	Operand
MOV	PSW, #byte
MOV	PSW, A
MOV1	PSW.bit, CY
SET1	PSW.bit
CLR1	PSW.bit
RETB	-
RETI	-
POP	PSW
BTCLR	PSW.bit,\$addr2 0
EI	-
DI	-
SKC	-
SKNC	-
SKZ	-
SKNZ	-
SKH	-
SKNH	-

Instruction writing to the registers below is subject to Group2 since it suspends interrupt requests.

Writing to the registers below by register addressing is also subject to the condition3.

 Interrupt request flag register
IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L
 Interrupt mask flag register
MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L
Priority specification flag register
PR00L, PR00H, PR01L,PR01H, PR02L, PR02H, PR03L,
PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L

The table below shows the instruction writing to the registers listed above.

Instruction	Operand	Instruction	Operand	Instruction	Operand
MOV	sfr, #byte	XCH	A, sfr	INC	!addr16
MOV	laddr16, #byte	XCH	A, laddr16	INC	[HL+byte]
MOV	sfr, A	XCH	A, [DE]	DEC	laddr16
MOV	laddr16, A	XCH	A, [DE+byte]	DEC	[HL+byte]
MOV	[DE], A	XCH	A, [HL]	INCW	laddr16
MOV	[DE+byte], #byte	XCH	A, [HL+byte]	INCW	[HL+byte]
MOV	[DE+byte], A	XCH	A, [HL+B]	DECW	laddr16
MOV	[HL], A	XCH	A, [HL+C]	DECW	[HL+byte]
MOV	[HL+byte], #byte	ONEB	laddr16	MOV1	sfr.bit, CY
MOV	[HL+byte], A	CLRB	laddr16	MOV1	[HL].bit, CY
MOV	[HL+B], A	MOVS	[HL+byte], X	SET1	sfr.bit
MOV	[HL+C], A	MOVW	sfrp, #word	SET1	laddr16.bit
MOV	word[B], #byte	MOVW	sfrp, AX	SET1	[HL].bit
MOV	word[B], A	MOVW	laddr16, AX	CLR1	sfr.bit
MOV	word[C], #byte	MOVW	[DE], AX	CLR1	laddr16.bit
MOV	word[C], A	MOVW	[DE+byte], AX	CLR1	[HL].bit
MOV	word[BC], #byte	MOVW	[HL], AX	BTCLR	sfr.bit, \$addr20
MOV	word[BC], A	MOVW	[HL+byte], AX	BTCLR	[HL].bit, \$addr20
		MOVW	word[B], AX		
		MOVW	word[C], AX		
		MOVW	word[BC], AX		

