Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan RenesasTechnology Corp.

Product Category	MPU & MCU		Document No.	TN-R8C-A001B/E	Rev.	2.00
Title	R8C/32A Group, R8C/33A Group, R Group, R8C/36A Group, R8C/38A G R8C/3GA Group, R8C/3JA Group Specification Change		Information Category	Technical Notification		1
Applicable Product	R8C/32A Group, R8C/33A Group, R8C/35A Group, R8C/36A Group, R8C/38A Group, R8C/3GA Group, R8C/3JA Group	Lot No.	Reference Document			
R8C/3GA	tions in the R8C/32A Group, R8C/33/ Group, and R8C/3JA Group datashe				3A Grou	ıp,
Specifica R8C/3GA 1.1 Chang (1) Rem (2) Chan (3) Chan (3) Chan 1.2 Applic • R8C/ • R8C/ • R8C/ • R8C/ • R8C/ • R8C/	tions in the R8C/32A Group, R8C/33/ Group, and R8C/3JA Group datashe	eet and hardv nction tion specifica tion's electric Rev.0.20 (R Rev.0.20 (R Rev.0.20 (R Rev.0.40 (R Rev.0.40 (R	vare manual h tion	ave been changed. ics 020) 0020) 020) 020) 0020) 040) 0040)	3A Grou	ıp,

2.1 High-Speed On-Chip Oscillator Function Removed

The high-speed on-chip oscillator function has been removed. Do not select the high-speed on-chip oscillator clock for the CPU clock or peripheral function. Descriptions regarding the high-speed on-chip oscillator in the applicable documents shown in 1.2, other than descriptions in this technical update, are invalid.

- 2.1.1 Clock Generation Circuit Register Setting
 - 2.1.1.1 High-Speed On-Chip Oscillator Control Register 0 (FRA0)
 - (1) Do not set the FRA00 bit to 1 (high-speed on-chip oscillator on) [refer to Figure 2.1].
 - (2) Do not set the FRA01 bit to 1 (high-speed on-chip oscillator selected for the fOCO clock) [refer to Figure 2.1]. The fOCO clock is used for timer RA.
 - (3) Do not set the FRA03 bit to 1 (fOCO-F divided by 128 selected for the fOCO128 clock) [refer to Figure 2.1]. The fOCO128 clock is used for timers RC and RD.
 - 2.1.1.2 System Clock Control Register 3 (CM3)
 - (1) Do not set bits CM37 to CM36 to 10b (high-speed on-chip oscillator clock selected for the CPU clock when the MCU exits wait mode or stop mode) [refer to Figure 2.2].

- 2.1.1.3 High-Speed On-Chip Oscillator Cotrol Registers 1 to 7 (FRA1 to FRA7)
 - (1) Do not set the register related to the high-speed on-chip oscillator division select (FRA2) or registers related to the frequency adjustment (FRA1 and FRA3 to FRA7).
- 2.1.2 Timer RA Register Setting
 - 2.1.2.1 High-Speed On-Chip Oscillator Control Register 0 (FRA0)
 - (1) Do not set the FRA01 bit to 1 (high-speed on-chip oscillator selected for the fOCO clock) [refer to Figure 2.1]. The high-speed on-chip oscillator clock cannot be selected for the timer RA count source.
- 2.1.3 Timer RC Register Setting
 - 2.1.3.1 Timer RC Control Register 1 (TRCCR1)
 - (1) Do not set bits TCK2 to TCK0 to 110b (fOCO40M selected for the timer RC count source) [refer to Figure 2.3].
 - (2) Do not set bits TCK2 to TCK0 to 111b (fOCO-F selected for the timer RC count source) [refer to Figure 2.3].
 - 2.1.3.2 High-Speed On-Chip Oscillator Control Register 0 (FRA0)
 - (1) Do not set the FRA03 bit to 1 (fOCO-F divided by 128 selected for the fOCO128 clock) [refer to Figure 2.1]. For the timer RC input-capture function, fOCO-F divided by 128 cannot be selected for the input-capture trigger input of the TRCGRA register.
- 2.1.4 Timer RD Register Setting (only for the R8C/35A Group, R8C/36A Group, R8C/38A Group, and R8C/3JA Group^{*})
 - * The R8C/32A Group, R8C/33A Group, and R8C/3GA Group are not equipped with timer RD.
 - 2.1.4.1 Timer RD Control Register 0, 1 (TRDCR0, TRDCR1)
 - (1) Do not set bits TCK2 to TCK0 to 110b (fOCO40M selected for the timer RD count source) [refer to Figure 2.4].
 - (2) Do not set bits TCK2 to TCK0 to 111b (fOCO-F selected for the timer RD count source) [refer to Figure 2.4].
 - 2.1.4.2 High-Speed On-Chip Oscillator Control Register 0 (FRA0)
 - (1) Do not set the FRA03 bit to 1 (fOCO-F divided by 128 selected for the fOCO128 clock) [refer to Figure 2.1]. For the timer RD input-capture function, fOCO-F divided by 128 cannot be selected for the input-capture trigger input of the TRDGRA0 register.



ligh-Sp ∖ddress	eed On- 002	Chip Oscillat 3h	tor Contro	l Register	0 (FRA))			
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol					FRAG)3 —	FRA01	FRA00	
After Res	set 0	0	0	0	0	0	0	0	
Bit	Symbol	Bit Name				Function			R/W
0	FRA00	High-speed	on-chip os	cillator enab	ole bit		eed on-chip o	oscillator off	R/W
		5 1	•		C	1: High-sp	eed on-chip (
							o not set.		
01	FRA01	High-speed	on-chip os	cillator seled	ct bit ⁽¹⁾	0: Low-spe	ed on-chip o	scillator selected ⁽²) R/W
					C		eed on-chip ()o not set.	scillator selected	
02		Reserved bi	t			\rightarrow C Set to 0.	o not set.		R/W
03	FRA03	fOCO128 c		bit			divided by 1	28 selected	R/W
					C		divided by 1		
							o not set.		
54	—	Nothing is a	ssigned. If	necessary,	set to 0.	When read	, the content	is 0.	—
o5	_	_							
06 07	_	_							
		RA01 bit in t high-speed o			6.				
		it in the CM1			d on-chir	oscillator o	on)		
		to FRA20 in th			a on ong		,		
		ode can be s							
		of 8 or more w					b (divide-by-		
								et the FRA00 bit to	o 0 (high-spe
chi	p oscillato	r off) at the sa	ame time. 3	Set the FRA	OU DIT TO	U after setti	ng the FRAU	1 DIT to U.	



System	Clock Co	ontrol Register	r 3 (CM3)						
Address	s 000	9h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	CM	37 CM36	CM35	—		—	—	CM30	
After Re	eset 0	0	0	0	0	0	0	0	
Bit	Symbol	Bit Name			Functio	20			R/W
			(1)				t		-
b0	CM30	Wait control b	bit ⁽¹⁾			er than wait J enters wa			R/W
b1	—	Nothing is as	signed. If r	necessary,	set to 0. V	Vhen read,	, the conter	nt is 0.	—
b2	—								
b3	—	Reserved bits	6		Set to	0.			R/W
b4	—								
b5	CM35	CPU clock di wait mode se		n exiting	CM	06 bit in CN CM16 and	ngs are ena M0 register d CM17 in (R/W
b6	CM36	System clock	when exit	ing wait	b7 b6				R/W
b7	CM37	mode or stop	mode sele	ect bit	be			J clock immediately stop mode.	R/W
					1 0: H		on-chip oso not set.	cillator clock selected ⁽	3)
					1 1: X	IN clock se	elected (4)		

1. When the MCU exits wait mode by a peripheral function interrupt, the CM30 bit is set to 0 (other than wait mode).

 Set the CM35 bit to 0 in stop mode. When the MCU enters wait mode, if the CM35 bit is set to 1 (no division), the CM06 bit in the CM0 register is set to 0 (bits CM16 and CM17 enabled) and bits CM17 and CM16 in the CM1 register is set to 00b (no division mode).

 When bits CM37 and CM36 are set to 10b (high-speed on-chip oscillator clock selected), the following will be set when the MCU exits wait mode or stop mode.

- 4. OCD2 bit in OCD register = 1 (on-chip oscillator selected)
- 5. FRA00 bit in FRA0 register = 1 (high-speed on-chip oscillator on)
- 6. FRA01 bit in FRA0 register = 1 (high-speed on-chip oscillator selected)
- When bits CM37 and CM36 are set to 11b (XIN clock selected), the following will be set when the MCU exits wait mode or stop mode.
- 8. OM05 bit in OM0 register = 1 (XIN clock oscillates)
- 9. OM13 bit in OM1 register = 1 (XIN-XOUT pin)
- 10. OCD2 bit in OCD register = 0 (XIN clock selected)

11. When the MCU enters wait mode while the CM05 bit in the CM0 register is 1 (XIN clock stops), if the XIN clock is selected as the CPU clock when exiting wait mode, set the CM06 bit to 1 (divide-by-8 mode) and the CM35 bit to 0.

12. However, if an externally generated clock is used as the XIN clock, do not set bits CM37 to CM36 to 11b (XIN clock selected).

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM3 register.

Figure 2.2 System Clock Control Register 3 (CM3) Setting



ddress	• • -								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	CCL	R TCK2	TCK1	TCK0	TOD	TOC	TOB	ΤΟΑ	
fter Re	set 0	0	0	0	0	0	0	0	
Bit	Symbol	Bit Name			Function	า			R/W
0	TOA	TRCIOA out	put level se	elect bit ⁽¹⁾			cording to	the operating mode	R/W
o1	TOB	TRCIOB out	put level se	elect bit ⁽¹⁾	(functior	า).			R/W
)2	тос	TRCIOC out	put level se	elect bit ⁽¹⁾					R/W
)3	TOD	TRCIOD out	put level se	elect bit ⁽¹⁾					R/W
)4	TCK0	Count source	e select bit	(1)	b6 b5 b4	4			R/W
5	TCK1				0 0 0: f	-			R/W
6	TCK2				0 0 1: f	-			R/W
					0 1 0: f	-			
					0 1 1: f8	-			
						52 RCCLK in	nut riging c	dao	
						OCO40M	put nsing e	CUCHE	
						300-F ⁽²⁾			
					111.		not set.		
7		TDO		- 4 1- 14					D / / /
07	CCLR	TRC counter	ciear sele					operation)	R/W
							• •	t capture or by compare	
					match ir	n TRCGRA			

Notes:

Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
To select fOCO-F, set it to the clock frequency higher than the CPU clock frequency.

Figure 2.3 Timer RC Control Register 1 (TRCCR1) Setting



Timer	RD C	ontro	l Re	gister i (T	RDCRi) (i = 0 or 1))					
Addres	SS	0140)h (Ti	RDCR0),	0150h (TR	DCR1)						
Bit		b7		b6	b5	b4	b3	b2	b1	b0		
Symbo	bl	CCL	R2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0		
After R	leset	0		0	0	0	0	0	0	0		
Bit	Sy	mbol	Bit N	lame			Function					R/W
b0	Т	CK0	Cou	nt source	select bit		b2 b1 b0					R/W
b1	T	CK1					0 0 0: f1					R/W
b2	T	CK2					0 0 1: f2					R/W
							0 1 0: f4 0 1 1: f8					
							1 0 0: f32					
									ıt ⁽¹⁾ or f <u>C2</u>	(2)		
							1 1 0: fOC					
							1 1 1: fOC)
									ot set			
b3	СК	EG0	Evte	arnal clock	cedge sele	ct hit ⁽³⁾	b4 b3					R/W
b4		EG1			Couge Sele		0 0: Count	at the risi	ing edge			R/W
							0 1: Count	at the fal	ling edge			
							1 0: Count		dges			
							1 1: Do no	t set.				
b5		LR0	TRD	Di counter	clear selec	t bit	b7 b6 b5		<i></i>			R/W
b6		LR1								ng operation)		R/W
b7	CC	LR2								the TRDGRAi reg		R/W
										r simultaneously v		
							other timer			i sinialianeousiy v	VILII	
							1 0 0: Do i		ilei) ` '			
									t canture in	the TRDGRCi reg	nister	
										the TRDGRDi reg	-	
							1 1 1: Do i				9.0101	

Notes:

1. Enabled when the ITCLKi bit in the TRDECR register is set to 0 (TRDCLK input) and the STCLK bit in the TRDFCR register is 1 (external clock input enabled).

2. Enabled when the ITCLKi bit in the TRDECR register is set to 1 (fC2) in timer mode.

3. Enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input or fC2), the ITCLKi bit in the TRDECR is set to 0 (TRDCLK input), and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

4. This setting is enabled when the SYNC bit in the TRDMR register is set to 1 (registers TRD0 and TRD1 operate synchronously).

5. To select fOCO-F, set it to the clock frequency higher than the CPU clock frequency.

Figure 2.4 Timer RD Control Register 0, 1 (TRDCR0, TRDCR1) Setting

Addres	s 00D4	4h								
Bit	b7		b6	b5	b4	b3	b2	b1	b0	
Symbo	I ADC	AP1	ADCAP0	MD2	MD	1 MD0	CKS2	CKS1	CKS0	
After R	eset 0		0	0	0	0	0	0	0	
Bit	Symbol	Bit N	ame			Function				R/W
b0	CKS0	Divis	ion select	bit		b1 b0				R/W
b1	CKS1					0 0: fAD divid 0 1: fAD divid 1 0: fAD divid 1 1: fAD divid	ed by 4 ed by 2	division)		R/W
b2	CKS2	Clocł	< source se	elect bit ⁽		0: Selects f1 1: Selects fOC	;O-F not set.			R/W
b3	MD0	A/D c	operating r	node sel	ect bit	b5 b4 b3				R/W
b4	MD1					0 0 0: One-sh				R/W
b5	MD2					0 0 1: Do not 0 1 0: Repeat 0 1 1: Repeat 1 0 0: Single 1 0 1: Do not 1 1 0: Repeat 1 1 1: Do not	mode 0 mode 1 sweep mod set. sweep mod			R/W
b6	ADCAP0	A/D c	conversion	trigger s	elect	b7 b6				R/W
b7	ADCAP1	bit				ADCON0 regi 0 1: A/D conv RD	ster) ersion start	s by conve	are trigger (ADST bit i rsion trigger from tim rsion trigger from tim	er

Notes:

1. When the CKS2 bit is changed, wait for 3 ϕ AD cycles or more before starting A/D conversion.

If the ADMOD register is rewritten during A/D conversion, the conversion result is undefined.

Figure 2.5 A/D Mode Register (ADMOD) Setting



2.2 Change in the Flash Memory Suspend Function

For the flash memory suspend function, a program cannot be operated while auto-erasure is being suspended [refer to Figure 2.6].

						Opera	ation du	iring Su	spend				
		(Block exe	Data flash during ei cution be ring susp	rasure fore	(Block exe	Data flash during no e ecution bef ering suspe	erasure ore	(Block) exe	ogram RC during er cution bef ering suspe	asure ore	(Block exe	ogram RC during no e ecution bef ering suspe	erasure ore
		Erase	Program	Read	Erase	Program	Read	Erase	Program	Read	Erase	Program	Read
Areas during erasure	Data flash	×	×	×	×	.	0	_	_	_	×	-0-	○ ⁽⁵⁾
execution before entering	Program ROM	_	_	_	×	4	0	×	×	×	×	ф 7	0

Notes:

- 1. indicates operation is enabled by using the suspend function, × indicates operation is disabled, and indicates no combination is available.
- 2. Operation cannot be suspended during programming.
- The block erase command can be executed for erasure. The program, lock bit program, and read lock bit status commands can be executed for programming. The clear status register command can be executed when the FST7 bit in the FST register is set to 1 (ready).
 - The operation of block blank check is disabled during suspend.
- 4. The MCU enters read array mode immediately after entering erase-suspend.
- 5. The program ROM area can be read with the BGO function while programming or block erasing data flash.



Not executable when using a data flash driver.

Figure 2.6 Change in the Flash Memory Suspend Function



2.3 Change in the Flash Memory Suspend Function's Electrical Characteristics Allow 33 ms or more of the suspend during flash memory auto-erasure [refer to Figure 2.7].

Symbol	Parameter	Conditions		Standa	rd	Unit
Symbol		Conditions	Min.	Тур.	Max.	
-	Interval from erase start/restart until following suspend request		$\xrightarrow{\theta}$ 33	-	_	→ ms
-	Suspend interval necessary for auto- erasure to complete		$\rightarrow 33$	_	_	ms
	e 2.7 to 5.5 V at Topr = 0 to 60°C, unless other ory (Data flash Block A to Block D) E		atics			
Symbol	Parameter	Conditions		Stand		Unit
-	Interval from erase start/restart until following suspend request		$\xrightarrow[]{0}{\text{Min.}}$	Тур. —	Max.	^{⊭€} → ms
-	Suspend interval necessary for auto- erasure to complete		\rightarrow^3_{33}	-	-	ms
re 2.7 Ele	ctrical Characteristics of the Flash M	lemory Suspend Fur	nction			
Note on X The XIN-X R8C/33A	CIN Clock OUT pin and XCIN-XCOUT pin are a Group, and R8C/3GA Group. The XC	shared pins (P4_6 a	nd P4_7) in			
Note on X The XIN-X R8C/33A	CIN Clock OUT pin and XCIN-XCOUT pin are a Group, and R8C/3GA Group. The XC	shared pins (P4_6 a CIN clock cannot be	nd P4_7) in used when u	using th	e XIN clock	•
Note on X The XIN-X R8C/33A	CIN Clock OUT pin and XCIN-XCOUT pin are s Group, and R8C/3GA Group. The XC	shared pins (P4_6 a CIN clock cannot be	nd P4_7) in used when u	using th	e XIN clock	•
Note on X The XIN-X R8C/33A ated Cha	CIN Clock OUT pin and XCIN-XCOUT pin are s Group, and R8C/3GA Group. The XC	shared pins (P4_6 a CIN clock cannot be	nd P4_7) in used when u	using th	e XIN clock	•
Note on X The XIN-X R8C/33A	CIN Clock OUT pin and XCIN-XCOUT pin are s Group, and R8C/3GA Group. The XC	shared pins (P4_6 a CIN clock cannot be	nd P4_7) in used when u	using th	e XIN clock	

