Date: July. 1, 2014

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A028A/E	Rev.	1.00
Title	Notification of correction for Incorrect Description Extended Specification RL78/G1A Descriptions in the Hardware Use Rev. 2.00 Changed		Information Category	Technical Notification		
		Lot No.				
Applicable Product	RL78/G1A R5F10Exx	All lots	Reference Document	RL78/G1A User's Mar Rev.2.00 R01UH0305EJ0200 (

This document describes misstatements found and Extended Specification in the RL78/G1A User's Manual: Hardware Rev.2.00 (R01UH0305EJ0200).

Corrections

Applicable Item	Applicable Page	Contents
4.3 Registers Controlling Port Function	p.103	Incorrect descriptions revised
5.3.9 High-speed on-chip oscillator trimming register (HIOTRM)	p.157	Incorrect descriptions revised
12.5.7 SNOOZE mode function Timing Chart of SNOOZE Mode Operation (Figure12-70 , 12-72)	p.495 , p.497	Incorrect descriptions revised
12.6.3 SNOOZE mode function	p.522	attention added
12.6.3 SNOOZE mode function Timing Chart of SNOOZE Mode Operation (Figure12-89 ,12-90 ,12-92)	p.524 , p.525 , p.527	Incorrect descriptions revised
16.4.3 Multiple interrupt servicing Table 16-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing	p.710	Incorrect descriptions revised
20.2 Configuration of Power-on-reset Circuit Figure 20-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)	p.751	Incorrect descriptions revised
29.6.1 A/D converter characteristics	p.896	Specifications extended
29.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics	p.904	content change
30.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics	p.950	content change

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

No.	Corrections a	and Applicable Item	ns	Pages in this document		
	Document No.	English	R01UH0305EJ0200	for corrections		
1	4.3 Registers Controlling Port Fu	nction	p.103	Page 3 and Page 4		
2	5.3.9 High-speed on-chip os register (HIOTRM)	cillator trimming	p.157	Page 5		
3	12.5.7 SNOOZE mode function		p.495, p.497	Page 6 and 7		
4	12.6.3 SNOOZE mode function		p.522	Page 8		
5	12.6.3 SNOOZE mode function Timing Chart of SNOOZE Mode (Operation	p.524 , p.525 , p.527	Pages 9 to 11		
6	16.4.3 Multiple interrupt servicing Table 16-5. Relationship Be Requests Enabled for Multiple Int During Interrupt Servicing	etween Interrupt	p.710	Page 12		
7	20.2 Configuration of Power-on-refigure 20-2. Timing of Gener Reset Signal by Power-on-reset (and Voltage Detector (1/3)	ation of Internal	p.751	Page 13		
8	29.6.1 A/D converter characterist	ics	p.896	Page 14 and 15		
9	29.7 Data Memory STOP Mo Voltage Data Retention Characte		p.904	Page 16		
10	30.7 Data Memory STOP Mo Voltage Data Retention Characte		p.950	Page 17		

Incorrect: Bold with underline; Correct: Gray hatched

Old: Bold with underline; New: Gray hatched

Revision History

RL78/G1A User's Manual: Hardware Rev.2.00 Notification of correction for Incorrect Description and Extended Specification

Document Number	Date	Description
TN-RL*-A028A/E	July.1.2014	First edition issued No.1 to 10 in corrections (This notice)

Incorrect:

1. 4.3 Registers Controlling Port Function

Table 4-4. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (1/2)

Por	t			Bit N	lame			64-pin	48-pin	32-pin	25-pin
		PMxx Register	Pxx Register	PUxx Register	PIMxx Register	POMxx Register	PMCxx Register				
Port 0	0	PM00	P00	PU00	PIM00	-	-	V	-	-	-
	1	PM01	P01	PU01	PIM01	-	_	V	-	-	-
	2	PM02	P02	PU02	-	POM02	PMC02	V	√	√	√
	3	PM03	P03	PU03	PIM03	POM03	PMC03	$\sqrt{}$	√	√	√
	4	PM04	P04	PU04	PIM04	POM04	-	$\sqrt{}$	_	_	-
	5	PM05	P05	PU05	-	-	-	$\sqrt{}$	-	-	-
	6	PM06	P06	PU06	-	-	-	$\sqrt{}$	-	-	-
Port 1	0	PM10	P10	PU10	PIM10	POM10	PMC00	$\sqrt{}$	$\sqrt{}$	√	√
	1	PM11	P11	PU11	PIM11	POM11	PMC01	$\sqrt{}$	$\sqrt{}$	√	√
	2	PM12	P12	PU12	-	POM12	PMC02	$\sqrt{}$	√	√	√
	3	PM13	P13	PU13	-	POM13	PMC03	$\sqrt{}$	√	√	_
	4	PM14	P14	PU14	PIM14	POM14	PMC04	$\sqrt{}$	\checkmark	√	-
	5	PM15	P15	PU15	PIM15	POM15	PMC05	$\sqrt{}$	√	√	-
	6	PM16	P16	PU16	PIM16	-	-	$\sqrt{}$	\checkmark	-	-
Port 2	0	PM20	P20	-	-	-	-	$\sqrt{}$	√	√	√
	1	PM21	P21	-	-	-	-	$\sqrt{}$	\checkmark	√	√
	2	PM22	P22	-	-	-	-	$\sqrt{}$	$\sqrt{}$	√	√
	3	PM23	P23	-	-	-	-	V	√	√	√
	4	PM24	P24	-	-	-	-	$\sqrt{}$	√	√	_
	5	PM25	P25	-	-	-	-	V	√	=	-
	6	PM26	P26	-	-	-	-	$\sqrt{}$	\checkmark	-	_
	7	PM27	P27	-	-	-	-	V	√	-	-



Correct:

Table 4-4. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (1/2)

Port				Bit N	lame			64-pin	48-pin	32-pin	25-pin
		PMxx	Pxx	PUxx	PIMxx	POMxx	PMCxx				
		Register	Register	Register	Register	Register	Register				
Port 0	0	PM00	P00	PU00	PIM00	I	ı	\checkmark	I	-	_
	1	PM01	P01	PU01	PIM01	I	ı	\checkmark	I	-	_
	2	PM02	P02	PU02	-	POM02	PMC02	\checkmark	\checkmark	\checkmark	√
	3	PM03	P03	PU03	PIM03	POM03	PMC03	\checkmark	\checkmark	√	√
	4	PM04	P04	PU04	PIM04	POM04	ı	\checkmark	-	-	_
	5	PM05	P05	PU05	-	I	ı	\checkmark	-	-	_
	6	PM06	P06	PU06	-	1	-	\checkmark	-	_	-
Port 1	0	PM10	P10	PU10	PIM10	POM10	PMC10	V	V	√	√
	1	PM11	P11	PU11	PIM11	POM11	PMC11	V	V	√	√
	2	PM12	P12	PU12	-	POM12	PMC12	\checkmark	\checkmark	√	√
	3	PM13	P13	PU13	-	POM13	PMC13	\checkmark	\checkmark	√	_
	4	PM14	P14	PU14	PIM14	POM14	PMC14	\checkmark	\checkmark	√	_
	5	PM15	P15	PU15	PIM15	POM15	PMC15	\checkmark	\checkmark	√	-
	6	PM16	P16	PU16	PIM16	-	-	\checkmark	\checkmark	_	_
Port 2	0	PM20	P20	-	-	-	-	V	V	√	√
	1	PM21	P21	-	-	-	-	V	V	√	√
	2	PM22	P22	-	-	-	-	V	V	√	√
	3	PM23	P23	-	-	-	-	V	V	√	√
	4	PM24	P24	-	-	-	-	V	V	√	-
	5	PM25	P25	_	_	-	-	V	V	_	_
	6	PM26	P26	=	=	=	=	V	V	=	=
	7	PM27	P27	_	_	-	-	V	V	_	_



2. 5.3.9 High-speed on-chip oscillator trimming register (HIOTRM)

Incorrect:

5.3.9 High-speed on-chip oscillator trimming register (HIOTRM) (omitted)

Figure 5-10. Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)

Address:	F00A0H		After reset:	undefined Note	R/W			
Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0

HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	†
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
		•	•			
1	1	1	1	1	0	•
1	1	1	1	1	1	Maximum speed

Note The value after reset is the value adjusted at shipment.

Remarks 1. The HIOTRM register can be used to adjust the high-speed on-chip oscillator clock to an accuracy within about 0.05%.

2. For the usage example of the HIOTRM register, see the application note for RL78 MCU series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN0464).

Date: July. 1, 2014

Correct:

5.3.9 High-speed on-chip oscillator trimming register (HIOTRM) (omitted)

Figure 5-10. Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)

Address: Fo	00A0H		After reset:	undefined ^{Note}	R/W			
Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0

HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	<u></u>
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
			•			
1	1	1	1	1	0	+
1	1	1	1	1	1	Maximum speed

Note The value after reset is the value adjusted at shipment.

Remarks 1. The HIOTRM register holds a six-bit value used to adjust the high-speed on-chip oscillator with an increment of 1 corresponding to an increase of frequency by about 0.05%.

2. For the usage example of the HIOTRM register, see the application note for RL78 MCU series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN0464).


3. 12.5.7 SNOOZE mode function Timing Chart of SNOOZE Mode Operation

It is correction of "Clock request signal (internal signal)" and TSF00 in this Figure.

Incorrect:

(1) SNOOZE mode operation (once startup)

Figure 12-70. Timing Chart of SNOOZE Mode Operation (Once Startup) (Type 1: DAPmn = 0, CKPmn = 0)




Date: July. 1, 2014

Correct:

(1) SNOOZE mode operation (once startup)

Figure 12-70. Timing Chart of SNOOZE Mode Operation (Once Startup) (Type 1: DAPmn = 0, CKPmn = 0)




It is correction of "Clock request signal (internal signal)" in this Figure.

Incorrect:

(2) SNOOZE mode operation (continuous startup)

Figure 12-72. Timing Chart of SNOOZE Mode Operation (Continuous Startup) (Type 1: DAPmn = 0, CKPmn = 0)




Date: July. 1, 2014

Correct:

(2) SNOOZE mode operation (continuous startup)

Figure 12-72. Timing Chart of SNOOZE Mode Operation (Continuous Startup) (Type 1: DAPmn = 0, CKPmn = 0)



3. 12.6.3 Attention added of SNOOZE mode function

12.6.3 SNOOZE mode function

Incorrect:

12.6.3 SNOOZE mode function

The SNOOZE mode makes the UART perform reception operations upon RxDq pin input detection while in the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation.

(omitted)

Cautions 1. The SNOOZE mode can only be used when the high-speed on-chip oscillator clock (fih) is selected for fclk.

(omitted)

4. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFmn, FEFmn, or OVFmn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFmn, FEFmn, or OVFmn flag before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDq register) of the SDRm1 register.

Date: July. 1, 2014

Correct:

12.6.3 SNOOZE mode function

The SNOOZE mode makes the UART perform reception operations upon RxDq pin input detection while in the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation.

(omitted)

Cautions 1. The SNOOZE mode can only be used when the high-speed on-chip oscillator clock (fill) is selected for fclk.

- 4. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFmn, FEFmn, or OVFmn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFmn, FEFmn, or OVFmn flag before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDq register) of the SDRm1 register.
- 5.The CPU shifts from the STOP mode to the SNOOZE mode on detecting the valid edge of the RxDq signal. Note, however, that transfer through the UART channel may not start and the CPU may remain in the SNOOZE mode if an input pulse on the RxDq pin is too short to be detected as a start bit. In such cases, data may not be received correctly, and this may lead to a framing error or parity error in the next UART transfer.




3. 12.6.3 SNOOZE mode function Timing Chart of SNOOZE Mode Operation

It is correction of "Clock request signal (internal signal)" in this Figure.

Incorrect:


Figure 12-89. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)



Date: July. 1, 2014

Correct:


Figure 12-89. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)



It is correction of "Clock request signal (internal signal)" in this Figure.

Incorrect:

Figure 12-90. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)




(omitted)

Date: July. 1, 2014

Correct:

Figure 12-90. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)






It is correction of "Clock request signal (internal signal)" in this Figure.

Incorrect:

Figure 12-92. Timing Chart of SNOOZE Mode Operation (Abnormal Operation <2>)




(omitted)

Date: July. 1, 2014

Correct:

Figure 12-92. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)





4. 16.4.3 Multiple interrupt servicing
Table 16-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing

Incorrect:

Table 16-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt
Servicing During Interrupt Servicing

Multip	le Interrupt			Masl	kable Inte	rrupt Req	uest			Software
Request		Priority Level 0 (PR = 00)		,	Priority Level 1 (PR = 01)		Priority Level 2 (PR = 10)		Level 3 = 11)	Interrupt Request
Being Service	ced	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0
	ISP1 = 1 ISP0 = 1	0	Q	0	Q	0	Q	0	Q	0
Software in	terrupt	0	×	0	×	0	×	0	×	0

(omitted)

Date: July. 1, 2014

Correct:

Table 16-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt
Servicing During Interrupt Servicing

Multip	le Interrupt Request					rrupt Req				Software Interrupt
Interrupt		Priority Level 0 (PR = 00)		,	Priority Level 1 (PR = 01)		Priority Level 2 (PR = 10)		Level 3 = 11)	Request
Being Service	ced	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0
	ISP1 = 1 ISP0 = 1	0	×	0	×	0	×	0	×	0
Software in	terrupt	0	×	0	×	0	×	0	×	0



5. 20.2 Configuration of Power-on-reset Circuit
Figure 20-2. Timing of Generation of Internal Reset Signal by
Power-on-reset Circuit and Voltage Detector (1/3)

Incorrect:

Figure 20-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)

(1) When the externally input reset signal on the RESET pin is used

(omitted)

Notes 3. The time until normal operation starts includes the following reset processing time when the external reset is released (after the first release of POR) after the RESET signal is driven high (1) as well as the voltage stabilization wait time after VPOR (1.51 V, typ.) is reached.

Reset processing time when the external reset is released is shown below.

0.672 ms (typ.), 0.832 ms (max.) (when the LVD is in use) 0.399 ms (typ.), 0.519 ms (max.) (when the LVD is off)

4. Reset processing time when the external reset is released after the second release of POR is shown below.

After the second release of POR:

After the first release of POR:

0.531 ms (typ.), 0.675 ms (max.) (when the LVD is in use)
0.259 ms (typ.), 0.362 ms (max.) (when the LVD is off)
(omitted)

Date: July. 1, 2014

Correct:

Figure 20-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)

(1) When the externally input reset signal on the \overline{RESET} pin is used

(omitted)

Notes 3. The time until normal operation starts includes the following reset processing time when the external reset is released (release from the first external reset following release from the POR state) after the RESET signal is driven high (1) as well as the voltage stabilization wait time after VPOR (1.51 V, typ.) is reached.

Reset processing time when the external reset is released is shown below.

Release from the first external reset following release from the POR state:

0.672 ms (typ.), 0.832 ms (max.) (when the LVD is in use)

0.399 ms (typ.), 0.519 ms (max.) (when the LVD is off)

4. Reset times in cases of release from an external reset other than the above are listed below.

Release from the reset state for external resets other than the above case: 0.531 ms (typ.), 0.675 ms (max.) (when the LVD is in use) 0.259 ms (typ.), 0.362 ms (max.) (when the LVD is off) (omitted)



Date: July. 1, 2014

6. 29.6.1 A/D converter characteristics

Voltage Range of A/D conversion was extended.

Old:

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI12

(TA = -40 to +85°C, $2.7 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V, HALT mode)

•	•					
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				12	bit
Overall error ^{Notes 1, 2, 3}	AINL	12-bit resolution		±1.7	±3.3	LSB
Conversion time	tconv	ADTYP = 0, 12-bit resolution	3.375			μS
Zero-scale error ^{Notes 1, 2, 3}	Ezs	12-bit resolution		±1.3	±3.2	LSB
Full-scale error ^{Notes 1, 2, 3}	Ers	12-bit resolution		±0.7	±2.9	LSB
Integral linearity error ^{Notes 1, 2, 3}	ILE	12-bit resolution		±1.0	±1.4	LSB
Differential linearity error ^{Notes 1, 2, 3}	DLE	12-bit resolution		±0.9	±1.2	LSB
Analog input voltage	Vain		0		AVREFP	V

- **Notes 1.** TYP. Value is the average value at AV_{DD} = AV_{REFP} = 3 V and T_A = 25°C. MAX. value is the average value $\pm 3\sigma$ at normalized distribution.
 - 2. These values are the results of characteristic evaluation and are not checked for shipment.
 - 3. Excludes quantization error (±1/2 LSB).
- Cautions 1. Route the wiring so that noise will not be superimposed on each power line and ground line, and insert a capacitor to suppress noise.
 - In addition, separate the reference voltage line of AV_{REFP} from the other power lines to keep it free from the influences of noise.
 - 2. During A/D conversion, keep a pulse, such as a digital signal, that abruptly changes its level from being input to or output from the pins adjacent to the converter pins and P20 to P27 and P150 to P154.



Date: July. 1, 2014

New:

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI12

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{REFP} \le \text{AV}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V}, \text{AV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V}, \text{HALT mode)}$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				12	bit
Overall error ^{Notes 1, 2, 3}	AINL	12-bit resolution		±1.7	±3.3	LSB
Conversion time	tconv	ADTYP = 0, 12-bit resolution	3.375			μS
Zero-scale error ^{Notes 1, 2, 3}	Ezs	12-bit resolution		±1.3	±3.2	LSB
Full-scale error Notes 1, 2, 3	Ers	12-bit resolution		±0.7	±2.9	LSB
Integral linearity error Notes 1, 2, 3	ILE	12-bit resolution		±1.0	±1.4	LSB
Differential linearity error Notes 1, 2, 3	DLE	12-bit resolution		±0.9	±1.2	LSB
Analog input voltage	Vain		0		AVREFP	V

- **Notes 1.** TYP. Value is the average value at AV_{DD} = AV_{REFP} = 3 V and T_A = 25°C. MAX. value is the average value $\pm 3\sigma$ at normalized distribution.
 - 2. These values are the results of characteristic evaluation and are not checked for shipment.
 - **3.** Excludes quantization error ($\pm 1/2$ LSB).
- Cautions 1. Route the wiring so that noise will not be superimposed on each power line and ground line, and insert a capacitor to suppress noise.
 - In addition, separate the reference voltage line of AVREFP from the other power lines to keep it free from the influences of noise.
 - 2. During A/D conversion, keep a pulse, such as a digital signal, that abruptly changes its level from being input to or output from the pins adjacent to the converter pins and P20 to P27 and P150 to P154.



7. 29.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics


Old:

29.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.46 ^{Note}		3.6	V
voltage						

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



Date: July. 1, 2014


New:

29.7 RAM Data Retention Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.46 ^{Note}		3.6	V
voltage						

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



8. 30.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics


Old:

30.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.44 ^{Note}		3.6	V
voltage						

Note. The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



Date: July. 1, 2014

New:

30.7 RAM Data Retention Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.44 ^{Note}		3.6	V
voltage						

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.

