
## **RENESAS TECHNICAL UPDATE**

## 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU 8	k MCU		Document No.	TN-16C-A225A/E	Rev.	1.00
Title	Errata Hardw	to R32C/118 Group User's Ma are	anual:	Information Category	Technical Notification		
Applicable Product	R32C/	118 Group	Lot No.	Reference Document	R32C/118 Group User's Hardware Rev. 1.10 (REJ09B0534-0110)	s Manu	al:
		scribes corrections to the R32 e indicated in red in the list be		user's Manu	ial: Hardware, Rev. 1.10		
•Page 25 " <mark>R3R1</mark>		register symbol "R3R0" in line	e 3 of 2.1.1 i	s corrected as	follows:		
follows: "Increr •Pages 6 Tables 4	ment/De 4 to 65 : .36 to 4	register name "Increment/Dec ecrement Select Register" and 78 to 79 of 618, register n .37 and 4.50 to 4.51 is correct k Register 0/1/2/3/4/5/6/7"	ame "CAN1	/0 Acceptance			
4.53 is c "0000	orrected 0000b"	1 of 618, reset value "XXXX X I as follows:		-		les 4.3	9 and
-	of 618, ymbol	descriptions for the VDEN bit Bit Name	in Figure 6.		as follows:	RW	
	)EN	Low Voltage Detector Enable	RIT	: Low voltage	detector disabled detector enabled	RW	
"Wher	the vo	description of the third paragr tage rises to or above Vdet(R t this point, an interrupt reques	) <mark>again</mark> , the	VMF bit beco	mes 1 (VCC $\geq$ Vdet) and	I the LV	/DF bi

•Page 97 of 618, Figure 8.1 is corrected as follows:



•Page 99 of 618, bit name "XCIN-XCOUT Drive Power Select Bit" in Figure 8.3 is modified as follows: "XCIN-XCOUT Drive Strength Select Bit" •Page 99 of 618, the following description is added to Note 8 in Figure 8.3: "When rewriting this bit while the watchdog timer is running, set it immediately after writing to the WDTS register." •Page 100 of 618, bit name "XIN-XOUT Drive Power Select Bit" in Figure 8.4 is modified as follows: "XIN-XOUT Drive Strength Select Bit" •Page 100 of 618, description of Note 2 in Figure 8.4 is modified as follows: "When the BCS bit in the CCR register is 0 (PLL clock selected as base clock source), the PLL frequency synthesizer does not stop oscillating even if the CM10 bit is set to 1." Page 101 of 618, bit symbol "CM02" in Note 3 of Figure 8.5 is corrected as follows: "CM20" •Page 110 of 618, description of the last paragraph of 8.1.4 is modified as follows: "The on-chip oscillator clock is stopped after a reset. It starts running when setting the CM31 bit in the CM3 register to 1. It is not necessary to wait for stabilization because the on-chip oscillator instantly starts oscillating." •Page 111 of 618, description "(Refer to Figure 8.17 "State Transition (when the sub clock is used)")" is deleted from 8.2. •Page 120 of 618, description of 8.7.2 is modified as follows: "The base clock stops in wait mode, so clocks generated by the base clock, the CPU clock and peripheral bus clock, stop running as well. Thus the CPU and watchdog timer, operated by these two clocks, also stop. Since the main clock, sub clock, PLL clock, and on-chip oscillator clock continue running, the peripherals using these clocks also continue operating." •Page 129 of 618, mathematical symbols in 9.3.1 are corrected as follows: • In memory expansion mode  $0080000h \le (CB23 \times 2^{18}) \le (CB12 \times 2^{18}) \le (CB01 \times 2^{18}) \le 3DC0000h$ • In microprocessor mode  $0080000h \le (CB23 \times 2^{18}) \le (CB12 \times 2^{18}) \le (CB01 \times 2^{18}) \le 3FC0000h$  Pages 132 and 133 of 618, setting ranges for registers CB01, CB12, and CB23 in Figures 9.7 to 9.9 are corrected as follows: CB01: "02h to F8h in memory expansion mode" and "02h to FFh in microprocessor mode" CB12: "02h to F8h in memory expansion mode" and "02h to FFh in microprocessor mode" CB23: "02h to F8h in memory expansion mode" and "02h to FFh in microprocessor mode" •Pages 132 and 133 of 618, descriptions of Note 2 in Figures 9.7 to 9.9 are modified as follows: CB01: "The setting value should be equal to or greater than that of the CB12 register." CB12: "The setting value should be equal to or greater than that of the CB23 register and should be equal to or less than that of the CB01 register." CB23: "The setting value should be equal to or less than that of the CB12 register." •Page 136 of 618, bit names of bits ESUR1 and ESUR0, bits ESUW1 and ESUW0, bits EWR1 and EWR0, and EWW1 and EWW0 in Figure 9.12 are modified as follows: ESUR1 and ESUR0: "Address Setup Cycles Before Read Setting Bit" ESUW1 and ESUW0: "Address Setup Cycles Before Write Setting Bit" EWR1 and EWR0: "Read Pulse Width Setting Bit" EWW1 and EWW0: "Write Pulse Width Setting Bit"

RENESAS TECHNICAL UPDATE	TN-16C-A225A/E	Date: Feb. 25, 2013
<ul> <li>Page 152 of 618, description "Bit a program." is deleted from Note</li> </ul>		Ily become 0. They should be set to 0 by
	Note 1 in Figure 11.1 is modified as fo generated by the corresponding perip	
"The stack pointer (SP) used software interrupt numbers 0 to select the interrupt stack p	to 127, when an interrupt request is a pointer (ISP) <mark>during the interrupt seq</mark> the interrupt handler. For <mark>software i</mark>	ollows: on the software interrupt numbers. For ccepted, the U flag is saved and set to 0 quence. The saved data of the U flag is interrupt numbers 128 to 255, the stack
•	4-byte memory space, in which the s nterrupt request is accepted, <mark>a jump</mark> t	start address of the associated interrupt to the address set in the interrupt vector
<b>.</b>		n Table 11.1 is corrected as follows: of software interrupt number 0 in the
"The IR bit becomes 1 (interru until the interrupt request is interrupt vector takes place, th	,	est is generated; this bit setting is retained epted and a jump to the corresponding ested).
"These are the values when the	Note 1 in Table 11.7 is corrected as for the interrupt vectors are aligned to the a does not apply to the fast interrupt."	ollows: addresses in multiples of 4 in the internal
•Page 177 of 618, register symbo " <mark>IIOiIE</mark> "	ol "IIOiE" in line 16 of 11.13 is correcte	ed as follows:
"Select either an interrupt req	M06 bit is set to 1 (reset), it cannot be	corrected as follows: the CM0 register for when the watchdog e changed to 0 (watchdog timer interrupt)
•Page 184 of 618, expression "a Table 13.1 is corrected as follow "a value other than 00000000	/S:	pecification of DMA transfer start-up in
	the first paragraph in 13.1 is corrected ed of bus cycles to read data from (so	d as follows: urce read) or to write data to (destination
•Page 193 of 618, external bus a " <mark>00080000h</mark> "	uddress "00060000h" in Table 13.5 is c	corrected as follows:
<ul> <li>Page 198 of 618, source addres "FFFFFFFh"</li> </ul>	ss "FFFFFFFFh" in Note 1 of Table 14.1	1 is corrected as follows:

- •Page 198 of 618, bit symbol "IIRLT" in the fifth bullet point of 14.1 is corrected as follows: "IRLT"
- •Pages 200 and 201 of 618, expression "DMA II transfer complete interrupt vector address" in lines 3 to 4 and the seventh bullet point of 14.1.2 and Figure 14.2 is corrected as follows: "jump address for the DMA II transfer complete interrupt handler"
- •Pages 200 and 203 of 618, expression "interrupt vector" in Figure 14.2 and 14.1.4 is corrected as follows: "interrupt vector space"
- •Page 201 of 618, expression "jump address" in the seventh bullet point of 14.1.2 is corrected as follows: "start address"
- •Page 202 of 618, bit names of the OPER bit and bits CNT0 to CNT2 in Figure 14.3 are modified as follows: OPER: "Calculation Result Transfer Select Bit" CNT0 to CNT2: "Number of Transfers Setting Bit"
- •Page 212 of 618, description of the third bullet point of 16.1 is corrected as follows: "One-shot timer mode: The timer outputs pulses after a trigger input until the counter reaches 0000h"
- •Page 215 of 618, "Counting" is deleted from bit names of bits TA0UD to TA4UD "Timer A0/1/2/3/4 Increment/ Decrement Counting Select Bit" and the register name "Increment/Decrement Counting Select Register" in Figure 16.7.
- •Page 223 of 618, bit name of the MR2 bit in Figure 16.12 is modified as follows: "Increment/Decrement Switching Source Select Bit"
- •Page 223 of 618, bit symbols "TAiTGH and TAiTGL" in Note 5 of Figure 16.12 are corrected as follows: "TAjTGH and TAjTGL"
- •Page 224 of 618, pin name "INT2" in Figures 16.13 and 16.14 is corrected as follows: "INT2"
- •Page 242 of 618, description of the first bullet point of 16.3.3.2 is corrected as follows: "While the TBjS bit in the TABSR or TBSR register is 1 (start counter), after the MR3 bit becomes 1 (overflow) and at least one count source cycle has elapsed, a write operation to the TBjMR register sets the MR3 bit to 0 (no overflow)."
- •Page 242 of 618, expression "TBj interrupt handler" in the eighth bullet point of 16.3.3.2 is changed as follows: "timer Bj interrupt handler"
- •Page 246 of 618, description of Note 1 in Figure 17.3 is modified as follows: "Set this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). Also, rewrite this register while timers A1, A2, A4, and B2 are stopped."
- •Page 253 of 618, description "The sum of setting values for registers TAi and TAi1 should be identical to the setting value of the TB2 register in this mode." is deleted from lines 8 to 9 of 17.3.
- •Page 257 of 618, bit symbol "INV06" in Note 3 of Figure 17.15 is corrected as follows: "INV16"
- •Page 258 of 618, register symbol "INV1" in Note 2 of Figure 17.17 is corrected as follows: "INVC1"



•Pages 266 and 267 of 618, descriptions for the CRD bit in Figures 18.5 and 18.6 are modified as follows:

Γ	Bit Symbol	Bit Name	Function	RW
	CRD	CLS Function Disable Bit	0: CTS function enabled 1: CTS function disabled	RW

•Page 268 of 618, description of function of the UiIRS bit in Figure 18.7 is modified as follows:

1: Transmission is completed (TXEPT = 1)"

•Page 271 of 618, description of function of the SWC bit in Figure 18.11 is modified as follows:

"0: No wait-state/wait-state cleared

1: Hold the SCLi pin low after the eighth bit is received"

•Page 272 of 618, expression "UiBRG count source" in the function of bits DL0 to DL2 in Figure 18.12 is corrected as follows:

"baud rate generator count source"

- •Page 273 of 618, bit name of the RSTAREQ bit in Figure 18.13 is modified as follows: "Repeated START Condition Generate Bit"
- •Page 273 of 618, description of function of the SWC9 bit in Figure 18.13 is modified as follows:
  - "0: No wait-state/wait-state cleared
  - 1: Hold the SCLi pin low after the ninth bit is received"
- •Page 281 of 618, "TXEPT flag" in Figure 18.20 is corrected as follows: "TXEPT bit"
- •Page 281 of 618, bit symbol "UIRS" in the fourth dash of Figure 18.20 is corrected as follows: "UIRS"
- •Pages 289 and 290 of 618, descriptions of function of the UiIRS bit in Figures 18.25 and 18.26 are corrected as follows:
  - 0: "(an interrupt request is generated when the transmit buffer is empty)"
  - 1: "(an interrupt request is generated when transmission is completed)"

•Page 325 of 618, description of 19.1.5 is modified as follows:

"In repeat sweep mode 1, the analog voltage applied to eight selected pins including one to four prioritized pins is repeatedly converted into a digital code. Table 19.6 lists specifications of repeat sweep mode 1."


•Page 325 of 618, description in the specification of the function in Table 19.6 is modified as follows: "The analog voltage applied to eight selected pins including one to four prioritized pins is repeatedly converted into a digital code. The prioritized pins are selected by setting bits SCAN1 and SCAN0 in the AD0CON1 register and bits APS1 and APS0 in the AD0CON2 register"

•Page 333 of 618, "AD0i register" in the ninth bullet point of 19.3.2 is modified as follows: "AD00 register"



<sup>&</sup>quot;0: Transmit buffer is empty (TI = 1)

•Page 336 of 618, Figure 21.1 is corrected as follows:



## Figure 21.1 CRC Calculator Block Diagram

•Page 349 of 618, descriptions for bits UD0 and UD1 in Figure 23.6 are modified as follows:

Bit Symbol	Bit Name	Function	RW
UD0	Increment/Decrement Control Bit	b6 b5 0 0 : Increment mode 0 1 : Increment/decrement mode	RW
UD1		<ol> <li>1 0 : Two-phase pulse signal processing mode <sup>(6)</sup></li> <li>1 1 : Do not use this combination</li> </ol>	RW

•Page 352 of 618, Note 3 "The GOC bit becomes 0 after gating is cleared." is deleted from Figure 23.9.

•Page 358 of 618, description in the second bullet point of the reset conditions in Table 23.2 is modified as follows:

"An input of low signal into the external interrupt pin (INTO or INT1) as follows:"

•Page 359 of 618, description of the first bullet point of the selectable functions in Table 23.2 is corrected as follows:

"The base timer starts counting when the BTS or BTiS bit is set to 1. When the base timer reaches FFFFh, it starts decrementing. When the RST1 bit in the GiBCR1 register is 1 (the base timer is reset by matching with the GiPO0 register), the timer counter starts decrementing two counts after the base timer value matches the GiPO0 register setting. When the timer counter reaches 0000h, it starts incrementing again (refer to Figure 23.20)."

•Pages 370, 372, and 375 of 618, expression "Input to the IIOi\_j pin" in Figures 23.25 to 23.27 is corrected as follows:


"IIOi\_j pin"

•Pages 377 and 379 of 618, expression "Input to the OUTC2\_j pin" in Figures 23.28 and 23.30 is corrected as follows:

"OUTC2\_j pin"

•Page 379 of 618, description "Bits RST2 to RST0 in the G2BCR1 register are set to 000b (base timer is not reset)" in the second dash is deleted from Case 1 in Figure 23.30.

•Page 391 of 618, Figure 24.1 is corrected as follows:



## Figure 24.1 Multi-master I<sup>2</sup>C-bus Interface Block Diagram

•Page 406 of 618, description of the second bullet point of the case that the IRF bit becomes 1 in 24.1.8.5 is modified as follows:

"When data is written to the I2CCCR register (the RIE bit is 1, internal WAIT flag is 1)"

•Page 409 of 618, bit symbol "STR" in line 8 of 24.2 is corrected as follows: "TRS" •Page 425 of 618, descriptions for the RBOC bit in Figure 25.2 are modified as follows:

]	Bit Symbol	Bit Name	Function	RW
	RBOC	Forced Pecovery From Bus off Bit <sup>(4)</sup>	0: Nothing occurred 1: Forced recovery from bus-off <sup>(5)</sup>	RW
			1. Forced recovery from bus-on (*)	

•Page 442 of 618, expression "fCAN (CAN system clock)" in line 5 of 25.1.9.5 is modified as follows: "the peripheral bus clock"

•Page 445 of 618, expression "fCAN" in line 6 of 25.1.10.3 is modified as follows: "the peripheral bus clock"

•Page 451 of 618, description of function of b7 in Figure 25.17 is corrected as follows: b7: "No register bit; the read value is 0"

•Page 455 of 618, description of function of b6-b5 in Figure 25.19 is corrected as follows: b6-b5: "No register bits; the read value is 0"

•Page 466 of 618, Note "(4)" for the function of the EDPM bit in Figure 25.28 is moved as follows:

Bit Symbol	Bit Name	Function	RW
EDPM	IError Display Mode Select Bit (*)	0: Output of first detected error code <sup>(4)</sup> 1: Output of accumulated error code	RW

 Page 475 of 618,description of the first paragraph in 25.2.3 is modified as follows:
 "CAN sleep mode is used for reducing current consumption by stopping the clock supply to the CAN module. After a MCU reset, the CAN module starts from CAN sleep mode."


•Page 478 of 618, q value "q = 1, 2, 3, 4" in Figure 25.36 is corrected as follows: "q = 2, 3, 4"

•Page 490 of 618, description of the first and second paragraphs in 26. I/O Pins is corrected as follows (refer to TN-16C-A200A/E):

"Each pin of the MCU functions as a programmable I/O port, an I/O pin for integrated peripherals, or a bus control pin. These functions can be switched by the function select registers or the processor mode registers. This chapter particularly addresses the function select registers. For the use as a bus control pin, refer to 7. "Processor Mode" and 9. "Bus".

The pull-up resistors are enabled for every group of four pins. However, a pull-up resistor is separated from other peripherals even if it is enabled, when a pin functions as an output pin." ("or an analog I/O pin" is deleted)







- •Page 562 of 618, unit "times" for "Programming and erasure endurance of flash memory" in Table 28.8 is corrected as follows:
  - "Cycles"
- •Pages 567 and 580 of 618, the following pins are added to the hysteresis for  $V_{T+}$   $V_{T-}$  in Tables 28.16 and 28.42:

"MSCL" and "MSDA"

- •Pages 568 and 581 of 618, expression "Driver power" in Tables 28.17 and 28.43 is modified as follows: "Drive strength"
- •Page 598 of 618, "counting" is deleted from the UDF register name "Increment/decrement counting select register" in Table 29.1.
- •Page 606 of 618, description of the first bullet point of 29.7.3.2 is corrected as follows: "While the TBjS bit in the TABSR or TBSR register is 1 (start counter), after the MR3 bit becomes 1 (overflow) and at least one count source cycle has elapsed, a write operation to the TBjMR register sets the MR3 bit to 0 (no overflow)."
- •Page 606 of 618, expression "TBj interrupt handler" in the eighth bullet point of 29.7.3.2 is changed as follows: "timer Bj interrupt handler"
- •Page 611 of 618, "AD0i register" in the ninth bullet point of 29.10.2 is modified as follows: "AD00 register"