

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A083A/E	Rev.	1.00
Title	Addition of the unused internal pin setting to User's manual		Information Category	Technical Notification		
Applicable Product	R5F11AGGANB, R5F11AGGDNB, R5F11AGHANB, R5F11AGHDNB, R5F11AGJANB, R5F11AGJDNB, RY7011A0000DZ00	Lot No.	Reference Document	RL78/G1D User's Manual: Hardware Rev.1.20 R01UH0515EJ0120 (Dec, 2016)		
		ALL				

By treating the unused internal pins added in this technical notification, it is possible to reduce the leakage current about 100uA (It converges almost 0uA in about 1 second.). It is equivalent to the maximum 13.9 nAh@3V in the current time product.

The following unused internal pins explanations are added to RL78/G1D User's Manual: Hardware.

P24-P27, P44-P47, P56, P57, P64-P67, P80-P87, P100-P102, P110, P111, P142-P145, P150-P156

The hardware user's manual for above applicable products will be revised accordingly.

Previous revision: Bold with underline; After revision: Gray hatched

1. Append to 2.3 Initial Settings of Unused Internal Pins of MCU

Previous revision

P04, P17, P31, P41 to P43, P50 to P55, P62, P63, P73, P141, P146

After revision

P04, P17, **P24-P27**, P31, **P41-P47**, **P50-P57**, **P62-P67**, P73, **P80-P87**, **P100-P102**, **P110**, **P111**, **P141-P146**, **P150-P156**

2. Append to Table 5-1 in 5.2 Port Configuration.

Previous revision

Table 5-1. Port Configuration

Item	Configuration
Control registers	Port mode registers (PM0 to PM7, PM12, PM14) Port registers (P0 to P7, P12 to P14) Pull-up resistor option registers (PU0, PU1, PU3, PU4, PU12, PU14) Port input mode registers (PIM0, PIM1) Port output mode registers (POM0, POM1) Port mode control registers (PMC0, PMC12, and PMC14) A/D port configuration register (ADPC) Peripheral I/O redirection register (PIOR) Global digital input disable register (GDIDIS)
Port	Total: 32 (CMOS I/O: 26, CMOS input: 5, CMOS output: 1)
Pull-up resistor	Total: 16

After revision

Table 5-1. Port Configuration

Item	Configuration
Control registers	Port mode registers (PM0 to PM7, PM12, PM14 PM8, PM10 to PM12, PM14, PM15) Port registers (P0 to P7, P12 to P14 P8, P10 to P15) Pull-up resistor option registers (PU0, PU1, PU3, PU4, PU12, PU14) Port input mode registers (PIM0, PIM1) Port output mode registers (POM0, POM1) Port mode control registers (PMC0, PMC12, and PMC14) A/D port configuration register (ADPC) Peripheral I/O redirection register (PIOR) Global digital input disable register (GDIDIS)
Port	Total: 32 (CMOS I/O: 26, CMOS input: 5, CMOS output: 1)
Pull-up resistor	Total: 16

3. Append to Table 5-3. in 5.3 Registers Controlling Port Function

Previous revision

Table 5-3. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits (1/2)

Port		Bit name					
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register
Port 0	0	PM00	P00	PU00	–	POM00	–
	1	PM01	P01	PU01	PIM01	–	–
	2	PM02	P02	PU02	–	POM02	PMC02
	3	PM03	P03	PU03	PIM03	POM03	PMC03
	4	PM04 ^{Note}	P04 ^{Note}	–	–	–	–
	5	PM05 ^{Note}	P05 ^{Note}	–	–	–	–
	6	PM06 ^{Note}	P06 ^{Note}	–	–	–	–
Port 1	0	PM10	P10	PU10	PIM10	POM10	–
	1	PM11	P11	PU11	PIM11	POM11	–
	2	PM12	P12	PU12	–	POM12	–
	3	PM13	P13	PU13	PIM13	POM13	–
	4	PM14	P14	PU14	PIM14	POM14	–
	5	PM15	P15	PU15	PIM15	POM15	–
	6	PM16	P16	PU16	PIM16	–	–
	7	PM17 ^{Note}	P17 ^{Note}	–	–	–	–
Port 2	0	PM20	P20	–	–	–	–
	1	PM21	P21	–	–	–	–
	2	PM22	P22	–	–	–	–
	3	PM23	P23	–	–	–	–
Port 3	0	PM30	P30	PU30	–	–	–
	1	PM31 ^{Note}	P31 ^{Note}	–	–	–	–
Port 4	0	PM40	P40	PU40	–	–	–
	1	PM41 ^{Note}	P41 ^{Note}	–	–	–	–
	2	PM42 ^{Note}	P42 ^{Note}	–	–	–	–
	3	PM43 ^{Note}	P43 ^{Note}	–	–	–	–
Port 5	0	PM50 ^{Note}	P50 ^{Note}	–	–	–	–
	1	PM51 ^{Note}	P51 ^{Note}	–	–	–	–
	2	PM52 ^{Note}	P52 ^{Note}	–	–	–	–
	3	PM53 ^{Note}	P53 ^{Note}	–	–	–	–
	4	PM54 ^{Note}	P54 ^{Note}	–	–	–	–
	5	PM55 ^{Note}	P55 ^{Note}	–	–	–	–
Port 6	0	PM60	P60	–	–	–	–
	1	PM61	P61	–	–	–	–
	2	PM62 ^{Note}	P62 ^{Note}	–	–	–	–
	3	PM63 ^{Note}	P63 ^{Note}	–	–	–	–

Table 5-3. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits (2/2)

Port		Bit name					
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register
Port 7	0	PM70 ^{Note}	P70 ^{Note}	–	–	–	–
	1	PM71 ^{Note}	P71 ^{Note}	–	–	–	–
	2	PM72 ^{Note}	P72 ^{Note}	–	–	–	–
	3	PM73 ^{Note}	P73 ^{Note}	–	–	–	–
	4	PM74 ^{Note}	P74 ^{Note}	–	–	–	–
	5	PM75 ^{Note}	P75 ^{Note}	–	–	–	–
	6	PM76 ^{Note}	P76 ^{Note}	–	–	–	–
	7	PM77 ^{Note}	P77 ^{Note}	–	–	–	–
Port 12	0	PM120	P120	PU120	–	–	PMC120
	1	–	P121	–	–	–	–
	2	–	P122	–	–	–	–
	3	–	P123	–	–	–	–
	4	–	P124	–	–	–	–
Port 13	0	–	P130	–	–	–	–
	7	–	P137	–	–	–	–
Port 14	0	PM140	P140	PU140	–	–	–
	1	PM141 ^{Note}	P141 ^{Note}	–	–	–	–
	6	PM146 ^{Note}	P146 ^{Note}	–	–	–	–
	7	PM147	P147	PU147	–	–	–

After revision

Table 5-3. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits (1/2)

Port		Bit name					
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register
Port 0	0	PM00	P00	PU00	–	POM00	–
	1	PM01	P01	PU01	PIM01	–	–
	2	PM02	P02	PU02	–	POM02	PMC02
	3	PM03	P03	PU03	PIM03	POM03	PMC03
	4	PM04 ^{Note}	P04 ^{Note}	–	–	–	–
	5	PM05 ^{Note}	P05 ^{Note}	–	–	–	–
	6	PM06 ^{Note}	P06 ^{Note}	–	–	–	–
Port 1	0	PM10	P10	PU10	PIM10	POM10	–
	1	PM11	P11	PU11	PIM11	POM11	–
	2	PM12	P12	PU12	–	POM12	–
	3	PM13	P13	PU13	PIM13	POM13	–
	4	PM14	P14	PU14	PIM14	POM14	–
	5	PM15	P15	PU15	PIM15	POM15	–
	6	PM16	P16	PU16	PIM16	–	–
	7	PM17 ^{Note}	P17 ^{Note}	–	–	–	–
Port 2	0	PM20	P20	–	–	–	–
	1	PM21	P21	–	–	–	–
	2	PM22	P22	–	–	–	–
	3	PM23	P23	–	–	–	–
	4	PM24 ^{Note}	P24 ^{Note}	–	–	–	–
	5	PM25 ^{Note}	P25 ^{Note}	–	–	–	–
	6	PM26 ^{Note}	P26 ^{Note}	–	–	–	–
	7	PM27 ^{Note}	P27 ^{Note}	–	–	–	–
Port 3	0	PM30	P30	PU30	–	–	–
	1	PM31 ^{Note}	P31 ^{Note}	–	–	–	–
Port 4	0	PM40	P40	PU40	–	–	–
	1	PM41 ^{Note}	P41 ^{Note}	–	–	–	–
	2	PM42 ^{Note}	P42 ^{Note}	–	–	–	–
	3	PM43 ^{Note}	P43 ^{Note}	–	–	–	–
	4	PM44 ^{Note}	P44 ^{Note}	–	–	–	–
	5	PM45 ^{Note}	P45 ^{Note}	–	–	–	–
	6	PM46 ^{Note}	P46 ^{Note}	–	–	–	–
	7	PM47 ^{Note}	P47 ^{Note}	–	–	–	–
Port 5	0	PM50 ^{Note}	P50 ^{Note}	–	–	–	–
	1	PM51 ^{Note}	P51 ^{Note}	–	–	–	–
	2	PM52 ^{Note}	P52 ^{Note}	–	–	–	–
	3	PM53 ^{Note}	P53 ^{Note}	–	–	–	–
	4	PM54 ^{Note}	P54 ^{Note}	–	–	–	–
	5	PM55 ^{Note}	P55 ^{Note}	–	–	–	–
	6	PM56 ^{Note}	P56 ^{Note}	–	–	–	–
	7	PM57 ^{Note}	P57 ^{Note}	–	–	–	–

Port		Bit name					
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register
Port 6	0	PM60	P60	–	–	–	–
	1	PM61	P61	–	–	–	–
	2	PM62 ^{Note}	P62 ^{Note}	–	–	–	–
	3	PM63 ^{Note}	P63 ^{Note}	–	–	–	–
	4	PM64 ^{Note}	P64 ^{Note}	–	–	–	–
	5	PM65 ^{Note}	P65 ^{Note}	–	–	–	–
	6	PM66 ^{Note}	P66 ^{Note}	–	–	–	–
	7	PM67 ^{Note}	P67 ^{Note}	–	–	–	–

Table 5-3. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits (2/2)

Port		Bit name					
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register
Port 7	0	PM70 ^{Note}	P70 ^{Note}	–	–	–	–
	1	PM71 ^{Note}	P71 ^{Note}	–	–	–	–
	2	PM72 ^{Note}	P72 ^{Note}	–	–	–	–
	3	PM73 ^{Note}	P73 ^{Note}	–	–	–	–
	4	PM74 ^{Note}	P74 ^{Note}	–	–	–	–
	5	PM75 ^{Note}	P75 ^{Note}	–	–	–	–
	6	PM76 ^{Note}	P76 ^{Note}	–	–	–	–
	7	PM77 ^{Note}	P77 ^{Note}	–	–	–	–
Port 8	0	PM80 ^{Note}	P80 ^{Note}	–	–	–	–
	1	PM81 ^{Note}	P81 ^{Note}	–	–	–	–
	2	PM82 ^{Note}	P82 ^{Note}	–	–	–	–
	3	PM83 ^{Note}	P83 ^{Note}	–	–	–	–
	4	PM84 ^{Note}	P84 ^{Note}	–	–	–	–
	5	PM85 ^{Note}	P85 ^{Note}	–	–	–	–
	6	PM86 ^{Note}	P86 ^{Note}	–	–	–	–
	7	PM87 ^{Note}	P87 ^{Note}	–	–	–	–
Port 10	0	PM100 ^{Note}	P100 ^{Note}	–	–	–	–
	1	PM101 ^{Note}	P101 ^{Note}	–	–	–	–
	2	PM102 ^{Note}	P102 ^{Note}	–	–	–	–
Port 11	0	PM110 ^{Note}	P110 ^{Note}	–	–	–	–
	1	PM111 ^{Note}	P111 ^{Note}	–	–	–	–
Port 12	0	PM120	P120	PU120	–	–	PMC120
	1	–	P121	–	–	–	–
	2	–	P122	–	–	–	–
	3	–	P123	–	–	–	–
	4	–	P124	–	–	–	–
Port 13	0	–	P130	–	–	–	–
	7	–	P137	–	–	–	–

Port		Bit name					
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register
Port 14	0	PM140	P140	PU140	–	–	–
	1	PM141 ^{Note}	P141 ^{Note}	–	–	–	–
	2	PM142 ^{Note}	P142 ^{Note}	–	–	–	–
	3	PM143 ^{Note}	P143 ^{Note}	–	–	–	–
	4	PM144 ^{Note}	P144 ^{Note}	–	–	–	–
	5	PM145 ^{Note}	P145 ^{Note}	–	–	–	–
	6	PM146 ^{Note}	P146 ^{Note}	–	–	–	–
	7	PM147	P147	PU147	–	–	–
Port 15	0	PM150 ^{Note}	P150 ^{Note}	–	–	–	–
	1	PM151 ^{Note}	P151 ^{Note}	–	–	–	–
	2	PM152 ^{Note}	P152 ^{Note}	–	–	–	–
	3	PM153 ^{Note}	P153 ^{Note}	–	–	–	–
	4	PM154 ^{Note}	P154 ^{Note}	–	–	–	–
	5	PM155 ^{Note}	P155 ^{Note}	–	–	–	–
	6	PM156 ^{Note}	P156 ^{Note}	–	–	–	–
	7	PM157 ^{Note}	P157 ^{Note}	–	–	–	–

Note For controlling internal pins. For details, see CHAPTER 2.

4. Append to Figure 5-1. In 5.3.1 Port mode registers (PMxx)

Previous revision

Address: FFF22H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM2	1	1	1	1	PM23	PM22	PM21	PM20

Address: FFF24H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM4	1	1	1	1	PM43 ^{Note 2}	PM42 ^{Note 2}	PM41 ^{Note 2}	PM40

Address: FFF25H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM5	1	1	PM55 ^{Note 2}	PM54 ^{Note 2}	PM53 ^{Note 2}	PM52 ^{Note 2}	PM51 ^{Note 2}	PM50 ^{Note 2}

Address: FFF26H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM6	1	1	1	1	PM63 ^{Note 2}	PM62 ^{Note 2}	PM61	PM60

Address: FFF2EH After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM14	PM147	PM146 ^{Note 2}	1	1	1	1	PM141 ^{Note 2}	PM140

After revision

Address: FFF22H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM2	PM27 ^{Note 5}	PM26 ^{Note 5}	PM25 ^{Note 5}	PM24 ^{Note 5}	PM23	PM22	PM21	PM20

Address: FFF24H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM4	PM47 ^{Note 2}	PM46 ^{Note 2}	PM45 ^{Note 2}	PM44 ^{Note 2}	PM43 ^{Note 2}	PM42 ^{Note 2}	PM41 ^{Note 2}	PM40

Address: FFF25H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM5	PM57 ^{Note 2}	PM56 ^{Note 2}	PM55 ^{Note 2}	PM54 ^{Note 2}	PM53 ^{Note 2}	PM52 ^{Note 2}	PM51 ^{Note 2}	PM50 ^{Note 2}

Address: FFF26H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM6	PM67 ^{Note 2}	PM66 ^{Note 2}	PM65 ^{Note 2}	PM64 ^{Note 2}	PM63 ^{Note 2}	PM62 ^{Note 2}	PM61	PM60

Address: FFF28H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM8	PM87 ^{Note 2}	PM86 ^{Note 2}	PM85 ^{Note 2}	PM84 ^{Note 2}	PM83 ^{Note 2}	PM82 ^{Note 2}	PM81 ^{Note 2}	PM80 ^{Note 2}

Address: FFF2AH After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM10	1	1	1	1	1	PM102 ^{Note 2}	PM101 ^{Note 2}	PM100 ^{Note 2}

Address: FFF2BH After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM11	1	1	1	1	1	1	PM111 ^{Note 2}	PM110 ^{Note 2}

Address: FFF2EH After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM14	PM147	PM146 ^{Note 2}	PM145 ^{Note 2}	PM144 ^{Note 2}	PM143 ^{Note 2}	PM142 ^{Note 2}	PM141 ^{Note 2}	PM140

Address: FFF2FH After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM15	1	PM156 ^{Note 5}	PM155 ^{Note 5}	PM154 ^{Note 5}	PM153 ^{Note 5}	PM152 ^{Note 5}	PM151 ^{Note 5}	PM150 ^{Note 5}

Notes 2. These internal pins must be set to output mode after reset release by software by setting 0 to the port register and port mode register.

5. In case of to set ADPC other than the reset value (00H), it must be to set to output mode by setting 0 to the port register and port mode register by software.

5. Append to Figure 5-2. in 5.3.2 Port registers (Pxx)

Previous revision

P2	Q	Q	Q	Q	P23	P22	P21	P20	FFF02H	00H (output latch)	R/W
P4	Q	Q	Q	Q	P43 ^{Note 3}	P42 ^{Note 3}	P41 ^{Note 3}	P40	FFF04H	00H (output latch)	R/W
P5	Q	Q	P55 ^{Note 3}	P54 ^{Note 3}	P53 ^{Note 3}	P52 ^{Note 3}	P51 ^{Note 3}	P50 ^{Note 3}	FFF05H	00H (output latch)	R/W
P6	Q	Q	Q	Q	P63 ^{Note 3}	P62 ^{Note 3}	Q	Q	FFF06H	00H (output latch)	R/W
P14	P147	P146 ^{Note 3}	Q	Q	Q	Q	P141 ^{Note 3}	P140	FFF0EH	00H (output latch)	R/W

After revision

P2	P27 ^{Note 5}	P26 ^{Note 5}	P25 ^{Note 5}	P24 ^{Note 5}	P23	P22	P21	P20	FFF02H	00H (output latch)	R/W
P4	P47 ^{Note 3}	P46 ^{Note 3}	P45 ^{Note 3}	P44 ^{Note 3}	P43 ^{Note 3}	P42 ^{Note 3}	P41 ^{Note 3}	P40	FFF04H	00H (output latch)	R/W
P5	P57 ^{Note 3}	P56 ^{Note 3}	P55 ^{Note 3}	P54 ^{Note 3}	P53 ^{Note 3}	P52 ^{Note 3}	P51 ^{Note 3}	P50 ^{Note 3}	FFF05H	00H (output latch)	R/W
P6	P67 ^{Note 3}	P66 ^{Note 3}	P65 ^{Note 3}	P64 ^{Note 3}	P63 ^{Note 3}	P62 ^{Note 3}	P61	P60	FFF06H	00H (output latch)	R/W
P8	P87 ^{Note 3}	P86 ^{Note 3}	P85 ^{Note 3}	P84 ^{Note 3}	P83 ^{Note 3}	P82 ^{Note 3}	P81 ^{Note 3}	P80 ^{Note 3}	FFF08H	00H (output latch)	R/W
P10	0	0	0	0	0	P102 ^{Note 3}	P101 ^{Note 3}	P100 ^{Note 3}	FFF0AH	00H (output latch)	R/W
P11	0	0	0	0	0	0	P111 ^{Note 3}	P110 ^{Note 3}	FFF0BH	00H (output latch)	R/W
P14	P147	P146 ^{Note 3}	P145 ^{Note 3}	P144 ^{Note 3}	P143 ^{Note 3}	P142 ^{Note 3}	P141 ^{Note 3}	P140	FFF0EH	00H (output latch)	R/W
P15	0	P156 ^{Note 5}	P155 ^{Note 5}	P154 ^{Note 5}	P153 ^{Note 5}	P152 ^{Note 5}	P151 ^{Note 5}	P150 ^{Note 5}	FFF0FH	00H (output latch)	R/W

Notes 3. These internal pins must be set to output mode after reset release by software by setting 0 to the port register and port mode register.

5. In case of to set ADPC other than the reset value (00H), it must be to set to output mode by setting 0 to the port register and port mode register by software.

6. Correction to Figure 5-7. in 5.3.7 A/D port configuration register (ADPC)

Previous revision

Address: F0076H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ADPC	0	0	0	0	ADPC3	ADPC2	ADPC1	ADPC0

ADPC3	ADPC2	ADPC1	ADPC0	Analog input (A)/digital I/O (D) switching			
				ANI3/P23	ANI2/P22	ANI1/P21	ANI0/P20
0	0	0	0	A	A	A	A
0	0	0	1	D	D	D	D
0	0	1	0	D	D	D	A
0	0	1	1	D	D	A	A
0	1	0	0	D	A	A	A
0	1	1	0	A	A	A	A
0	1	1	1	A	A	A	A
1	0	0	0	A	A	A	A
1	0	0	1	A	A	A	A
1	0	1	0	A	A	A	A
1	0	1	1	A	A	A	A
1	1	0	0	A	A	A	A
1	1	0	1	A	A	A	A
1	1	1	0	A	A	A	A
1	1	1	1	A	A	A	A
Other than above				Setting prohibited			

After revision

Address: F0076H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ADPC	0	0	0	0	ADPC3	ADPC2	ADPC1	ADPC0

ADPC3	ADPC2	ADPC1	ADPC0	Analog input (A)/digital I/O (D) switching			
				ANI3/P23	ANI2/P22	ANI1/P21	ANI0/P20
0	0	0	0	A	A	A	A
0	0	0	1	D	D	D	D
0	0	1	0	D	D	D	A
0	0	1	1	D	D	A	A
0	1	0	0	D	A	A	A
0	1	1	0	A	A	A	A
0	1	1	1	A	A	A	A
Other than above				Setting prohibited			

Appendix: About software processing of additional unused internal pins

The additional unused internal pins need to set for output mode by the port mode register.

In that case, note that the target port mode register differs when A/D port configuration register (ADPC) is used with reset value (00H) or when it is used otherwise. (Refer to **Note 5** in the above number 4.)

How to set the unused internal pins is as follows.

Add the setting shown in [Example of software processing code] to the following source code of Bluetooth Low Energy protocol stack Ver 1.20 or earlier and RL78/G1D beacon stack Ver 2.10 or earlier.

For Bluetooth Low Energy protocol stack:

Add to the end of plf_port_init function defined in the following file.

RL78_G1D/Project_Source/renesas/src/driver/plf/plf.c

For RL78/G1D beacon stack:

Add to the end of plf_init_port function defined in the following file.

RL78G1D_Beacon/Project_Source/application/src/driver/plf/plf.c

[Example of software processing code]

The code examples are shown when ADPC is used with the reset value (00H) or when it is used otherwise.

Incidentally, in the sample program attached to the Bluetooth Low Energy protocol stack and RL78/G1D beacon stack, ADPC is set to 01H. Therefore, if ADPC is not set by user program, add the software processing example which is shown as “When ADPC is not used with reset value” to the following part.

When ADPC is used with reset value

```
#define clear_sfr(sfr, mask)  (sfr &= (unsigned char)(mask))  /* SFR bit clear macro */
#if !defined(PM8)
#define PM8      (*(volatile __near unsigned char *)0xFF28)
#endif
#if !defined(PM10)
#define PM10     (*(volatile __near unsigned char *)0xFF2A)
#endif
#if !defined(PM11)
#define PM11     (*(volatile __near unsigned char *)0xFF2B)
#endif
#if !defined(PM15)
#define PM15     (*(volatile __near unsigned char *)0xFF2F)
#endif
clear_sfr(PM4, 0x0F);      /* clear PM44-PM47 */
clear_sfr(PM5, 0x3F);      /* clear PM56,PM57 */
clear_sfr(PM6, 0x0F);      /* clear PM64-PM67 */
clear_sfr(PM8, 0x00);      /* clear PM80-PM87 */
clear_sfr(PM10, 0xF8);     /* clear PM100-PM102 */
clear_sfr(PM11, 0xFC);     /* clear PM110,PM111 */
clear_sfr(PM14, 0xC3);     /* clear PM142-PM145 */
```

When ADPC is not used with reset value

```
#define clear_sfr(sfr, mask)  (sfr &= (unsigned char)(mask))  /* SFR bit clear macro */
#if !defined(PM8)
#define PM8      (*(volatile __near unsigned char *)0xFF28)
#endif
#if !defined(PM10)
#define PM10     (*(volatile __near unsigned char *)0xFF2A)
#endif
#if !defined(PM11)
#define PM11     (*(volatile __near unsigned char *)0xFF2B)
#endif
#if !defined(PM15)
#define PM15     (*(volatile __near unsigned char *)0xFF2F)
#endif
clear_sfr(PM4, 0x0F);      /* clear PM44-PM47 */
clear_sfr(PM5, 0x3F);      /* clear PM56,PM57 */
clear_sfr(PM6, 0x0F);      /* clear PM64-PM67 */
clear_sfr(PM8, 0x00);      /* clear PM80-PM87 */
clear_sfr(PM10, 0xF8);     /* clear PM100-PM102 */
clear_sfr(PM11, 0xFC);     /* clear PM110,PM111 */
clear_sfr(PM14, 0xC3);     /* clear PM142-PM145 */
clear_sfr(PM2, 0x0F);      /* clear PM24-PM27 */
clear_sfr(PM15, 0x80);     /* clear PM150-PM156 */
```