

RL78 Microcontrollers

RL78 Microcontrollers (RL78 Protocol A)

R01AN0815EJ0100 Rev. 1.00 Nov 7, 2011

Programmer Edition

Introduction

This application note is intended for users who understand the functions of the RL78 microcontrollers and who will use this product to design application systems.

The purpose of this application note is to help users understand how to develop dedicated flash memory programmers for rewriting the internal flash memory of the RL78 microcontrollers.

NOTICE: There are corrections and additions on page 21, 75 and 79 in this document.



CONTENTS

СНАРТЕ	ER 1 FLASH MEMORY PROGRAMMING	5
1.1	Overview	5
1.2	Communication Modes	
1.2	1.2.1 Single-wire UART communication	-
	1.2.2 Two-wire UART communication	
1.3	Command List and Status List	
1.5	1.3.1 Command list	
	1.3.2 Status list	
1.4	Power Application and Setting Flash Memory Programming Mode	
1.4		
	1.4.1 Mode setting flowchart	
1.5	Shutting Down Target Power Supply	
1.6	Command Execution Flow at Flash Memory Rewriting	13
СНАРТЕ	ER 2 COMMAND/DATA FRAME FORMAT	16
0		
2.1	Command Frame Transmission Processing	
2.2	Data Frame Transmission Processing	18
2.3	Data Frame Reception Processing	
CHAPTE	ER 3 DESCRIPTION OF COMMAND PROCESSING	
		10
3.1	Reset Command	
	3.1.1 Description	
	3.1.2 Command frame and status frame	
3.2	Baud Rate Set Command	
	3.2.1 Description	
	3.2.2 Command frame and status frame	
3.3	Block Erase Command	
	3.3.1 Description	
	3.3.2 Command frame and status frame	
3.4	Programming Command	
	3.4.1 Description	
	3.4.2 Command frame and status frame	
	3.4.3 Data frame and status frame	23
	3.4.4 Completion of transferring all data and status frame	
3.5	Verify Command	25
	3.5.1 Description	25
	3.5.2 Command frame and status frame	25
	3.5.3 Data frame and status frame	25
3.6	Block Blank Check Command	
	3.6.1 Description	
	3.6.2 Command frame and status frame	
3.7	Silicon Signature Command	
	3.7.1 Description	
	3.7.2 Command frame and status frame	
	3.7.3 Silicon signature data frame	

3.8	Check	sum Command	30
	3.8.1	Description	30
	3.8.2	Command frame and status frame	30
	3.8.3	Checksum data frame	
3.9	Securi	ty Set Command	31
	3.9.1	Description	31
	3.9.2	Command frame and status frame	31
	3.9.3	Data frame and status frame	32
3.10	Securi	ty Get Command	34
	3.10.1	Description	
	3.10.2	Command frame and status frame	34
	3.10.3	Data frame and security flag	35
3.11	Securi	ty Release Command	36
		Description	
	3.11.2	Command frame and status frame	36
CHAPT	ER 4	UART COMMUNICATION MODE	37
4.1	Comm	and Frame Transmission Processing Flowchart	27
4.1		rame Transmission Processing Flowchart	
4.2		rame Reception Processing Flowchart	
4.4		Command	
	4.4.1	Processing sequence chart	
	4.4.2	Description of processing sequence	
	4.4.2	Status at processing completion	
	4.4.3	Flowchart	
4.5		Rate Set Command	
4.5	4.5.1	Processing sequence chart	
	4.5.2	Description of processing sequence	
	4.5.3	Status at processing completion	
	4.5.4	Flowchart	
4.6	-	Erase Command	
4.0	4.6.1	Processing sequence chart	
	4.6.2	Description of processing sequence	
	4.6.3	Status at processing completion	
	4.0.3 4.6.4	Flowchart	
4.7		amming Command	
4.7	4.7.1	Processing sequence chart	
	4.7.2	Description of processing sequence	
	4.7.3	Status at processing completion	
	4.7.4	Flowchart	
4.8		Command	
4.0	4.8.1	Processing sequence char	
	4.8.2	Description of processing sequence	
	4.8.3	Status at processing completion	
	4.8.4	Flowchart	
4.9	-	Blank Check Command	
7.3	4.9.1	Processing sequence chart	
	4.9.1	Description of processing sequence	
	4.9.2	Status at processing completion	
	4.9.3 4.9.4	Flowchart	
	7.3.4	r ioworiuit.	



4.10	Silicon	Signature Command	. 59
	4.10.1	Processing sequence chart	. 59
	4.10.2	Description of processing sequence	. 60
	4.10.3	Status at processing completion	. 60
	4.10.4	Flowchart	61
4.11	Checks	sum Command	62
	4.11.1	Processing sequence chart	. 62
	4.11.2	Description of processing sequence	. 63
	4.11.3	Status at processing completion	. 63
	4.11.4	Flowchart	. 64
4.12	Securi	ty Set Command	65
	4.12.1	Processing sequence chart	. 65
	4.12.2	Description of processing sequence	. 66
	4.12.3	Status at processing completion	. 66
	4.12.4	Flowchart	. 67
4.13	Securi	ty Get Command	. 68
	4.13.1	Processing sequence chart	. 68
	4.13.2	Description of processing sequence	. 69
	4.13.3	Status at processing completion	. 69
	4.13.4	Flowchart	. 70
4.14	Securi	ty Release Command	71
	4.14.1	Processing sequence chart	.71
	4.14.2	Description of processing sequence	. 72
	4.14.3	Status at processing completion	72
	4.14.4	Flowchart	73
СНАРТ	ER 5	FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS	. 75
5.1	Flash I	Memory Parameter Characteristics of RL78	. 75
	5.1.1	Flash memory parameter characteristics in full-speed mode	75
	5.1.2	Flash memory parameter characteristics in wide-voltage mode	. 79



CHAPTER 1 FLASH MEMORY PROGRAMMING

To rewrite the contents of the internal flash memory of the RL78, a dedicated flash memory programmer (hereafter referred to as the "programmer") is usually used.

This Application Note explains how to develop a dedicated programmer.

1.1 Overview

The RL78 incorporates firmware that controls flash memory programming. The programming to the internal flash memory is performed by transmitting/receiving commands between the programmer and the RL78 via serial communication.



Figure 1-1. System Outline of Flash Memory Programming in RL78



1.2 Communication Modes

As serial communications for writing the flash memory, single-wire UART communication or two-wire UART communication can be used. By exchanging the master and slave, an optimum communication can be realized.

1.2.1 Single-wire UART communication



Figure 1-2. Single-wire UART Communication

The TOOL0 pin is used for single-wire UART communication. The communication conditions are shown below.

Item	Description		
Baud rate	Communication is performed at 115,200 bps until the Baud Rate Set command for baud rate setting command processing is transmitted. The transmission rate is changed to the baud rate set by the Baud Rate Set command from the transmission of the Reset command for baud rate command processing. For details of the settable baud rate, refer to 3.2 Baud Rate Set Command .		
Parity bit	None		
Data length	8 bits (LSB first)		
Start bit	1 bit		
Stop bit	2 bits (programmer \rightarrow RL78)/1 bit (RL78 \rightarrow programmer)		

Table 1-1. Single-wire UART Communication Conditions

1.2.2 Two-wire UART communication



Figure 1-3. Two-wire UART Communication

TxD and RxD pins are used for two-wire UART communication. The communication conditions are shown below.

Item	Description		
Baud rate	Communication is performed at 115,200 bps until the Baud Rate Set command for baud rate setting command processing is transmitted. The transmission rate is changed to the baud rate set by the Baud Rate Set command from the transmission of the Reset command for baud rate command processing. For details of the settable baud rate, refer to 3.2 Baud Rate Set Command .		
Parity bit	None		
Data length	8 bits (LSB first)		
Start bit	1 bit		
Stop bit	2 bits (programmer \rightarrow RL78)/1 bit (RL78 \rightarrow programmer)		

Table 1-2. Two-wire UART Communication Conditions



1.3 Command List and Status List

The flash memory incorporated in the RL78 can be rewritten by using the commands listed in Table 1-2. The programmer transmits commands to control these functions to the RL78, and checks the response status sent from the RL78, to manipulate the flash memory.

1.3.1 Command list

The commands used by the programmer and their functions are listed below.

Command Number	Command Name	Function	
00H	Reset	Detects synchronization in communication.	
22H	Block Erase	Erases a specified area in the flash memory.	
40H	Programming	Writes data to a specified area in the flash memory.	
13H	Verify	Compares the contents in a specified area in the flash memory with the data transmitted from the programmer.	
32H	Block Blank Check	Checks the erase status of a specified block in the flash memory.	
9AH	Baud Rate Set	Sets a baud rate and a voltage.	
C0H	Silicon Signature	Reads RL78 information (such as product name and flash memory configuration).	
A0H	Security Set	Sets a security flag, boot block cluster block number, and FSW.	
A1H	Security Get	Reads a security flag, boot block cluster block number, boot area exchange flag, and FSW (flash option).	
A2H	Security Release	Initializes all flash options.	
B0H	Checksum	Reads the checksum value of data in a specified area.	

Table 1-3.	List of Commands Transmitted from Programmer to RL78



1.3.2 Status list

The following table lists the status codes the programmer receives from the RL78.

Status Code	Status	Description	
04H	Command number error	Error returned if a command not supported is received	
05H	Parameter error	Error returned if the value of a parameter to be appended to a command is not appropriate.	
06H	Normal acknowledgment (ACK)	Normal acknowledgment	
07H	Checksum error	Error returned if transmitted data frame has an abnormality	
0FH	Verify error	Error returned if a verify error has occurred upon verifying data transmitted from the programmer	
10H	Protect error	Error returned if an attempt is made to execute processing that is prohibited by the Security Set command	
15H	Negative acknowledgment (NACK)	Negative acknowledgment	
1AH	Erase error	Erase error	
1BH	IVerify error/Blank error	Internal verify error or blank check error	
1CH	Write error	Write error	

Table	1-4.	Status	Code	List
Table		Juanas	ooue	LISL

Reception of a checksum error or NACK is treated as an immediate abnormal end in this manual. When a dedicated programmer is developed, however, the processing may be retried without problem from the wait immediately before transmission of the command that results a checksum error or NACK. In this event, limiting the retry count is recommended for preventing infinite repetition of the retry operation.

Although not listed in the above table, if a time-out error (BUSY time-out or time-out in data frame reception during UART communication) occurs, it is recommended to shutdown the power supply to the RL78 (refer to **1.5** Shutting Down Target Power Supply) and then connect the power supply again.



1.4 Power Application and Setting Flash Memory Programming Mode

To rewrite the contents of the flash memory with the programmer, the RL78 must first be set to the flash memory programming mode (serial programming mode).

If the TOOL0 pin is at the low level on reset release, the RL78 is first set to the pre-mode. After data for setting a communication mode and the Baud Rate Set command have been transmitted, the RL78 is set to an operation mode of the serial programming mode.

The following figure illustrates a timing chart for setting the flash memory programming mode and selecting the communication mode.

Figure 1-4. Setting Flash Memory Programming Mode and Selecting Communication Mode







After reset release, 1-byte data is transmitted at 115,200 bps to set the RL78 to the serial programming mode and determine a communication mode. (Note, however, that this data can be set to 00H in the two-wire UART mode even by low-level control at 78.125 μ s).

The relationship between the 1-byte data and communication interface is shown below.

1-byte Data	Communication Interface
ЗАН	Single-wire UART
00H	Two-wire UART

Table 1-5. 1-byte Data and Communication Interface of RL78



1.4.1 Mode setting flowchart





1.5 Shutting Down Target Power Supply

After each command execution is completed, shut down the power supply to the target after setting the RESET pin to low level, as shown below.

Set other pins to Hi-Z when shutting down the power supply to the target.

Caution Shutting down the power supply and inputting a reset during command processing are prohibited.

Figure 1-5. Timing for Terminating Flash Memory Programming Mode



1.6 Command Execution Flow at Flash Memory Rewriting

Figure 1-6 illustrates the basic flowchart when flash memory rewriting is performed with the programmer. Other than commands shown in Figure 1-6, the Verify command and Checksum command are also supported.





Figure 1-6. Basic Flowchart for Flash Memory Rewrite Processing

Reset input and power shutdown during rewriting is prohibited because security information may be lost.

Remark The example of each command execution is shown in Figure 1-7.









CHAPTER 2 COMMAND/DATA FRAME FORMAT

The programmer uses the command frame to transmit commands to the RL78. The RL78 uses the data frame to transmit write data or verify data to the programmer. A header, footer, data length information, and checksum are appended to each frame to enhance the reliability of the transferred data.

The following shows the format of a command frame and data frame.

Figure 2-1. (Command	Frame	Format
---------------	---------	-------	--------

SOH	LEN	СОМ	Command information (variable length)	SUM	ETX
(1 byte)	(1 byte)	(1 byte)	(Max. 255 bytes)	(1 byte)	(1 byte)

Figure 2-2.	Data Frame Format
-------------	-------------------

STX	LEN	Data (variable length)	SUM	ETX or ETB
(1 byte)	(1 byte)	(Max. 256 bytes)	(1 byte)	(1 byte)

Table 2-1. Description of Symbols in Each Frame

Symbol	Value	Description
SOH	01H	Command frame header
STX	02H	Data frame header
LEN	-	Data length information (00H indicates 256).Command frame:COM + command information lengthData frame:Data field length
СОМ	_	Command number
SUM	_	Checksum data for a frame Obtained by sequentially subtracting all of calculation target data from the initial value (00H) in 1-byte units (borrow is ignored). The calculation targets are as follows. Command frame: LEN + COM + all of command information Data frame: LEN + all of data
ETB	17H	Footer of data frame other than the last frame
ETX	03H	Command frame footer, or footer of last data frame

The following shows examples of calculating the checksum (SUM) for a frame.



[Command frame]

No command information is included in the following example of a Security Get command frame, so LEN and COM are targets of checksum calculation.

SOH	LEN	СОМ	SUM	ETX
01H	01H	A1H	Checksum	03H
	Checksum cale	culation targets		

For this command frame, checksum data is obtained as follows.

00H (initial value) – 01H (LEN) – A1H (COM) = 5EH (Borrow ignored. Lower 8 bits only.)

The Security Get command frame finally transmitted is as follows.

SOH	LEN	СОМ	SUM	ETX
01H	01H	A1H	5EH	03H

[Data frame]

To transmit a data frame as shown below, LEN and D1 to D4 are targets of checksum calculation.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	Checksum	03H

For this data frame, checksum data is obtained as follows.

00H (initial value) - 04H (LEN) - FFH (D1) - 80H (D2) - 40H (D3) - 22H (D4)

= 1BH (Borrow ignored. Lower 8 bits only.)

The data frame finally transmitted is as follows.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	1BH	03H

When a data frame is received, the checksum data is calculated in the same manner, and the obtained value is used to detect a checksum error by judging whether the value is the same as that stored in the SUM field of the receive data. When a data frame as shown below is received, for example, a checksum error is detected.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	1AH	03H

↑ Normally 1BH



2.1 Command Frame Transmission Processing

For details of the flowchart of processing to transmit command frames, read **4.1 Command Frame Transmission Processing Flowchart**.

2.2 Data Frame Transmission Processing

The write data frame (user program), verify data frame (user program), and security data frame (security flag) are transmitted as a data frame.

For details of the flowchart of processing to transmit data frames, read **4.2 Data Frame Transmission Processing Flowchart**.

2.3 Data Frame Reception Processing

The status frame, silicon signature data frame, security data frame, and checksum data frame are received as a data frame.

For details of the flowchart of processing to receive data frames, read **4.3** Data Frame Reception Processing Flowchart.



CHAPTER 3 DESCRIPTION OF COMMAND PROCESSING

3.1 Reset Command

3.1.1 Description

This command follows the Baud Rate Set command and is used to check if synchronization is performed at the baud rate that has been newly set by the Baud Rate Set command.

3.1.2 Command frame and status frame

Figure 3-1 shows the format of a command frame for the Reset command, and Figure 3-2 shows the status frame for the command.

Eleuna 2 1	Depart Command Example	(from Drogrammar to DI 70)
rigure 3-1.	nesel Command Frame	(from Programmer to RL78)

SOH	LEN	СОМ	SUM	ETX
01H	01H	00H (Reset)	Checksum	03H

Figure 3-2. Status Frame for Reset Command (from RL78 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Synchronization detection result

See **4.4 Reset Command** for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.



3.2 Baud Rate Set Command

3.2.1 Description

This command is used to set a baud rate (115,200 bps by default) for UART communication and input information on the data that sets a voltage.

The RL78 determines the operating frequency and programming mode by using voltage setting data and option byte.

3.2.2 Command frame and status frame

Figure 3-3 shows the format of a command frame for the Baud Rate Set command, and Figure 3-4 shows the status frame for the command.

Figure 3-3. Baud Rate Set Command Frame (from Programmer to RL78)

SOH	LEN	COM	Command Information ^{Note}		SUM	ETX
01H	03H	9AH	D01	D02	Checksum	03H

Note For details of the command information setting, refer to **Table 3-1**. If data other than in Table 3-1 is set, a time-out error will occur.

If a time-out error has occurred, execute a hardware reset and re-set the flash memory programming mode.

Remark D01: Baud rate setting data

Example:

D02: Voltage setting data. Data on the voltage supplied to the target when the flash memory is written is rounded off at the first place below decimal point and transmitted as hexadecimal data.

<u>Voltage</u>	D02
$3.69 \text{ V} \rightarrow 36$	\rightarrow 24H
$2.11 \text{ V} \rightarrow 21$	\rightarrow 15H

Table 3-1. Baud Rate Setting Data Format
--

Data	Set Baud Rate (bps)
00H	115,200
01H	250,000
02H	500,000
03H	1,000,000



Figure 3-4. Status Frame for Baud Rate Set Command (from RL78 to Programmer)

STX	LEN		Data		SUM	ETX
02H	03H	ST1	D01	D02	checksum	03H

Remark ST1: Synchronization detection result

D01: Transmitted as hexadecimal data. Wait time and time-out are set based on this frequency. Example: 32 MHz: 20H

20 MHz: 18H 14H

D02: Sets a programming mode. To write in the full-speed mode: 00H To write in the wide-voltage mode: 01H

See **4.5** Baud Rate Set Command for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.



3.3 Block Erase Command

3.3.1 Description

This command is used to erase the content of flash memory of the block with the specified number.

A block can be specified by specifying the first address of arbitrary block in block units.

Erasing cannot be performed, however, if execution of this command is prohibited due to the security setting (see **3.9** Security Set Command).

3.3.2 Command frame and status frame

Figure 3-7 shows the format of a command frame for the Block Erase command, and Figure 3-8 shows the status frame for the command.

Figure 3-7. Block Erase Command Frame (from Programmer to RL78)

SOH	LEN	СОМ	_	ommar formati	-	SUM	ETX
01H	04H	22H (Block Erase)	SAL	SAM	SAH	Checksum	03H

Remark SAH to SAL: Block erase start address (start address of any block)

- SAH: Start address, high (bits 23 to 16)
- SAM: Start address, middle (bits 15 to 8)
- SAL: Start address, low (bits 7 to 0)

Figure 3-8. Status Frame for Block Erase Command (from RL78 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Block erase result

See **4.6 Block Erase Command** for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.



3.4 Programming Command

3.4.1 Description

This command is used to write the user program to the flash memory by transmitting write data after having transmitted the write start address and the write end address. Internal verification is then executed after the last data has been transmitted and writing has been completed.

The write start/end address can be set only in the block start/end address units.

Addresses must not be specified extending from the code flash memory to data flash memory.

If both of the status frames (ST1 and ST2) after the last data transmission indicate ACK, the RL78 firmware automatically executes internal verify. Therefore, the Status command for this internal verify must be transmitted.

3.4.2 Command frame and status frame

Figure 3-9 shows the format of a command frame for the Programming command, and Figure 3-10 shows the status frame for the command.

Elevine 2.0	Dreammine	Command Eron	a (fram Dra	area man to DI 70
Figure 3-9.	Programming	Command Fran	ie (irom Pro	grammer to RL78)

SOH	LEN	COM		Command Information					SUM	ETX
01H	07H	40H (Programming)	SAL	SAM	SAH	EAL	EAM	EAH	Checksum	03H

Remark SAH to SAL: Write start addresses

EAH to EAL: Write end addresses

Figure 3-10. Status Frame for Programming Command (from RL78 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

Remark ST1 (a): Command reception result

3.4.3 Data frame and status frame

Figure 3-11 shows the format of a frame that includes data to be written, and Figure 3-12 shows the status frame for the data.

Figure 3-11. Data Frame to Be Written (from Programmer to RL78)

STX	LEN	Data	SUM	ETX/ETB
02H	00H (= 256)	Write Data	Checksum	03H/17H

Remark Write Data: User program to be written

Figure 3-12.	Status Frame for Data Frame (from RL78 to Programmer)
--------------	---

STX	LEN	Da	ata	SUM	ETX
02H	02H	ST1 (b)	ST2 (b)	Checksum	03H

Remark ST1 (b): Data reception check result ST2 (b): Write result



3.4.4 Completion of transferring all data and status frame

Figure 3-13 shows the status frame after transfer of all data is completed.

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (c)	Checksum	03H

Remark ST1 (c): Internal verify result

See **4.7 Programming Command** for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.



3.5 Verify Command

3.5.1 Description

This command is used to compare the data transmitted from the programmer with the data read from the RL78 (read level) in the specified address range, and check whether they match.

The verify start/end address can be set only in the block start/end address units.

Addresses must not be specified extending from the code flash memory to data flash memory.

3.5.2 Command frame and status frame

Figure 3-14 shows the format of a command frame for the Verify command, and Figure 3-15 shows the status frame for the command.

Figure 3-14.	Verify Command Frame	(from Programmer to RL78)

SC	ЭН	LEN	СОМ	Command Information				SUM	ETX		
01	н	07H	13H (Verify)	SAL	SAM	SAH	EAL	EAM	EAH	Checksum	03H

Remark SAH to SAL: Verify start addresses

EAH to EAL: Verify end addresses

Figure 3-15. Status Frame for Verify Command (from RL78 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

Remark ST1 (a): Command reception result

3.5.3 Data frame and status frame

Figure 3-16 shows the format of a frame that includes data to be verified, and Figure 3-17 shows the status frame for the data.

Figure 3-16. Data Frame of Data to Be Verified (from Programmer to RL78)

STX	LEN	Data	SUM	ETX/ETB
02H	00H (= 256)	Verify Data	Checksum	03H/17H

Remark Verify Data: User program to be verified



Figure 3-17. Status Frame for Data Frame (from RL78 to Programmer)

STX	LEN	Data		SUM	ETX
02H	02H	ST1 (b)	ST2 (b)	Checksum	03H

Remark ST1 (b): Data reception check result ST2 (b): Verify result^{Note}

Note Even if a verify error occurs in the specified address range, ACK is always returned as the verify result. The status of all verify errors are reflected in the verify result for the last data. Therefore, the occurrence of verify errors can be checked only when all the verify processing for the specified address range is completed.

See **4.8** Verify Command for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.



3.6 Block Blank Check Command

3.6.1 Description

This command is used to check if a block in the flash memory, with a specified block number, is blank (erased state).

A block can be specified with the start address of the blank check start block and the last address of the blank check end block. Successive multiple blocks can be specified. However, blocks must not be specified extending from the code flash memory to data flash memory.

To execute the Block Blank Check command alone, set the blank check area specification field (D01) to "00H" regardless of the specified range. Set D01 to "01H" to execute the Block Blank Check command with all the blocks specified and before the flash memory is erased.

3.6.2 Command frame and status frame

Figure 3-18 shows the format of a command frame for the Block Blank Check command, and Figure 3-19 shows the status frame for the command.

SOH	LEN	СОМ		Command Information				SUM	ETX		
01H	08H	32H (Block Blank Check)	SAL	SAM	SAH	EAL	EAM	EAH	D01	Checksum	03H

Figure 3-18. Block Blank Check Command Frame (from Programmer to RL78)

Remark	SAH to SAL:	Block blank check start address (start address of any block)
		SAM: Start address, middle (bits 15 to 8)
		SAL: Start address, low (bits 7 to 0)
		SAH: Start address, high (bits 23 to 16)
	EAH to EAL:	Block blank check end address (last address of any block)
		EAM: End address, middle (bits 15 to 8)
		EAL: End address, low (bits 7 to 0)
		EAH: End address, high (bits 23 to 16)
	D01:	Blank check specification area
		00H: Specified block (When performing a block blank check for a single block)
		01H: Specified block and flash option (When performing a blank check for the
		complete area before erasing the chip)

Figure 3-19. Status Frame for Block Blank Check Command (from RL78 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Block blank check result

See **4.9 Block Blank Check Command** for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.



3.7 Silicon Signature Command

3.7.1 Description

This command is used to read information (silicon signature) of the RL78.

3.7.2 Command frame and status frame

Figure 3-20 shows the format of a command frame for the Silicon Signature command, and Figure 3-21 shows the status frame for the command.

Figure 3-20. Silicon Signature Command Frame (from Programmer to RL78)

SOH	LEN	СОМ	SUM	ETX
01H	01H	C0H (Silicon Signature)	Checksum	03H

Figure 3-21. Status Frame for Silicon Signature Command (from RL78 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

3.7.3 Silicon signature data frame

Figure 3-22 shows the format of a frame that includes silicon signature data.

Figure 3-22. Silicon Signature Data Frame (from RL78 to Programmer)

STX	LEN	Data					SUM	ETX
02H	16H	DEC (3 bytes)	DEV (10 bytes)	CEN (3 bytes)	DEN (3 bytes)	VER (3 bytes)	checksum	03H

Remark DEC: Device code

- DEV: Device name
- CEN: Last address of code flash ROM
 - Example) In the case of 00FFFFH: FFH, FFH, 00H
- DEN: Last address of data flash ROM
 - Example) In the case of 0F1FFFH: FFH, 1FH, 0FH

000000H is transmitted with a model not supporting the data flash memory.

- VER: Firmware version
 - Example) If version is V1.23: 01H, 02H, 03H



Field Name	Content	Length (Byte)	Example of Silicon Signature Data		
			10H		
DEC	Device code	3	00H		
			06H		
			52H = 'R'		
			35H = '5'		
			46H = 'F'		
			31H = '1'		
DEV	Device name	ress 3 1 F 10 35H 46H 31H 30H 20H 4CH 45H 20H 20H 20H 20H 6 7 10 10 10 10 10 10 10 10 10 10	30H = '0'		
DEV	Device name		20H = '0'		
			4CH = 'L'		
			45H = 'E'		
			20H = ' '		
			20H = ' '		
	Code flash ROM last address		FFH		
CEN	(00FFFFh)	3	FFH		
			00H		
	Data flash ROM last address		FFH		
DEN	(001FFFh)	3	1FH		
	()		00H		
	Firmware version		01H		
VER	(V1.23)	3	02H		
	· · · /		03H		

Table 3-2.	Example of Silicon Signature Data (R5F100LE (RL78/G13))
------------	---

See **4.10** Silicon Signature Command for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.



3.8 Checksum Command

3.8.1 Description

This command is used to acquire the checksum data in the specified area.

For the checksum calculation start/end address, specify a fixed address in block units (1 KB) starting from the top of the flash memory.

Addresses must not be specified extending from the code flash memory to data flash memory.

Checksum data is obtained by sequentially subtracting data in the specified address range from the initial value (0000H) in 1-byte units.

3.8.2 Command frame and status frame

Figure 3-26 shows the format of a command frame for the Checksum command, and Figure 3-27 shows the status frame for the command.

SOH	LEN	СОМ	Command Information					SUM	ETX	
01H	07H	B0H (Checksum)	SAL	SAM	SAH	EAL	EAM	EAH	Checksum	03H

Remark SAH to SAL: Checksum calculation start addresses EAH to EAL: Checksum calculation end addresses

Figure 3-27. Status Frame for Checksum Command (from RL78 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

3.8.3 Checksum data frame

Figure 3-28 shows the format of a frame that includes checksum data.

Figure 3-28.	Checksum Data Frame (from RL78 to Programmer)

STX	LEN	Da	ita	SUM	ETX
02H	02H	CK1	CK2	Checksum	03H

Remark CK1: Lower 8 bits of checksum data CK2: Higher 8 bits of checksum data

See **4.11** Checksum Command for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.



3.9 Security Set Command

3.9.1 Description

This command is used to perform security settings (enabling/disabling of write, block erase, and boot block cluster rewriting, and setting of flash shield window and others). By performing these settings with this command, rewriting of the flash memory by an unauthorized party can be restricted. The security settings performed by this command are also valid for the data flash memory.

Caution Even after the security setting, additional setting of changing from enable to disable can be performed; however, changing from disable to enable is not possible. If an attempt is made to perform such a setting, a protect error (10H) will occur. If such setting is required, the Security Release command must first be executed.

If block erase or boot block cluster rewriting has been disabled, however, the Security Release command cannot be executed. Re-confirmation of security setting execution is therefore recommended before disabling block erase or boot block cluster rewriting, due to this programmer specification.

3.9.2 Command frame and status frame

Figure 3-29 shows the format of a command frame for the Security Set command, and Figure 3-30 shows the status frame for the command.

Figure 3-29.	Security Set Command Frame (from Programmer to RL78)
--------------	--

SOH	LEN	СОМ	SUM	ETX
01H	01H	A0H (Security Set)	Checksum	03H

Figure 3-30. Status Frame for Security Set Command (from RL78 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

Remark ST1 (a): Command reception result



3.9.3 Data frame and status frame

Figure 3-31 shows the format of a security data frame, and Figure 3-32 shows the status frame for the data.

STX	LEN		Data						SUM	ETX
02H	08H	FLG	BOT	SSL	SSH	SEL	SEH	RES (2 bytes)	Checksum	03H

Figure 3-31. Security Data Frame (from Programmer to RL78)

Remarks 1. FLG: Security flag

BOT: Boot block cluster block number

- SSL: Flash shield window start block number (Lower)
- SSH: Flash shield window start block number (Higher)
- SEL: Flash shield window end block number (Lower)
- SEH: Flash shield window end block number (Higher)

RES: Invalid data

2. If the flash shield window is not to be set, set SSL/SSH to 0000H and SEL/SEH to the target device end block number.

Figure 3-32. Status Frame for Security Data Writing (from RL78 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (b)	Checksum	03H

Remark ST1 (b): Security data write result

The following table shows the contents in the security flag field.

Item	Contents
Bit 7	Fixed to "1"
Bit 6	Fixed to "1"
Bit 5	Fixed to "1"
Bit 4	Programming disable flag (1: Enables programming, 0: Disable programming)
Bit 3	Fixed to "1"
Bit 2	Block erase disable flag (1: Enables block erase, 0: Disable block erase)
Bit 1	Boot block cluster rewrite disable flag (1: Enables boot block cluster rewrite, 0: Disable boot block cluster rewrite)
Bit 0	Fixed to "1"

Table 3-3. Contents of Security Flag Field

The following table shows the relationship between the security flag field settings and the enable/disable status of each operation.

Command	Command Operation A	Command Operation After Security Setting						
	: Execution possible, >	<: Execution impossible						
	riangle: Writing and erase in	n boot block cluster are i	mpossible	sible				
	Writing and block e	rase in boot block cluste	r are impossible					
	Block	Erase	Program	nming	Security Release			
Target Area								
Security Setting Item	Code flash memory	Data flash memory	Code flash memory	Data flash memory	_			
Disable programming	\checkmark	\checkmark	×	×	\checkmark			
Disable block erase	×	×	\checkmark	\checkmark	×			
Boot block cluster rewrite disable flag	Δ	V	Δ	V	×			

For the relationship between the security function and command, and for security in the self-programming mode, refer to the User's Manual of each product.

See **4.12** Security Set Command for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.



3.10 Security Get Command

3.10.1 Description

This command is used to acquire security information set to the RL78 (such as writing, block erasure, enabling/disabling rewriting of boot block cluster, and setting of flash shield window).

3.10.2 Command frame and status frame

Figure 3-33 shows the format of a command frame for the Security Get command, and Figure 3-34 shows the status frame for the command.

Figure 3-33. Security Get Command Frame (from Programmer to RL78)

ſ	SOH	LEN	СОМ	SUM	ETX
	01H	01H	A1H (Security Set)	Checksum	03H

Figure 3-34.	Status Frame for Securit	Get Command	(from RL78 to Programmer)
--------------	--------------------------	-------------	---------------------------

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result



3.10.3 Data frame and security flag

Figure 3-35 shows the format of a security data frame.

Figure 3-35. Security Data Frame (from RL78 to Programmer)
--

STX	LEN				Da	ata			SUM	ETX
02H	08H	FLG	BOT	SSL	SSH	SEL	SEH	RES (2 bytes)	Checksum	03H

Remark FLG: Security flag

BOT: Boot block cluster block number

SSL: Flash shield window start block number (Lower)

SSH: Flash shield window start block number (Higher)

- SEL: Flash shield window end block number (Lower)
- SEH: Flash shield window end block number (Higher)

RES: Invalid data

The following table shows the contents in the security flag field.

Item	Contents
Bit 7	Fixed to "1"
Bit 6	Fixed to "1"
Bit 5	Fixed to "1"
Bit 4	Programming disable flag (1: Enables programming, 0: Disable programming)
Bit 3	Fixed to "1"
Bit 2	Block erase disable flag (1: Enables block erase, 0: Disable block erase)
Bit 1	Boot block cluster rewrite disable flag (1: Enables boot block cluster rewrite, 0: Disable boot block cluster rewrite)
Bit 0	Boot area exchange flag ("1": Provided, "0": None)

Table 3-5. Contents of Security Flag Field

See **4.13** Security Get Command for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.



3.11 Security Release Command

3.11.1 Description

This command is used to initialize the security information set to the RL78 (such as writing, block erasure, enabling/disabling rewriting of boot block cluster, and setting of flash shield window).

The Security Release command can be executed only when all the following conditions are satisfied.

- "Block erase" and "Boot block cluster rewrite" are not prohibited. If these are prohibited, a Protect error occurs.
- The code flash memory and data flash memory^{Note} are blank. If they are not blank, a Blank error occurs.

Note Only with a model with data flash memory

3.11.2 Command frame and status frame

Figure 3-36 shows the format of a command frame for the Security Release command, and Figure 3-37 shows the status frame for the command.

SOH	LEN	СОМ	SUM	ETX
01H	01H	A2H (Security Release)	Checksum	03H

Figure 3-36. Security Release Command Frame (from Programmer to RL78)

Figure 3-37. Status Frame for Security Release Command (from RL78 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

See **4.14** Security Release Command for details on the flowchart of the processing sequence between the programmer and the RL78, and the flowchart of command processing.


CHAPTER 4 UART COMMUNICATION MODE

4.1 Command Frame Transmission Processing Flowchart





4.2 Data Frame Transmission Processing Flowchart





4.3 Data Frame Reception Processing Flowchart





4.4 Reset Command

4.4.1 Processing sequence chart

Reset command processing sequence





4.4.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command processing starts (wait time tsne).
- <2> The Reset command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tcs1).

<4> The status code is checked.

When ST1 = ACK: Normal completion [A]

When ST1 \neq ACK: Abnormal termination [B]

4.4.3 Status at processing completion

Status at P	Status at Processing Completion		Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and synchronization between the programmer and the RL78 has been established.
Abnormal termination	Checksum error	07H	The checksum of the transmitted command frame does not match.
[B]	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	The status frame was not received within the specified time.



4.4.4 Flowchart





4.5 Baud Rate Set Command

4.5.1 Processing sequence chart







4.5.2 Description of processing sequence

- <1> Waits from the mode setting until the next command transmission (wait time tmb).
- <2> The Baud Rate Set command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tcs6).

<4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> Re-calculates timing parameters based on the operating frequency and programming mode of the target which have been received.
- <6> Switches the baud rate for UART communication to the value set by the Baud Rate Set command.
- <7> Waits from the command transmission until the Reset command transmission (wait time tsN6).
- <8> The Reset command is transmitted by command frame transmission processing.
- <9> A time-out check is performed from command transmission until status frame reception.
- If a time-out occurs, a time-out error [C] is returned (time-out time tcs1).
- <10> The status code is checked.

When ST1 = ACK: Normal completion [A]

When ST1 \neq ACK: Abnormal termination [B]

4.5.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the synchronization of the UART communication speed has been established between the programmer and the RL78.
Abnormal termination	Checksum error	07H	The checksum of the transmitted command frame does not match.
[B]	Command number error	04H	Command other than Baud Rate Set command has been received.
	Parameter error	05H	Command information (D01) is illegal. Or, command information (D02) indicates less than 1.8 V.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out erro	or [C] ^{Note}	_	Data frame reception was timed out.

Note If the Baud Rate Set command has not been completed normally, execute a hardware reset and re-set to the flash memory programming mode.



4.5.4 Flowchart





4.6 Block Erase Command

4.6.1 Processing sequence chart

Block Erase command processing sequence





4.6.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tsNx/tDNx).
- <2> The Block Erase command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tcs3).

<4> The status code is checked.

When ST1 = ACK: Normal completion [A] if the specified block has been erased.

Returns to <1> if the specified block has not been erased.

When ST1 \neq ACK: Abnormal termination [B]

4.6.3 Status at processing completion

Status at P	Status at Processing Completion		Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and block erase was performed normally.
Abnormal termination	Parameter error	05H	The specified start address is not the first address of the block.
[B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Block erase is prohibited in the security setting. A boot block is included in the specified range and boot block rewrite is prohibited.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Erase error	1AH	An erase error has occurred.
Time-out error [C]		_	The status frame was not received within the specified time.



4.6.4 Flowchart





4.7 Programming Command

4.7.1 Processing sequence chart



Programming command processing sequence



4.7.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tsw/tbNx).
- <2> The Programming command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tcs5).

<4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tsD5).
- <6> User data is transmitted by data frame transmission processing.
- <7> A time-out check is performed from user data transmission until data frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time tbss).
- <8> The status code (ST1/ST2) is checked (also refer to the processing sequence chart and flowchart).

When ST1 \neq ACK: Abnormal termination [B]

When ST1 = ACK: The following processing is performed according to the ST2 value.

• When ST2 = ACK: Proceeds to <9> when transmission of all data frames is completed.

If there still remain data frames to be transmitted, the processing re-executes the sequence from <5>.

- When ST2 ≠ ACK: Abnormal termination [D]
- <9> A time-out check is performed until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tsss).

<10> The status code is checked.

When ST1 = ACK: Normal completion [A] When ST1 \neq ACK: Abnormal termination [E]



4.7.3 Status at processing completion

Status at Pr	ocessing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the user data was written normally.
Abnormal termination [B]	Parameter error	05H	The start/end address is out of the flash memory range, the specified start/end address is not the first/end address of the block, or the write start address is larger than the end address. Or, the address range specified by the start/end address extends from the code flash memory to the data flash memory.
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Protect error	10H	Write is prohibited in the security setting. A boot block is included in the specified range and boot block rewrite is prohibited.
	Negative acknowledgment (NACK)	15H	Command frame data or data frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	The status frame was not received within the specified time.
Abnormal	IVerify error	1BH	A write error has occurred.
termination [D], [E]	Write error	1CH	



4.7.4 Flowchart





4.8 Verify Command

4.8.1 Processing sequence char



Verify command processing sequence



4.8.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tsnx/tDnx).
- <2> The Verify command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tcs2).

<4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tsp2).
- <6> User data for verifying is transmitted by data frame transmission processing.
- <7> A time-out check is performed from user data transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time tbs2).
- <8> The status code (ST1/ST2) is checked (also refer to the processing sequence chart and flowchart).

When ST1 \neq ACK: Abnormal termination [B]

When ST1 = ACK: The following processing is performed according to the ST2 value.

- When ST2 = ACK: If transmission of all data frames is completed, the processing ends normally [A]. If there still remain data frames to be transmitted, the processing re-executes the sequence from <5>.
- When ST2 ≠ ACK: Abnormal termination [D]

4.8.3 Status at processing completion

Status at Pr	ocessing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the verify was completed normally.
Abnormal termination [B]	Parameter error	05H	The start/end address is out of the flash memory range, the start/end address is not the start/end address of the block, or the verify start address is larger than the end address. Or, the address range specified by the start/end address extends from the code flash memory to the data flash memory.
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data or data frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	The status frame was not received within the specified time.
Abnormal termination [D]	Verify error	0FH (ST2)	A verify error has occurred.



4.8.4 Flowchart





4.9 Block Blank Check Command

4.9.1 Processing sequence chart

Block Blank Check command processing sequence





4.9.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tsNx/tDNx).
- <2> The Block Blank Check command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tcs4).

<4> The status code is checked.

When ST1 = ACK: Normal completion [A] When ST1 \neq ACK: Abnormal termination [B]

4.9.3 Status at processing completion

Status at Pro	ocessing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and block blank check was executed normally.
Abnormal termination [B]	Parameter error	05H	The end address is out of the flash memory range, or the start/end address is not the start/end address of the block. The start address is larger than the end address or the value of parameter D01 is other than 00H or 01H. Or, the address range specified by the start/end address extends from the code flash memory to the data flash memory.
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Blank error	1BH	The flash memory of the specified block is not blank.
Time-out erro	Time-out error [C]		The status frame was not received within the specified time.



4.9.4 Flowchart





4.10 Silicon Signature Command

4.10.1 Processing sequence chart

Silicon Signature command processing sequence



4.10.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tsw/tbNx).
- <2> The Silicon Signature command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tcs11).

<4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> A time-out check is performed until data frame (silicon signature data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time tsp11).
- <6> The received data frame (silicon signature data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

4.10.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]		-	The command was executed normally and silicon signature was acquired normally.
Abnormal termination	Checksum error	07H	The checksum of the transmitted command frame does not match.
[B]	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	The status frame or data frame was not received within the specified time.
Data frame error [D]		-	The checksum of the data frame received as silicon signature data does not match.



4.10.4 Flowchart





4.11 Checksum Command

4.11.1 Processing sequence chart

Checksum command processing sequence





4.11.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tsNx/tDNx).
- <2> The Checksum command is transmitted by command frame transmission processing.
- $\mbox{<3>} \ \ \mbox{A time-out check is performed from command transmission until status frame reception.}$

If a time-out occurs, a time-out error [C] is returned (time-out time tcs10).

<4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> A time-out check is performed until data frame (checksum data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time tsp10).
- <6> The received data frame (checksum data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

4.11.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]		_	The command was executed normally and checksum data was acquired normally.
Abnormal termination [B]	Parameter error	05H	The start/end address is out of the flash memory range. The specified start/end address is not the start/end address of the block. The start address is larger than the end address. Or, the address range specified by the start/end address extends from the code flash memory to the data flash memory.
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	The status frame or data frame was not received within the specified time.
Data frame error [D]		-	The checksum of the data frame received as checksum data does not match.



4.11.4 Flowchart





4.12 Security Set Command

4.12.1 Processing sequence chart



Security Set command processing sequence



4.12.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tsNx/tDNx).
- <2> The Security Set command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tcs7).

<4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tsp7).
- <6> The data frame (security setting data) is transmitted by data frame transmission processing.
- <7> A time-out check is performed until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tDS7).

<8> The status code is checked.

When ST1 = ACK: Normal completion [A] When ST1 \neq ACK: Abnormal termination [D]

4.12.3 Status at processing completion

Status at Pro	cessing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and security setting data was set normally.
Abnormal termination [B]	Parameter error	05H	Parameter BOT does not match the specifications of the RL78. The FSW setting block number is not set so that the start block number is larger than the end block number. Or, the FSW end block number is larger than the last block number of the code flash memory.
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Protect error	10H	An already prohibited flag is to be enabled.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	The status frame or data frame was not received within the specified time.
Abnormal	Erase error	1AH	Writing security data has failed.
termination	IVerify error	1BH	
[D]	Write error	1CH	



4.12.4 Flowchart





4.13 Security Get Command

4.13.1 Processing sequence chart

Security Get command processing sequence





4.13.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tsw/tbNx).
- <2> The Security Get command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time tcss).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> A time-out check is performed until data frame (security data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time tsD8).
- <6> The received data frame (version data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

4.13.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]		_	The command was executed normally and security setting data was set normally.
Abnormal termination	Checksum error	07H	The checksum of the transmitted command frame does not match.
[B]	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Normal ackn	owledgment (ACK)	06H	The command was transmitted normally.
Time-out error [C]		-	The status frame or data frame was not received within the specified time.
Data frame e	Data frame error [D]		The checksum of the data frame received as security data does not match.



4.13.4 Flowchart





4.14 Security Release Command

4.14.1 Processing sequence chart



The Security Release command can be executed only when all the code flash area and data flash area are blank. Therefore, the block erase processing indicated by the dotted line above must be executed in advance.



4.14.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tsNx/tDNx).
- <2> The Block Erase command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time tcs3).
- <4> The status code is checked.

When ST1 = ACK: Proceed to <5> if all the blocks have been erased.

Return to <1> if the specified block has not been erased. When ST1 \neq ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next command transmission (wait time tsN3).
- <6> The Security Release command is transmitted by command frame transmission processing.
- <7> A time-out check is performed from command transmission until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time tcs9).

<8> The status code is checked.

When ST1 = ACK: Normal completion [A]

Execute the following processing.

To execute Security Release command alone:

Output the low level to the Reset pin and terminate.

To execute a command immediately after Security Release command: Execute mode re-setting processing.

When ST1 \neq ACK: Abnormal termination [B]

4.14.3 Status at processing completion

The following table shows the status codes that may be output after the Security Release command has been executed.

Status at P	Status at Processing Completion		Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the security setting was initialized normally.
Abnormal termination	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
[B]	Protect error	10H	Block erase or boot block rewrite is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Blank error	1BH	The code flash memory and/or data flash memory is not blank.
	Erase error/ IVerify error/ Write error	1AH/1BH/1CH	The security setting could not be initialized normally.
Time-out error [C]		-	The status frame was not received within the specified time.


4.14.4 Flowchart



The Security Release command can be executed only when all the code flash area and data flash area are blank. Therefore, the block erase processing indicated by the dotted line above must be executed in advance.







CHAPTER 5 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS

This chapter describes the characteristics of parameter transmitted between the programmer and the devices (RL78) in the flash memory programming mode. Refer to the user's manual of the devices (RL78) for electrical specifications when designing a programmer.

5.1 Flash Memory Parameter Characteristics of RL78

5.1.1 Flash memory parameter characteristics in full-speed mode

(1) Flash memory programming mode setting time

Parameter	Symbol	MIN.	TYP.	MAX.
TOOL0↓ to RESET↑	tтв	ts∪		
RESET↑ to TOOL0↑	tят	723 <i>µ</i> s+t _{HD} ^{Note 2}		
TOOL0↑ to Receive mode info	tтм	16 <i>µ</i> s ^{Note 2}		
Receive mode info to Receive Baud Rate Set Command	tмв	62 µs ^{Note 2}		
RESET↑ to Receive Baud Rate Set Command	tяв	100 ms ^{Note 1}		100ms ^{Note1}

Notes 1. The location indicated differs depending on the setting of the option byte.

Option byte (0000C3H.bit6) = 0: RESET to Baud Rate Set Command reception: within 100 ms = 1: TOOL0[↑] to Baud Rate Set command reception: within 100 ms

To permit both of the option byte settings, complete the reception of the Baud Rate Set command within 100 ms from $\overline{\text{RESET}}$ (refer to the User's Manual of each device (tsuinit)).

2. The flash memory programmer needs the specified wait time before transmission.



(2) Programming characteristic

Wait	Condition		Symbol	MIN.	MAX.		
Between data transmissions	Data	16 MHz≤fcLκ≤32 MHz	t DR	0 μs ^{Note 3}			
	reception ^{Note 5}	0.75 MHz≤fc∟к<16 MHz		136/fclk - 8 <i>μ</i> s ^{Note 3}			
	Data transmiss	ion ^{Note 5}	tот	6/fclk ^{Note 2}	10/fclk ^{Notes 1}		
From status frame transmission until data frame transmission	Check Sum command		tsd10	48/fclк+ 15564/fclк ×BLK ^{Notes 2, 4}	72/fclк+ 30720/fclк ×BLK ^{Notes 1, 4}		
From status frame transmission until data frame reception (1)	Programming command		tsd5	41/fcLK ^{Note 3}			
From status frame transmission until data frame reception (2)	Verify command		tsd2	41/fclк ^{Note 3}			
From status frame transmission until data frame reception (3)	Security Set command		Security Set command		tsd7	32/fclk ^{Note 3}	
From status frame transmission until data frame reception (4)	Security Get command		tsd8	139/fclk ^{Note 2}	212/fclk ^{Note 1}		
From status frame transmission until data frame reception (5)	Signature command		t _{SD11}	340/fclk ^{Note 2}	512/fclk ^{Note 1}		
From status frame transmission until	Reset command		tsn1	51/fclk ^{Note 3}			
next command frame reception	Verify command		tsn2	54/fclk ^{Note 3}			
	Block Erase command		tsn3	51/fclk ^{Note 3}			
	Block Blank Check command		tsN4	51/fclk ^{Note 3}			
	Programming command		tsN5	51/fclk ^{Note 3}			
	Baud Rate Set command		tsn6	67 μS ^{Note 3}			
	Security Set command		tsn7	51/fclk ^{Note 3}			
	Security Release command		tsN9	51/fclk ^{Note 3}			
From data frame transmission until Security Get command		ommand	t _{DN8}	44/fclk ^{Note 3}			
next command frame reception	Checksum command		tdn10	44/fclk ^{Note 3}			
	Signature command		t _{DN11}	44/fclk ^{Note 3}			

Notes 1. This is as a guide of the time-out time.

- 2. The Flash memory programmer must be ready for receiving communication data within the specified time.
- 3. The Flash memory programmer needs the specified time before transmission.
- The detail of the symbol is as follows.
 BLK: Number of blocks (in 1024-byte units)
- 5. The device operates at either 0.75 MHz or 1 MHz since reset release until reception of the Baud Rate Set command. Calculate the time on the assumption that fclk = 0.75 MHz so that communication can be executed during this period.



(3) Command characteristics

Command	Symbol	Condition	MIN.	MAX.
Reset	tcs1	-	58/fclk ^{Note 2}	255/fclk ^{Note 1}
Verify	tcs2	Code flash	58/fclk ^{Note 2}	335/fclк ^{Note 1}
		Data flash	58/fclk ^{Note 2}	351/fclk ^{Note 1}
	tDS2	Code flash	64/fclk ^{Note 2}	11981/fclк ^{Note 1}
		Data flash	64/fclk ^{Note 2}	11980/fclk ^{Note 1}
Block Erase	tcs3	Code flash	58/fclk ^{Note 2}	67731/fclк+255098 <i>µ</i> s ^{Note 1}
		Data flash	58/fclk ^{Note 2}	281423/fclк+264790 <i>µ</i> s ^{Note 1}
Block Blank Check	tcs4	Code flash	58/fclk ^{Note 2}	3805/fclk+91 μs+ (1457/fclk+80 μs)×BLK+ (203/fclk+18 μs)×N ^{Notes 1,3}
		Data flash	58/fclk ^{Note 2}	2503/fclk+86 μs+ (5827/fclk+318 μs)×BLK ^{Notes 1, 3}
Programming	tcs5	Code flash	58/fclk ^{Note 2}	1432/fcLK ^{Note 1}
		Data flash	58/fclk ^{Note 2}	346/fclk ^{Note 1}
	t _{DS5}	Code flash	64/fclk ^{Note 2}	113502/fclk+71753 μs ^{Note 1}
		Data flash	64/fclk ^{Note 2}	309870/fclк+219761 µs ^{Note 1}
	tss5	Code flash	1294/fclk+37 <i>µ</i> s ^{Note 2}	1732/fclk+36 μs+ (7096/fclk+892 μs)×BLK+ (182/fclk+17 μs)×N ^{Notes 1,3}
		Data flash	282/fclk+22 1/8 ^{Note 2}	397/fclk+30 μs+ (28382/fclk+3568 μs)×BLK ^{Notes 1, 3}
Baud Rate Set	tcs6	-	58 μ S ^{Note 2}	4735 μs ^{Note 1}
Security Set	tcs7	-	58/fclk ^{Note 2}	168/fclk ^{Note 1}
	t _{DS7}	-	60/fclk ^{Note 2}	277095/fclk+1027564 μs ^{Note 1}
Security Get	tcs8	-	58/fclk ^{Note 2}	154/fclk ^{Note 1}
Security Release	tcs9	Model with data flash	58/fclk ^{Note 2}	146110/fclk+511868 μs+ (1457/fclk+80 μs)×CBLK+ (5827/fclk+318 μs)×DBLK+ (203/fclk+18 μs)×N ^{Notes 1, 4}
		Model without data flash	58/fclk ^{Note 2}	145783/fclk+511837 μs+ (1457/fclk+80 μs)×CBLK+ (203/fclk+18 μs)×N ^{Notes 1, 4}
Checksum	tcs10	Code flash	58/fclk ^{Note 2}	203/fclk ^{Note 1}
		Data flash	58/fclk ^{Note 2}	219/fclk ^{Note 1}
Signature Get	tcs11	-	58/fclk ^{Note 2}	111/fclk ^{Note 1}

Notes 1. This is as a guide of the time-out time.

- 2. The Flash memory programmer must be ready for receiving communication data within the specified time.
- 3. The details of the symbols are as follows.
 - BLK: Number of blocks (in 1024-byte units)

N: Number of times Flash memory is to be accessed Expression (Result of division in parentheses is rounded off at decimal point): (End address/40000H) – (Start address/40000H) + 1 [Example] Start address = 00000H & End address = $3FFFFH \rightarrow N = 1$ Start address = 3FC00H & End address = $403FFH \rightarrow N = 2$



4. The details of the symbols are as follows.

CBLK: Total number of blocks of CodeFlash

[Example] Code Flash size = 64 KB \rightarrow CBLK = 64

- DBLK: Total number of blocks of DataFlash [Example] Data Flash size = 4 KB \rightarrow DBLK = 4
- N: Number of times Flash memory is to be accessed Expression (Rounded off at decimal point): CBLK/256 [Example] CBLK = $256 \rightarrow N = 1$ CBLKK = $384 \rightarrow N = 2$



5.1.2 Flash memory parameter characteristics in wide-voltage mode

(1) Flash memory programming mode setting time

Parameter	Symbol	MIN.	TYP.	MAX.
TOOL0↓ to RESET↑	tтя	ts∪		
RESET↑ to TOOL0↑	tят	723 <i>µ</i> s+thd ^{Note 2}		
TOOL0↑ to Receive mode info	tтм	16 <i>µ</i> s ^{Note 2}		
Receive mode info to Receive Baud Rate Set Command	tмв	62 <i>µ</i> s ^{Note 2}		
RESET↑ to Receive Baud Rate Set Command	tяв	100 ms ^{Note 1}		100msNote1

Notes 1. The location indicated differs depending on the setting of the option byte.

Option byte (0000C3H.bit6) = 0: RESET↑ to Baud Rate Set Command reception: within 100 ms = 1: TOOL0↑ to Baud Rate Set command reception: within 100 ms

To permit both of the option byte settings, complete the reception of the Baud Rate Set command within 100 ms from $\overline{\text{RESET}}$ (refer to the User's Manual of each device (tsuinit)).

2. The flash memory programmer needs the specified wait time before transmission.



(2) Programming characteristic

Wait	Condition		Symbol	MIN.	MAX.		
Between data transmissions	Data	16 MHz≤fc∟κ≤32 MHz	t DR	0 μs ^{Note 3}			
	reception ^{Note 5}	0.75 MHz≤fc∟к<16 MHz		136/fclк – 8 <i>μ</i> s ^{Note 3}			
	Data transmiss	ion ^{Note 5}	tот	6/fclk ^{Note 1}	10/fclk ^{Note 2}		
From status frame transmission until data frame transmission	Check Sum command		tsd10	48/fclk+ 15564/fclkx BLK ^{Notes 2, 4}	72/f _{CLK} + 30720/f _{CLK} × BLK ^{Notes 1, 4}		
From status frame transmission until data frame reception (1)	Programming command		tsd5	41/fclk ^{Note 3}			
From status frame transmission until data frame reception (2)	Verify command		tsd2	41/fc∟k ^{Note 3}			
From status frame transmission until data frame reception (3)	Security Set command		Security Set command		tsd7	32/fclk ^{Note 3}	
From status frame transmission until data frame reception (4)	Security Get command		tsd8	139/fclк ^{Note 2}	212/fclk ^{Note 1}		
From status frame transmission until data frame reception (5)	Signature command		tsD11	340/fclк ^{Note 2}	512/fclk ^{Note 1}		
From status frame transmission until	Reset command		t _{SN1}	51/fclк ^{Note 3}			
next command frame reception	Verify command		tsn2	54/fclk ^{Note 3}			
	Block Erase command		tsмз	51/fclk ^{Note 3}			
	Block Blank Check command		tsN4	51/fclk ^{Note 3}			
	Programming command		tsn5	51/fclk ^{Note 3}			
	Baud Rate Set command		tsn6	67 μs ^{Note 3}			
	Security Set command		tsn7	51/fclк ^{Note 3}			
	Security Release command		tsn9	51/fclк ^{Note 3}			
From data frame transmission until	Security Get command		t _{DN8}	44/fclk ^{Note 3}			
next command frame reception	Checksum command		tdn10	44/fclk ^{Note 3}			
	Signature command		t _{DN11}	44/fclk ^{Note 3}			

Notes 1. This is as a guide of the time-out time.

- 2. The Flash memory programmer must be ready for receiving communication data within the specified time.
- 3. The Flash memory programmer needs the specified time before transmission.
- The detail of the symbol is as follows.
 BLK: Number of blocks (in 1024-byte units)
- 5. The device operates at either 0.75 MHz or 1 MHz since reset release until reception of the Baud Rate Set command. Calculate the time on the assumption that fclk = 0.75 MHz so that communication can be executed during this period.



(3) Command characteristics

Command	Symbol	Condition	MIN.	MAX.
Reset	tcs1	_	58/fclk ^{Note 2}	255/fclk ^{Note 1}
Verify	tcs2	Code flash	58/fclk ^{Note 2}	335/fclk ^{Note 1}
		Data flash	58/fclk ^{Note 2}	351/fclk ^{Note 1}
	tDS2	Code flash	64/fclk ^{Note 2}	11981/fclк ^{Note 1}
		Data flash	64/fclk ^{Note 2}	11980/fclk ^{Note 1}
Block Erase	tcs3	Code flash	58/fclk	59455/fclk+265331 μs ^{Note 1}
		Data flash	58/fclk ^{Note 2}	248862/fclk+299307 µs ^{Note 1}
Block Blank Check	tcs4	Code flash	58/fclk ^{Note 2}	3799/fclk+134 μs+ (1259/fclk+278 μs)×BLK+ (199/fclk+57 μs)×N ^{Notes 1, 3}
		Data flash	58/f _{CLK} ^{Note 2}	2494/fclk+168 μS+ (5035/fclk+1110 μS)×BLK ^{Notes 1, 3}
Programming	tcs5	Code flash	58/fclk ^{Note 2}	1432/fcLK ^{Note 1}
		Data flash	58/fclk ^{Note 2}	346/fclk ^{Note 1}
	t _{DS5}	Code flash	64/fclk ^{Note 2}	107803/fclк+138891 <i>µ</i> s ^{Note 1}
		Data flash	64/fclk ^{Note 2}	287076/fclк+488315 <i>µ</i> s ^{Note 1}
	tss5	Code flash	1287/fclk+72 μs ^{Note 2}	1732/fclk+36 μs+ (4351/fclk+7324 μs)×BLK+ (184/fclk+44 μs)×N ^{Notes 1,3}
		Data flash	276/fclk+57 <i>μ</i> 8 ^{Note 2}	398/fclk+58 μS+ (17403/fclk+29293 μS)×BLK ^{Notes 1,3}
Baud Rate Set	tcs6	_	58 μ/S ^{Note 2}	4735 μs ^{Note 1}
Security Set	tcs7	-	58/fclk ^{Note 2}	168/fclk ^{Note 1}
	t _{DS7}	-	60/fclk ^{Note 2}	242909/fclk+1075967 μs ^{Note 1}
Security Get	tcs8	-	58/fclk	154/fclk ^{Note 1}
Security Release	tcs9	Model with data flash	58/f _{CLK} ^{Note 2}	128408/fclk+534723 μs+ (1259/fclk+278 μs)×CBLK+ (5035/fclk+1110 μs)×DBLK+ (199/fclk+57 μs)×N ^{Notes 1,4}
		Model without data flash	58/f _{CLK} ^{Note 2}	128084/fclk+534653 μs+ (1259/fclk+278 μs)×CBLK+ (199/fclk+57 μs)×N ^{Notes 1, 4}
Checksum	tcs10	Code flash	58/fclk ^{Note 2}	203/fclk ^{Note 1}
		Data flash	58/fclk ^{Note 2}	219/fclk ^{Note 1}
Signature Get	tcs11	-	58/fclk ^{Note 2}	111/fclk ^{Note 1}

Notes 1. This is as a guide of the time-out time.

- 2. The Flash memory programmer must be ready for receiving communication data within the specified time.
- 3. The details of the symbols are as follows.
 - BLK: Number of blocks (in 1024-byte units)

N: Number of times Flash memory is to be accessed Expression (Result of division in parentheses is rounded off at decimal point): (End address/40000H) – (Start address/40000H) + 1 [Example] Start address = 00000H & End address = $3FFFFH \rightarrow N = 1$ Start address = 3FC00H & End address = $403FFH \rightarrow N = 2$



4. The details of the symbols are as follows.

CBLK: Total number of blocks of CodeFlash

[Example] Code Flash size = 64 KB \rightarrow CBLK = 64

- DBLK: Total number of blocks of DataFlash [Example] Data Flash size = 4 KB \rightarrow DBLK = 4
- N: Number of times Flash memory is to be accessed Expression (Rounded off at decimal point): CBLK/256 [Example] CBLK = $256 \rightarrow N = 1$ CBLKK = $384 \rightarrow N = 2$



5.2 UART Communication Mode

In the figure below, TOOL0 is illustrated as two separate lines for the sake of description, but it is actually a single line. The VDD level of TOOL0 can be achieved by using a pull-up resistor (the pin is Hi-Z).

(a) Data frame





(b) Programming mode setting





(c) Reset command/Block Erase command/Block Blank Check command/Baud Rate Set command/Security Release command



(d) Verify command/Security Set command





(e) Programming command



(f) Security Get command/Check Sum command/Signature command





Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/inquiry



Revision Record

Rev.	Date	Description		
		Page	Summary	
1.00	Nov. 7, 2011	_	First edition issued	

All trademarks and registered trademarks are the property of their respective owners.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- *Specific*: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +486-12-4877-71818, Fax: +486-21-6877-71819, Fax: +486-21-6877-71818, Fax: +486-21-6876-71884 Renesas Electronics Taiwan Co., Ltd. 11 Faybourf: Faybourd, Fax: +480-21-685-6776 Renesas Electronics Korea Co., Ltd. 11F, Samik Lavied' on Billog, 720-2 Veoksam-Dong, Kangnam-Ku, Seoul 135-080, Ko