

## **RX Family, H8S Family**

H8S to RX Migration Guide: Serial Communications Interface

R01AN4046EJ0100 Rev.1.00 Nov 13, 2017

## Summary

This application note explains how to migrate from the SCI clocked synchronous mode on the H8S Family to the SCI clock synchronous mode on the RX Family, and from the SCI asynchronous mode on the H8S Family to the SCI asynchronous mode on the RX Family.

## **Target Devices**

- RX Family
- H8S Family

An example of migrating from the H8S Family to the RX Family is presented, with the RX Family represented by the RX231 Group and the H8S Family represented by the H8S/2378 Group. When using this application note with other microcontrollers, appropriate changes should be made to match the specifications of the microcontroller used and thorough evaluation should be performed.

## **Devices on Which Operation Has Been Confirmed**

- RX Family: RX231
- H8S Family: H8S/2378

#### Table Differences in Terminology between RX Family and H8S Family

Item	RX Family	H8S Family
Channel names	SCIn	Channel n
Peripheral function operating clocks	Peripheral module clocks (PCLKA, PCLKB, PCLKC, and PCLKD)	ф



## Contents

1. Points of Difference between Serial Communications Interfaces
1.1 Points of Difference between Functions
1.2 Points of Difference between Registers7
2. Peripheral Functions Used18
3. Points of Difference in Clock-Synchronous Serial Communication19
3.1 Points of Difference in Master Transmit/Receive Operation
3.1.1 Points of Difference in Master Transmit/Receive Operation Timing19
3.1.2 Points of Difference in Setting Procedure for Master Transmit/Receive Operation 23
3.2 Points of Difference in Master Transmit Operation
3.2.1 Points of Difference in Master Transmit Operation Timing
3.2.2 Points of Difference in Setting Procedure for Master Transmit Operation
3.3 Points of Difference in Slave Receive Operation
3.3.1 Points of Difference in Slave Receive Operation Timing
3.3.2 Points of Difference in Setting Procedure for Slave Receive Operation
4. Points of Difference in Asynchronous Serial Communication
4.1 Points of Difference in Transmit Operation
4.1.1 Points of Difference in Transmit Operation Timing
4.1.2 Points of Difference in Transmit Operation Setting Procedure
4.2 Points of Difference in Receive Operation 40
4.2.1 Points of Difference in Receive Operation Timing40
4.2.2 Points of Difference in Receive Operation Setting Procedure
5. Calculating the Bit Rate45
6. Points of Difference between Interrupts46
7. Module Stop Function
8. Register Write Protection Function50
9. Key Points when Migrating from H8S to RX51
9.1 I/O Ports
9.2 I/O Register Macros
9.3 Embedded Functions53
9.4 Notes Regarding Transmit-Enable Bit53
10. Reference Documents54



## 1. Points of Difference between Serial Communications Interfaces

## 1.1 Points of Difference between Functions

Table 1.1 lists points of difference between the serial communications interface functions.

Table 1.2 lists the functions of the SCI channels on the RX231 Group.

Table 1.1         Points of Difference between Serial Communications Interfaces
---

Item		RX (RX231)	H8S (H8S/2378)			
Channels		SCI0, SCI1, SCI5, SCI6, SCI8, SCI9, SCI12	Channel 0, Channel 1, Channel 2, Channel 3, Channel 4			
Serial communication modes		<ul> <li>Asynchronous</li> <li>Clock synchronous</li> <li>Smart card interface</li> <li>Simple I<sup>2</sup>C bus</li> <li>Simple SPI bus</li> </ul>	<ul><li>Asynchronous</li><li>Clock synchronous</li><li>Smart Card interface</li></ul>			
Transfer speed		Bit rate specifiable by on-chip baud rate generator.				
Full-duplex com	nmunication	<ul> <li>Transmitter: Continuous transmission possible using double-buffer structure.</li> <li>Receiver: Continuous reception possible using double-buffer structure.</li> </ul>				
Data transfer		Selectable between LSB-first or MSB-first transfer* <sup>1</sup> .	Selectable between LSB-first and MSB-first (excluding asynchronous 7-bit data transfer)			
Interrupt sources		<ul> <li>Transmit end</li> <li>Transmit data empty</li> <li>Receive data full</li> <li>Receive error</li> <li>Completion of generation of start condition, restart condition, or stop condition (simple l<sup>2</sup>C mode)</li> <li>Transmit end</li> <li>Transmit data empty</li> <li>Receive data full</li> <li>Receive error</li> </ul>				
Low power construction	sumption	The module stop state can be specif	fied for each channel.			
Asynchronous mode	Data length Transmission stop bits	7, 8, or 9 bits 1 or 2 bits	7 or 8 bits			
	Parity	Even parity, odd parity, or no parity				
	Receive error detection	Parity, overrun, and framing errors				
	Hardware flow control	The CTSn# and RTSn# pins can be used to control transmission and reception.	Not available.			
	Start bit detection	Selectable between low level and falling edge.	Low level detection only			
	Break detection	When a framing error occurs, a brea RXDn pin level directly.	k can be detected by reading the			
	Clock source	<ul> <li>An internal or external clock can be selected.</li> <li>Transfer rate clock input from the TMR can be used (SCI5, SCI6, and SCI12).</li> </ul>	• An internal or external clock can be selected. (excluding Smart Card interface)			



ltem		RX (RX231)	H8S (H8S/2378)	
Asynchronous mode	Double-speed mode	Baud rate generator double-speed mode is selectable.	Not available.	
	Multi- processor communication function	Serial communication among multiple	e processors	
	Noise cancellation	The signal paths from input on the RXDn pins incorporate on-chip digital noise filters.	Not available.	
Clock	Data length	8 bits		
synchronous node	Receive error detection	Overrun error		
	Hardware flow control	The CTSn# and RTSn# pins can be used to control transmission and reception.	Not available.	
Smart card nterface node	Error processing	An error signal can be transmitted automatically when a parity error is detected during reception. Data can be retransmitted automatically when an error signal is recei		
		during transmission.		
	Data type	Both direct convention and inverse convention	* *	
IrDA		In coordination with SCI5, IrDA communication waveforms conforming to IrDA specification version 1.0 can be transmitted and received.	IrDA communication waveforms conforming to IrDA specification version 1.0 can be generated (channel 0 only).	
Simple I <sup>2</sup> C mode	Communication format	I <sup>2</sup> C bus format	Not available.	
	Operating mode	Master (single-master operation only)		
	Transfer rate	Fast mode is supported.	-	
	Noise canceler	<ul> <li>The signal paths from input on the SSCLn and SSDAn pins incorporate on-chip digital noise filters.</li> <li>The noise cancellation bandwidth is adjustable.</li> </ul>		
Simple SPI	Data length	8 bits	Not available.	
node	Error detection	Overrun error		
	SS input pin function	Applying a high-level signal to the SSn# pin causes the output pins to enter the high-impedance state.		
	Clock settings	Four kinds of settings for clock phase and clock polarity are selectable.		
Bit rate modulation function		On-chip baud rate generator output correction can reduce errors.	Not available.	
Event link func	tion (SCI5 only)	<ul> <li>Error (receive error, error signal detection)</li> <li>Event output</li> <li>Receive data full event output</li> <li>Transmit data empty event output</li> </ul>	Not available.	



ltem		RX (RX231)	H8S (H8S/2378)
Extended serial mode (SCI12 only)	Start frame transmission	<ul> <li>Output of the break field low width and generation of an interrupt on detection</li> <li>Detection of bus collisions and the generation of interrupts on detection</li> </ul>	
	Start frame reception	<ul> <li>Detection</li> <li>Detection of the break field low width and generation of an interrupt on detection</li> <li>Comparison of data in control fields 0 and 1 and generation of an interrupt when the two mate</li> <li>Two kinds of data for comparison (primary and secondary) can be set in control field 1.</li> <li>A priority interrupt bit can be s in control field 1.</li> <li>Support for handling of start frames that do not include a break field</li> <li>Support for handling of start frames that do not include control field 0</li> <li>Function for measuring bit rate</li> <li>Selectable polarity for TXDX12 and RXDX12 signals</li> <li>Ability to enable digital filter function for RXDX12</li> <li>Half-duplex operation employi RXDX12 and TXDX12 signals multiplexed on the same pin</li> <li>Selectable timing for the sampling of data received through RXDX12</li> <li>Signals received on RXDX12 can be passed through to SCI when the extended serial mode</li> </ul>	of ch et <u>es</u> 2 ng
		control section is off.	
	Timer function	Usable as a reloading timer	

Note 1. Only MSB-first can be used in simple  $I^2C$  mode.

Note 2. On the RX231 Group the IrDA interface is a module separate from the SCI.



## Table 1.2 Functions of SCI Channels on RX231 Group

	SCIg			SCIh
	SCI0, SCI1			
Item	SCI8, SCI9	SCI5	SCI6	SCI12
Asynchronous mode	0	0	0	0
Clock synchronous mode	0	0	0	0
Smart card interface mode	0	0	0	0
Simple I <sup>2</sup> C mode	0	0	0	0
Simple SPI mode	0	0	0	0
Extended serial mode				0
TMR clock input		0	0	0
Event link function		0		



## **1.2** Points of Difference between Registers

Table 1.3 lists the SCI registers of the RX231 Group and H8S/2378 Group.

#### Table 1.3 SCI registers of RX231 Group and H8S/2378 Group

RX (RX231)	H8S (H8S/2378)
Receive shift register (RSR)	Receive shift register (RSR)
Receive data register (RDR)	Receive data register (RDR)
Receive data registers H, L, HL (RDRH, RDRL, RDRHL)	Not available.
Transmit data register (TDR)	Transmit data register (TDR)
Transmit data registers H, L, and HL	Not available.
(TDRH, TDRL, and TDRHL)	
Transmit shift register (TSR)	Transmit shift register (TSR)
Serial mode register (SMR)	Serial mode register (SMR)
Serial control register (SCR)	Serial control register (SCR)
Serial status register (SSR)	Serial status register (SSR)
Smart card mode register (SCMR)	Smart card mode register (SCMR)
Bit rate register (BRR)	Bit rate register (BRR)
Supported.* <sup>1</sup>	IrDA control register (IrCR)
In coordination with SCI5, IrDA communication	
waveforms conforming to IrDA specification version 1.0	
can be transmitted and received.	
Modulation duty register (MDDR)	Not available.
Serial extended mode register (SEMR)	Serial extended mode register (SEMR)
Noise filter setting register (SNFR)	Not available.
I <sup>2</sup> C mode register 1 (SIMR1)	_
I <sup>2</sup> C mode register 2 (SIMR2)	-
I <sup>2</sup> C mode register 3 (SIMR3)	-
I <sup>2</sup> C status register (SISR)	_
SPI mode register (SPMR)	_
Extended serial module enable register (ESMER)	_
Control register 0 (CR0)	_
Control register 1 (CR1)	_
Control register 2 (CR2)	_
Control register 3 (CR3)	
Port control register (PCR)	
Interrupt control register (ICR)	
Status register (STR)	
Status clear register (STCR)	
Control field 0 data register (CF0DR)	-
Control field 0 compare enable register (CF0CR)	-
Control field 0 receive data register (CF0RR)	-
Primary control field 1 data register (PCF1DR)	-
Secondary control field 1 data register (SCF1DR)	-
Control field 1 compare enable register (CF1CR)	-
Control field 1 receive data register (CF1RR)	-
Timer control register (TCR)	-
Timer mode register (TMR)	-
Timer prescaler register (TPRE)	-
Timer count register (TCNT)	-
Note 1 On the RX231 Group the IrDA interface is a mo	dula concrete from the CCI

Note 1. On the RX231 Group the IrDA interface is a module separate from the SCI.



Table 1.4 lists the points of difference between the SCI registers of the RX231 Group and H8S/2378 Group. Points of difference between registers with equivalent functions, among the registers listed in Table 1.3, are listed. Registers and bit functions not listed in Table 1.4 are identical on the RX231 Group and H8S/2378 Group.

Register	Name	Bit Name		Description	
	H8S		H8S		
RX	(H8S/ 2279)	RX	(H8S/	DV (DV224)	
(RX231) Receive	2378) Not	(RX231)	2378)	RX (RX231) The RDRH and RDRL	H8S (H8S/2378)
data	available.	$\backslash$		registers are 8-bit registers	
register	available.	$\backslash$		that store receive data. They	
H, L, HL				are used when	
(RDRH,				asynchronous mode and 9-	
RDRL,				bit data length are selected.	
RDRHL)				They can also be accessed	
		$\backslash$		in 16-bit units as the RDRHL	
		$\backslash$		register.	
Transmit	Not	- \	$\backslash$	The TDRH and TDRL	
data	available.		$\backslash$	registers are 8-bit registers	
register				that store transmit data.	
H, L, HL				They are used when	
(TDRH,				asynchronous mode and 9-	
TDRL,				bit data length are selected.	
TDRHL)			$\backslash$	They can also be accessed	
			$\setminus$	in 16-bit units as the TDRHL register.	
Serial mod	de register	СМ	C/A	Communication mode	Communication mode
(SMR)	ue register	Civi	0/A	0: Asynchronous mode	0: Asynchronous mode
(when SC	MR SMIF			1: Clock synchronous mode	1: Clock synchronous mode
= 0)				or simple SPI mode	1. Clock synchronous mode
		CHR		Character length*1	Character length*1
				(Valid in asynchronous	(Valid in asynchronous
				mode only)	mode only)
				Selects in combination with	0: Transmit/receive in 8-bit
				the SCMR.CHR1 bit.	data length
				CHR1 CHR	1: Transmit/receive in 7-bit
				0 0 Transmit/receive in	data length* <sup>2</sup>
				9-bit data length	
				0 1 Transmit/receive in	
				9-bit data length 1 0 Transmit/receive in	
				8-bit data length	
				1 1 Transmit/receive in	
				7-bit data length* <sup>2</sup>	
		PM	0/E	Parity mode (Only bit names of	differ.)
			0,2		

#### Table 1.4 Points of Difference between SCI Registers of RX231 Group and H8S/2378 Group



Register Name Bit Name			Description		
RX	H8S (H8S/	RX	H8S (H8S/		
(RX231)	2378)	(RX231)	2378)	RX (RX231)	H8S (H8S/2378)
	de register	PM	O/E	Parity mode (Only bit names	differ.)
(SMR)		BCP[1:0]	BCP1	Base clock pulse	Base clock pulse
(when SC	MR.SMIF		BCP0	Selects in combination with	0 0 32 clock cycles (S = 32)
= 1)				the SCMR.BCP2 bit.	0 1 64 clock cycles (S = 64)
				BCP2 BCP[1:0]	1 0 372 clock cycles
				0 0 0 93 clock cycles	(S = 372)
				(S = 93) 0 0 1 128 clock cycles	1 1 256 clock cycles (S = 256)
				(S = 128)	(3 - 230)
				0 1 0 186 clock cycles	
				(S = 186)	
				0 1 1 512 clock cycles	
				(S = 512)	
				1 0 0 32 clock cycles (S = 32)	
				1 0 1 64 clock cycles	
				(S = 64)	
				1 1 0 372 clock cycles	
				(S = 372)	
				1 1 1 256 clock cycles	
				(S = 256)	
Serial con		TEIE		TEI interrupt enable	TEI interrupt enable
register (S (when SC	,			0: TEI interrupt requests are	0: TEI interrupt requests are
(when so = 0)				disabled.	disabled.
-0)				1: TEI interrupt requests are enabled.	1: TEI interrupt requests are enabled.
				In simple I <sup>2</sup> C mode, the TEI	chabled.
				is allocated to the interrupt	
				when issuance of a start,	
				restart, or stop condition	
				(STI) completes. In this	
				case, the TEIE bit can be	
				used to enable or disable STI interrupt requests.	
				orranterrupt requests.	



Register	Name	Bit Name		Description	
Register	H8S	DILINAIIIE	H8S	Description	
RX	ноз (H8S/	RX	ноз (H8S/		
(RX231)	2378)	(RX231)	2378)	RX (RX231)	H8S (H8S/2378)
Serial con	trol	CKE[1:0]	CKE1	Clock enable	Clock enable
register (S (when SC = 0)			CKE0	[Asynchronous mode] <sup>b1 b0</sup> 0 0: On-chip baud rate	[Asynchronous mode] 0 0: On-chip baud rate generator
				generator The SCKn pin can be	The SCKn pin can be used as an I/O port.
				used as an I/O port by means of I/O port settings.	0 1: On-chip baud rate generator A clock with the same
				0 1: On-chip baud rate generator	frequency as the bit rate is output on the SCKn
				A clock with the same frequency as the bit rate is output on the SCKn	pin. 1 X: External clock A clock with a frequency
				pin. 1 X: External clock or TMR clock	16 times the bit rate should be input on the SCKn pin.
				When using an external clock, a clock with a frequency 16 times the	
				bit rate should be input on the SCKn pin. When	
				the SEMR.ABCS bit is set to 1, a clock with a frequency eight times	
				the bit rate should be input. When using the TMR	
				clock, the SCKn pin can be used as an I/O port	
				by means of I/O port settings. (Note: The TMR clock	
				can be used with SCI5, SCI6, and SCI12. It cannot be used with	
				SCI0, SCI1, SCI8, or SCI9.)	
				[Clock synchronous mode]	[Clock synchronous mode] 0 X: Internal clock
				0 X: Internal clock	The SCK pin functions
				The SCKn pin functions as the clock output pin.	as the clock output pin. 1 X: External clock
				1 X: External clock The SCKn pin functions as the clock input pin.	The SCK pin functions as the clock input pin. X: Don't care
				X: Don't care	



Register I	Name	Bit Name		Description	
RX (RX231)	H8S (H8S/ 2378)	RX (RX231)	H8S (H8S/ 2378)	RX (RX231)	H8S (H8S/2378)
Serial cont register (S (when SCI = 1)	CR)	CKE[1:0]	CKE1 CKE0	Clock enable [When SMR.GM = 0] <sup>b1 b0</sup> 0 0: Output disabled (The SCKn pin can be used as an I/O port by means of I/O port settings.) 0 1: Clock output 1 X: Reserved	Clock enable [When SMR.GM = 0] 0 0: Output disabled (The SCKn pin can be used as an I/O port) 0 1: Clock output 1 X: Reserved
				[When SMR.GM = 1] <sup>b1 b0</sup> 0 0: Output fixed low X 1: Clock output 1 0: Output fixed high X: Don't care	[When SMR.GM = 1] 0 0: Output fixed low 0 1: Clock output 1 0: Output fixed high 1 1: Clock output X: Don't care
Serial stat (SSR) (when SCI = 0)	us register MR.SMIF	TDRE		<ul> <li>Transmit data empty</li> <li>[Setting condition]</li> <li>When data has been transferred from the TDR register to the TSR register</li> <li>[Clearing condition]</li> <li>When transmit data has</li> </ul>	<ul> <li>Transmit data register empty [Setting conditions]</li> <li>When the TE bit in SCR is cleared to 0</li> <li>When data has been transferred from TDR to TSR, and data writing to TDR has been enabled</li> <li>[Clearing conditions]</li> <li>When 0 is written to</li> </ul>
				been written to the TDR register	<ul> <li>TDRE after reading TDRE as 1</li> <li>When the DMAC or DTC has transmitted data to TDR in response to a TXI interrupt request</li> </ul>
		RDRF		<ul> <li>Receive data full</li> <li>[Setting condition]</li> <li>When data has been received successfully, and transferred from the RSR register to the RDR register</li> </ul>	<ul> <li>Receive data register full</li> <li>[Setting condition]</li> <li>When data has been received successfully, and transferred from the RSR to the RDR</li> </ul>
				<ul> <li>[Clearing condition]</li> <li>When data has been read from the RDR register</li> </ul>	<ul> <li>[Clearing conditions]</li> <li>When 0 is written to RDRF after reading RDRF as 1</li> <li>When the DMAC or DTC has transferred data from RDR in response to an RXI interrupt</li> </ul>



Register Name	Bit Name		Description		
H8S RX (H8S/ (RX231) 2378)	RX (RX231)	H8S (H8S/ 2378)	RX (RX231)	H8S (H8S/2378)	
Serial status register (SSR) (when SCMR.SMIF = 0)	r TEND		<ul> <li>Transmit end</li> <li>[Setting conditions]</li> <li>When the SCR.TE bit is cleared to 0 (serial transmission disabled)</li> <li>When the TDR register is not updated at the time of transmission of the tailend bit of a character being transmitted</li> </ul>	<ul> <li>Transmit end</li> <li>[Setting conditions]</li> <li>When the TE bit in SCR is cleared to 0</li> <li>When TDRE = 1 during transmission of the tailend bit of a character being transmitted</li> </ul>	
			<ul> <li>[Clearing condition]</li> <li>When transmit data has been written to the TDR register while the SCR.TE bit was set to 1</li> </ul>	<ul> <li>[Clearing conditions]</li> <li>When 0 is written to the TDRE flag after reading TDRE as 1</li> <li>When the DMAC or DTC has written transmit data to TDR in response to a TXI interrupt request</li> </ul>	
Serial status register (SSR) (when SCMR.SMIF = 1)	r TDRE		<ul> <li>Transmit data empty</li> <li>[Setting condition]</li> <li>When data has been transferred from the TDR register to the TSR register</li> </ul>	<ul> <li>Transmit data register empty [Setting conditions]</li> <li>When the TE bit in SCR is cleared to 0</li> <li>When data has been transferred from TDR to TSR, and data writing to TDR has been enabled</li> </ul>	
			<ul> <li>[Clearing condition]</li> <li>When transmit data has been written to the TDR register</li> </ul>	<ul> <li>[Clearing conditions]</li> <li>When 0 is written to TDRE after reading TDRE as 1</li> <li>When the DMAC or DTC has transmitted data to TDR in response to a TXI interrupt request</li> </ul>	
	RDRF		<ul> <li>Receive data full</li> <li>[Setting condition]</li> <li>When data has been received successfully, and transferred from the RSR register to the RDR register</li> </ul>	<ul> <li>Receive data register full</li> <li>[Setting condition]</li> <li>When data has been received successfully, and transferred from the RSR to the RDR</li> </ul>	
			<ul> <li>[Clearing condition]</li> <li>When data has been read from the RDR register</li> </ul>	<ul> <li>[Clearing conditions]</li> <li>When 0 is written to RDRF after reading RDRF as 1</li> <li>When the DMAC or DTC has transferred data from RDR in response to an RXI interrupt</li> </ul>	



Register N		Bit Name		Description	
RX	H8S (H8S/	RX	H8S (H8S/		
(RX231)	2378)	(RX231)	2378)	RX (RX231)	H8S (H8S/2378)
Serial statu (SSR) (when SCM = 1)	-	TEND		<ul> <li>Transmit end</li> <li>[Setting conditions]</li> <li>When the SCR.TE bit = 0</li> <li>When a specified period has elapsed after the latest transmission of 1 byte, the ERS flag = 0, and the TDR register has not been updated</li> </ul>	<ul> <li>Transmit end</li> <li>[Setting conditions]</li> <li>When TE = 0 and ERS = 0 in SCR</li> <li>When ERS = 0 and TDRE = 1 after a specified period has elapsed following transmission of 1 byte of data</li> </ul>
				<ul> <li>[Clearing condition]</li> <li>When transmit data has been written to the TDR register while the SCR.TE bit was set to 1</li> </ul>	<ul> <li>[Clearing conditions]</li> <li>When 0 is written to the TDRE flag after reading TDRE as 1</li> <li>When the DMAC or DTC has written transmit data to TDR in response to a TXI interrupt request</li> </ul>
Smart card	mode	BCP2	Not	Base clock pulse 2	
register (SC	CMR)		available.	Selects in combination with	
				the SMR.BCP[1:0] bits.	
				BCP2 BCP[1:0]	
				0 0 0 93 clock cycles (S = 93)	
				0 0 1 128 clock cycles (S = 128)	
				0 1 0 186 clock cycles (S = 186)	
				0 1 1 512 clock cycles (S = 512)	
				1 0 0 32 clock cycles (S = 32)	
				1 0 1 64 clock cycles (S = 64)	
				1 1 0 372 clock cycles (S = 372)	
				1 1 1 256 clock cycles (S = 256)	



Register	Name	Bit Name		Description	
RX RX231)	H8S (H8S/ 2378)	RX (RX231)	H8S (H8S/ 2378)	RX (RX231)	H8S (H8S/2378)
Smart car register (S	d mode	CHR1	Not available.	Character length 2* <sup>1</sup> (Valid in asynchronous mode only) Selects in combination with the SMR.CHR bit. CHR1 CHR 0 0 Transmit/receive in 9-bit data length 0 1 Transmit/receive in 9-bit data length 1 0 Transmit/receive in 8-bit data length 1 1 Transmit/receive in 7-bit data length* <sup>2</sup>	
		SDIR		<ul> <li>Transmitted/received data transfer direction</li> <li>This bit can be used in the following modes:</li> <li>Smart card interface mode</li> <li>Asynchronous mode (multi-processor mode)</li> <li>Clock synchronous mode</li> <li>Simple SPI mode</li> <li>This bit is set to 1 for operation in simple I<sup>2</sup>C mode</li> <li>USB-first transmission/ reception</li> <li>MSB-first transmission/ reception</li> </ul>	Smart card data transfer direction 0: LSB-first transmission/ reception 1: MSB-first transmission/ reception The bit setting is valid only when the transmission/ reception data format is 8 bits. For 7-bit data, the setting is fixed at LSB-first.
		SMIF		Smart card interface mode select 0: Other than Smart card interface mode (asynchronous mode, clock synchronous mode, simple SPI mode, or simple I <sup>2</sup> C mode) 1: Smart card interface mode	Smart Card interface mode select 0: Normal asynchronous or clock synchronous mode 1: Smart Card interface mode



Register I	Name	Bit Name		Description		
RX (RX231)	H8S (H8S/ 2378)	RX (RX231)	H8S (H8S/ 2378)	RX (RX231)	H8S (H8S/2378)	
Serial externo mode regi (SEMR)* <sup>3</sup>	ended ster	BGDM	Not available.	Asynchronous Start bit edge detection select (Valid in asynchronous mode only) 0: The low level on the RXDn pin is detected as the start bit. 1: The falling edge on the RXDn pin is detected as the start bit. Baud rate generator double- speed mode select (Only valid when using the on-chip baud rate generator in asynchronous mode) 0: The baud rate generator outputs the clock with		
				normal frequency. 1: The baud rate generator outputs the clock with doubled frequency.		
		NFEN	Not available.	Digital noise filter function enable [Asynchronous mode] 0: Noise cancellation function for the RXDn input signal is disabled. 1: Noise cancellation function for the RXDn input signal is enabled. [Simple I <sup>2</sup> C mode] 0: Noise cancellation function for the SSCLn and SSDAn input signals is disabled. 1: Noise cancellation function for the SSCLn and SSDAn input signals is enabled. The NFEN bit should be cleared to 0 in any mode other than above.		
		BRME	Not available.	<ul><li>Bit rate modulation enable</li><li>0: Bit rate modulation function is disabled.</li><li>1: Bit rate modulation function is enabled.</li></ul>		



Register		Bit Name		Description	
RX	H8S (H8S/	RX	H8S (H8S/		
, ,	,	· ·	-		
(RX231) Serial ext mode reg (SEMR)*	ister	(RX231) ACSO	2378) ACS2 ACS1 ACS0	RX (RX231) Asynchronous mode clock source select (Valid in asynchronous mode only) 0: External clock 1: Logical AND of two compare matches output from TMR (valid for SCI5, SCI6, and SCI12 only) The available compare match output varies per SCI channel.	H8S (H8S/2378)Asynchronous clock source selection(Valid when CKE1 = 1 in asynchronous mode)Selects the clock source for the average transfer rate. The basic clock is set automatically by selecting the average transfer rate, regardless of the value of the ABCS bit.000: External clock input 001: Selects 115.152 kbps, which is the average transfer rate exclusively for $\phi = 10.667$ MHz. (Operates on a basic clock with a frequency of 16 times the transfer rate.)010: Selects 460.606 kbps, which is the average transfer rate exclusively for $\phi = 10.667$ MHz. (Operates on a basic clock with a frequency of 16 times the transfer rate.)011: Selects 720 kbps, which is the average transfer rate exclusively for $\phi = 32$ MHz. (Operates on a basic clock with a frequency of 16 times the transfer rate.)011: Selects 720 kbps, which is the average transfer rate exclusively for $\phi = 32$ MHz. (Operates on a basic clock with a frequency of 16 times the transfer rate.)100: Setting prohibited 101: Selects 115.196 kbps, which is the average transfer rate exclusively for $\phi = 16$ MHz. (Operates on a basic clock with a frequency of 16 times the transfer rate.)



RX Family, H8S Family

H8S to RX Migration Guide: Serial Communications Interface

Register	Name	Bit Name		Description	
RX (RX231)	H8S (H8S/ 2378)	RX (RX231)	H8S (H8S/ 2378)	RX (RX231)	H8S (H8S/2378)
Serial exto mode reg (SEMR)* <sup>3</sup>	ended ister	ACSO	ACS2 ACS1 ACS0		<ul> <li>110: Selects 460.784 kbps, which is the average transfer rate exclusively for φ = 16 MHz. (Operates on a basic clock with a frequency of 16 times the transfer rate.)</li> <li>111: Selects 720 kbps, which is the average transfer rate exclusively for φ = 16 MHz. (Operates on a basic clock with a frequency of 8 times the transfer rate.)</li> <li>The average transfer rate does not support frequencies other than</li> </ul>
					10.667 MHz, 16 MHz, or 32 MHz.

Note 1. Valid in asynchronous mode only. The data length is fixed at 8 bits in other than asynchronous mode.

Note 2. The format is fixed at LSB-first when the data length is 7 bits, and the MSB (bit 7) is not transmitted.

Note 3. Only available on channel 2 on the H8S/2378 Group.



## 2. Peripheral Functions Used

Table 2.1 lists the peripheral functions and modes used in the serial communications interface operation examples.

## Table 2.1 Peripheral Functions and Modes Used in Serial Communications Interface Operation Examples

		RX (RX231)		H8S (H8S/23	378)	
No.	Operation Example	Peripheral Function	Mode	Peripheral Function	Mode	Reference
1	Clock-synchronous serial communication (master transmit/receive operation)	SCI	Clock synchronous mode	SCI	Clock synchronous mode	3.1
2	Clock-synchronous serial communication (master transmit operation)	-				3.2
3	Clock-synchronous serial communication (slave receive operation)	-				3.3
4	Asynchronous serial communication (transmit operation)	-	Asynchronous mode	-	Asynchronous mode	4.1
5	Asynchronous serial communication (receive operation)	-				4.2



## 3. Points of Difference in Clock-Synchronous Serial Communication

This section describes points of difference in clock-synchronous serial communication on the RX231 Group and H8S/2378 Group.

Table 3.1 lists preconditions for clock-synchronous serial communication on the RX231 Group and H8S/2378 Group.

		Transmit/Receive Conditions	
Item		RX (RX231)	H8S (H8S/2378)
Peripheral function operating clock		PCLKB: 24 MHz	φ: 20 MHz
Communication	speed	10 kbps	
Data format		LSB-first	
Hardware flow co	ontrol	Not used	Function not available
Channels used	Master	SCI1	Channel 0
	Slave	SCI5	Channel 1
Pins used	Master	RXD1: P15	RXD0: P32
		TXD1: P26	TXD0: P30
		SCK1: P17	SCK0: P34
	Slave	RXD5: PA3	RXD1: P33
		TXD5: PA4	TXD1: P31
		SCK5: PA1	SCK1: P35

#### Table 3.1 Conditions for Clock-Synchronous Serial Communication

## 3.1 **Points of Difference in Master Transmit/Receive Operation**

#### 3.1.1 Points of Difference in Master Transmit/Receive Operation Timing

Points of difference in master transmit/receive operation in clock-synchronous mode are described below. The preconditions are that transmit, receive, and receive-error interrupts are used for transmit and receive processing, and that no receive errors are generated. For the points of difference when receive errors are generated, refer to 3.3.1, Points of Difference in Slave Receive Operation Timing.

Figure 3.1 shows points of difference in transmit/receive operation timing on the RX231 Group and H8S/2378 Group (for transmit/receive operation in 3-byte increments).

Table 3.2 lists points of difference in operation timing and processing details on the RX231 Group and H8S/2378 Group (for transmit/receive operation in 3-byte increments).

The numbers [1] to [8] in Figure 3.1 correspond to items [1] to [8] in Table 3.2.



RX Family, H8S Family







Timing	RX (RX231)	H8S (H8S/2378)
[1] Before start of transmission	When the pin function is set to TXDn, the TXD pin is in the high-impedance state until the SCR.TE bit is set to 1 (transmission enabled).* <sup>1</sup>	The TXD pin is set as a general I/O port until the SCR.TE bit is set to 1 (transmission enabled).
[2] Start of transmission/reception	The following bit settings are made to enable interrupts: SCR.TIE bit = 1 SCR.RIE bit = 1 TXI interrupt IEN bit = 1 RXI interrupt IEN bit = 1 ERI interrupt IEN bit = 1 Also, the following bit settings are made to enable transmission/reception: SCR.TE bit = 1 SCR.RE bit = 1 When the SCR.TE bit is set to 1, the IR flag of the transmit interrupt (TXI interrupt) is also set to 1. The first byte of transmit data is written in response to the transmit interrupt.	The following bit settings are made to enable interrupts: SCR.TIE bit = 1 SCR.RIE bit = 1 Also, the following bit settings are made to enable transmission/reception: SCR.TE bit = 1 SCR.RE bit = 1 When the SCR.TE bit is set to 1, a transmit interrupt (TXI interrupt) is generated. The first byte of transmit data is written in response to the transmit interrupt.
[3] Transfer of first byte of transmit data to transmit shift register	The transmit interrupt IR flag is set to 1, and a transmit interrupt is generated. The transmit interrupt handler then reads the second byte of data.	The SSR.TDRE bit is set to 1, and a transmit interrupt is generated. The receive interrupt handler then reads the second byte of data and clears the SSR.TDRE bit to 0.
[4] End of reception	After one byte of data is received, the received data is stored in the receive buffer and the receive interrupt (RXI interrupt) IR flag is set to 1. The value stored in the receive buffer is then read by the receive interrupt handler.	After one byte of data is received, the received data is stored in the receive buffer, the SSR.RDRF flag is set to 1, and a receive interrupt (RXI interrupt) is generated. The receive interrupt handler then reads the value stored in the receive buffer and clears the SSR.RDRF flag to 0.
[5] Transmit interrupt at write of final data	The following bit settings are made to disable the transmit interrupt: SCR.TIE bit = 0 TXI interrupt IEN bit = 0	The following bit settings are made to disable the transmit interrupt: SCR.TIE bit = 0
[6] After write of final data	No more transmit interrupts are genera	ted.

 
 Table 3.2
 Points of Difference in Operation Timing and Processing Details on RX231 Group and H8S/2378 Group (Transmit/Receive in 3-Byte Increments)



for final data       the received data, and then makes       the following bit settings to disable         interrupts:       i         SCR.RIE bit = 0       S         RXI interrupt IEN bit = 0       A         ERI interrupt IEN bit = 0       A         Also, the following bit settings are       S         operation:       S         SCR.RE bit = 0       X         When transmit and receive operation       K	The receive interrupt handler reads he received data, and then makes he following bit settings to disable nterrupts: SCR.RIE bit = 0
are disabled while the pin function is set to TXD, the TXD pin enters the high-impedance state.	Also, the following bit settings are made to disable transmit and receive operation: SCR.TE bit = 0 SCR.RE bit = 0 When transmit operation is disabled, he TXD pin becomes a general I/O port.
[8] Restart of Processing is the same as that described transmission/reception	in [2] Start of transmission/reception.

Note 1. For details, refer to 9.4, Notes Regarding Transmit-Enable Bit.



## 3.1.2 Points of Difference in Setting Procedure for Master Transmit/Receive Operation

Table 3.3 lists the points of difference in the initial setting procedure for transmit/receive operation. The initial setting procedure shown for the H8S/2378 Group applies to the use of interrupt control mode 2.

Table 3.4 lists points of difference in transmit interrupt processing during transmit/receive operation.

Table 3.5 lists points of difference in receive interrupt processing during transmit/receive operation.

Table 3.3 P	Points of Difference in	Initial Setting Procedu	re for Transmit/Receive Operation
-------------	-------------------------	-------------------------	-----------------------------------

Ste	р	RX (RX231)	H8S (H8S/2378)	
1	Cancel the module stop	SYSTEM.PRCR.WORD = 0xA502; MSTPCR.BITSCI0 = MSTP(SCI1) = 0:		
	state.*1	MSTP(SCI1) = 0;		
		SYSTEM.PRCR.WORD = 0xA500;		
2	Disable transmit/receive	SCI1.SCR.BYTE = 0x00;	SCI0.SCR.BYTE = 0x00;	
	interrupts.			
3	Make I/O port function	PORT1.PMR.BIT.B5 = 0;	—	
	settings.* <sup>2</sup>	PORT2.PMR.BIT.B6 = 0;	(No processing)	
		PORT1.PMR.BIT.B7 = 0;		
		MPC.PWPR.BIT.B0WI = 0;		
		MPC.PWPR.BIT.PFSWE = 1;		
		MPC.P15PFS.BYTE = 0x0A;		
		MPC.P26PFS.BYTE = 0x0A;		
		MPC.P17PFS.BYTE = 0x0A;		
		MPC.PWPR.BIT.PFSWE = 0;		
		MPC.PWPR.BIT.B0WI = 1;		
		PORT1.PMR.BIT.B5 = 1;		
		PORT2.PODR.BIT.B6 = 1;		
		PORT2.PDR.BIT.B6 = 1;		
		PORT2.PMR.BIT.B6 = 1;		
		PORT1.PMR.BIT.B7 = 1;		
4	Make transmit/receive	SCI1.SCR.BIT.CKE = 00b;	SCI0.SCR.BIT.CKE = 00b;	
	mode, etc., settings.	SCI1.SIMR1.BYTE = 0x00;	SCI0.SMR.BYTE = 0x81;	
		SCI1.SPMR.BYTE = 0x00;	SCI0.SCMR.BYTE = 0xF2;	
		SCI1.SMR.BYTE = 0x81;		
		SCI1.SCMR.BYTE = 0xF2;		
		SCI1.SEMR.BYTE = 0x00;		
5	Make bit rate settings.*3	SCI1.BRR = 0x95;	SCI0.BRR = 0x7C;	
6	Wait for 1-bit period.		1-bit period wait processing	
•		(No processing)	po	
7	Make interrupt control		INTC.INTCR.BIT.INTM = 10b;	
	mode setting.*4	(No processing)		
8	Make interrupt priority	$\frac{(10 \text{ processing})}{\text{IPR(SCI1, ) = 0x01;}}$	INTC.IPRI.BITSCI0 = 001b;	
0	level setting.* <sup>5</sup>			
9	Clear interrupt requests.	IR(SCI1,TXI1) = 0;		
5		IR(SCI1,RXI1) = 0;	(No processing)	
		IR(SCI1,ERI1) = 0;	(ite proceeding)	
10	Enable peripheral	SCI1.SCR.BYTE  = 0xF0; /* * <sup>6</sup> */	SCI0.SCR.BYTE  = 0xF0; /* * <sup>6</sup> */	
10	function interrupt			
	requests.			
11	Enable transmit/receive	—		
	operation.			



RX Family, H8S Family

H8S to RX Migration Guide: Serial Communications Interface

Step		RX (RX231)	H8S (H8S/2378)
	able interrupt	IEN(SCI1,TXI1) = 1;	
ree	quests.* <sup>7</sup>	IEN(SCI1,RXI1) = 1;	(No processing)
		IEN(SCI1,ERI1) = 1;	
13 Ma	ake processor interrupt		set_imask_exr(0);
pri	iority level setting.	(No processing)	
14 Er	able maskable	setpsw_i();	—
int	errupts.		(No processing)
Note 1.	For information on the	e module stop function, refer to	section 7, Module Stop Function.
Note 2.	On the RX231 Group	peripheral function pin settings	are made in the MPC. For details, refer to
	9.1, I/O Ports.		
Note 3.	For details on the bit	rate, refer to section 5, Calculat	ting the Bit Rate.
Note 4.	The RX231 Group ha Difference between Ir		r details, refer to section 6, Points of
Note 5.	· ·		od, refer to section 6, Points of Difference
Note 6.	Bits SCR.TE and SCI simultaneously.	R.RE should be set to 1 (transn	nission enabled, reception enabled)
Note 7.	•	•	or details, refer to section 6, Points of
Note 8.	The specifications of User's Manual: Hardv	•	r between microcontrollers. For details, refer to

#### Table 3.4 Points of Difference in Transmit Interrupt Processing During Transmit/Receive Operation

Ste	ep (	RX (RX231)	H8S (H8S/2378)
1	Read TDRE flag.	_	if(SCI0.SSR.BIT.TDRE == 1)
		(No processing)	{
2	Write transmit data.	/* Writes transmit data to SCI1.TDR register. */	/* Writes transmit data to SCI0.TDR register. */
3	Clear TDRE flag.	_	SCI0.SSR.BIT.TDRE = 0;
		(No processing)	
4	Confirm final data write.	if(Final data write finished?)	if(Final data write finished?)
		{	{
5	Disable transmit interrupt	IEN(SCI1,TXI1) = 0	SCI0.SCR.BIT.TIE = 0;
	(after final data write only).	SCI1.SCR.BIT.TIE = 0;	while(0 != SCI1.SCR.BIT.TIE)
		while(0 != SCI1.SCR.BIT.TIE)	{
		{	}
		}	}
			}
6	Clear interrupt request	IR(SCI1,TXI1) = 0;	_
	(after final data write only).	while(0 != IR(SCI1,TXI1))	(No processing)
		{	
		}	
		}	



Step		RX (RX231)	H8S (H8S/2378)	
1	Read RDRF flag.		if(SCI0.SSR.BIT.RDRF == 1)	
		(No processing)	{	
2	Read receive data.	/* Reads receive data from	/* Reads receive data from	
		SCI1.RDR register. */	SCI0.RDR register. */	
3	Clear RDRF flag.		SCI0.SSR.BIT.RDRF = 0;	
		(No processing)		
4	Confirm reception of final data.	if(Final data received?)	if(Final data received?)	
		{	{	
5	Disable transmit/receive	IEN(SCI1,RXI1) = 0;	SCI0.SCR.BYTE &= 0x0B;* <sup>1</sup>	
	operation and receive interrupt	SCI1.SCR.BYTE &= 0x0B;* <sup>1</sup>	while(0x00 != (SCI0.SCR.BYTE &	
	(after reception of final data	while(0x00 != (SCI1.SCR.BYTE &	0xF4))	
	only).	0xF4))	{	
		{	}	
		}	}	
			}	
6	Clear interrupt request (after	IR(SCI1,RXI1) = 0;		
	final data write only).	while(0 != IR(SCI1,RXI1))	(No processing)	
		{		
		}		
		}		

### Table 3.5 Points of Difference in Receive Interrupt Processing During Transmit/Receive Operation

Note 1. Bits SCR.TE and SCR.RE should be set to 0 (transmission disabled, reception disabled) simultaneously.



## 3.2 Points of Difference in Master Transmit Operation

The points of difference in clock-synchronous master transmit operation are described below. The preconditions are that transmit and transmit-end interrupts are used for transmit processing

#### 3.2.1 Points of Difference in Master Transmit Operation Timing

Figure 3.2 shows points of difference in transmit operation timing on the RX231 Group and H8S/2378 Group (for transmit operation in 3-byte increments).

Table 3.6 lists points of difference in operation timing and processing details on the RX231 Group and H8S/2378 Group (for transmit operation in 3-byte increments).

Timing [2] [3] TXD pin Transmit data (1) Transmit data (2) Transmit data (3) Transmit data (1) "Н SCK pin "L' "1' SCR.TE bit "0" "1' SCR.TIE bit "0 <H8S> SCR.TDRE bit "0 "1' SCR.TEIE bit "**^**' "1" SCR.TE bit "1" SCR.TIE bit "0" "1" IEN bit of TXI interrupt "0" "1 SCR.TDRE bit "0" "1" <RX> IR flag of TXI interrupt "0" Cleared to 0 when interrupt request received "1" SCR.TEIE bit "0" "1" IEN bit of TEI interrupt "0" "1" IR flag of TEI interrupt

The numbers [1] to [8] in Figure 3.2 correspond to items [1] to [8] in Table 3.6.

Figure 3.2 Points of Difference in Transmit Operation Timing on RX231 Group and H8S/2378 Group (Transmission in 3-Byte Increments)



Timing	RX (RX231)	H8S (H8S/2378)
[1] Before start of	When the pin function is set to TXDn,	The TXD pin is set as a general I/O
transmission	the TXD pin is in the high-impedance	port until the SCR.TE bit is set to 1
	state until the SCR.TE bit is set to 1	(transmission enabled).
	(transmission enabled).* <sup>1</sup>	
[2] Start of transmission	The following bit settings are made to	The following bit settings are made
	enable interrupts:	to enable interrupts:
	SCR.TIE bit = 1	SCR.TIE bit = 1
	TXI interrupt IEN bit = 1	Also, the following bit settings are
	Also, the following bit settings are	made to enable transmission:
	made to enable transmission:	SCR.TE bit = 1
	SCR.TE bit = 1	When the SCR.TE bit is set to 1, a
	When the SCR.TE bit is set to 1, the IR	transmit interrupt (TXI interrupt) is
	flag of the transmit interrupt (TXI	generated. The first byte of transmit
	interrupt) is also set to 1. The first byte	data is written in response to the transmit interrupt.
	of transmit data is written in response to the transmit interrupt.	transmit interrupt.
[3] Transfer of first byte of	The transmit interrupt IR flag is set to	The SSR.TDRE flag is set to 1, and
transmit data to transmit	1, and a transmit interrupt is	a transmit interrupt is generated. The
shift register	generated. The transmit interrupt	receive interrupt handler then reads
erint register	handler then reads the second byte of	the second byte of data and clears
	data.	the SSR.TDRE flag to 0.
[4] Transmit interrupt at	The following bit settings are made to	The following bit settings are made
write of final data	disable the transmit interrupt:	to disable the transmit interrupt:
	SCR.TIE bit = 0	SCR.TIE bit = 0
	TXI interrupt IEN bit = 0	In addition, the following bit settings
	In addition, the following bit settings	are made to enable the transmit-end
	are made to enable the transmit-end	interrupt:
	interrupt:	SCR.TEIE bit = 1
	SCR.TEIE bit = 1	
	TEI interrupt IEN bit = 1	
[5] After write of final data	No more transmit interrupts are generate	ed.
[6] End of transmission	A transmit-end interrupt is generated.	
[7] Transmit-end interrupt	The following bit settings are made to	The following bit settings are made
handler	disable the transmit-end interrupt:	to disable the transmit-end interrupt:
	SCR.TEIE bit = 0	SCR.TEIE bit = 0
	Transmit-end interrupt IEN bit = 0	In addition, the following bit settings
	In addition, the following bit settings	are made to disable transmission:
	are made to disable transmission:	SCR.TE bit = 0
	SCR.TE bit = 0	When transmit operation is disabled,
	When transmit and receive operation	the TXD pin becomes a general I/O
	are disabled while the pin function is	port.
	set to TXD, the TXD pin enters the	
[9] Destert of transmission	high-impedance state.	d in [2] Start of transmission
[8] Restart of transmission	Processing is the same as that describe	

#### Table 3.6 Points of Difference in Operation Timing and Processing Details on RX231 Group and H8S/2378 Group (Transmission in 3-Byte Increments)

Note 1. For details, refer to 9.4, Notes Regarding Transmit-Enable Bit.



#### 3.2.2 Points of Difference in Setting Procedure for Master Transmit Operation

Table 3.7 lists the points of difference in the initial setting procedure for transmit operation. The initial setting procedure shown for the H8S/2378 Group applies to the use of interrupt control mode 2.

Table 3.8 lists points of difference in transmit interrupt processing during transmit operation.

Table 3.9 lists points of difference in transmit-end interrupt processing during transmit operation.

Step		RX (RX231)	H8S (H8S/2378) MSTPCR.BITSCI0 = 0;	
1 Cancel the module stop state.* <sup>1</sup>		SYSTEM.PRCR.WORD = 0xA502; MSTP(SCI1) = 0; SYSTEM.PRCR.WORD = 0xA500;		
2	Disable transmit/receive interrupts.	SCI1.SCR.BYTE = 0x00;	SCI0.SCR.BYTE = 0x00;	
3	Make I/O port function settings.* <sup>2</sup>	PORT2.PMR.BIT.B6 = 0; PORT1.PMR.BIT.B7 = 0; MPC.PWPR.BIT.B0WI = 0; MPC.PWPR.BIT.PFSWE = 1; MPC.P26PFS.BYTE = 0x0A; MPC.P17PFS.BYTE = 0x0A; MPC.PWPR.BIT.PFSWE = 0; MPC.PWPR.BIT.B6WI = 1; PORT2.PODR.BIT.B6 = 1; PORT2.PDR.BIT.B6 = 1; PORT2.PMR.BIT.B6 = 1; PORT1.PMR.BIT.B7 = 1;	— (No processing)	
4	Make transmit mode, etc., settings.	SCI1.SCR.BIT.CKE = 00b; SCI1.SIMR1.BYTE = 0x00; SCI1.SPMR.BYTE = 0x00; SCI1.SMR.BYTE = 0x81; SCI1.SCMR.BYTE = 0xF2; SCI1.SEMR.BYTE = 0x00;	SCI0.SCR.BIT.CKE = 00b; SCI0.SMR.BYTE = 0x81; SCI0.SCMR.BYTE = 0xF2;	
5	Make bit rate settings.* <sup>3</sup>	SCI1.BRR = 0x95;	SCI0.BRR = 0x7C;	
6	Wait for 1-bit period.	— (No processing)	1-bit period wait processing	
7	Make interrupt control mode setting.* <sup>4</sup>	(No processing)	INTC.INTCR.BIT.INTM = 10b;	
8	Make interrupt priority level setting.* <sup>5</sup>	IPR(SCI1, ) = 0x01;	INTC.IPRI.BITSCI0 = 001b;	
9	Clear interrupt requests.	IR(SCI1,TXI1) = 0; IR(SCI1,TEI1) = 0;	(No processing)	
10	Enable peripheral function interrupt requests.	SCI1.SCR.BYTE  = 0xA0;	SCI0.SCR.BYTE  = 0xA0;	
11	Enable transmit operation.	-		
12	Enable interrupt	IEN(SCI1,TXI1) = 1;		
	requests.* <sup>6</sup>	IEN(SCI1,TEI1) = 1;	(No processing)	
13	Make processor interrupt priority level setting.	(No processing)	set_imask_exr(0);	
14	Enable maskable	setpsw_i();		
	interrupts.		(No processing)	



### RX Family, H8S Family H8S to RX Migration Guide: Serial Communications Interface

Note 1. For information on the module stop function, refer to section 7, Module Stop Function.

Note 2. On the RX231 Group peripheral function pin settings are made in the MPC. For details, refer to 9.1, I/O Ports.

- Note 3. For details on the bit rate, refer to section 5, Calculating the Bit Rate.
- Note 4. The RX231 Group has no interrupt control mode. For details, refer to section 6, Points of Difference between Interrupts
- Note 5. For details of the interrupt priority level setting method, refer to section 6, Points of Difference between Interrupts

Note 6. The methods of enabling interrupt requests differ. For details, refer to section 6, Points of Difference between Interrupts

Step		RX (RX231)	H8S (H8S/2378)
1	Read TDRE flag.		if(SCI0.SSR.BIT.TDRE == 1)
	_	(No processing)	{
2	Write transmit data.	/* Writes transmit data to SCI1.TDR	/* Writes transmit data to SCI0.TDR
		register. */	register. */
3	Clear TDRE flag.		SCI0.SSR.BIT.TDRE = 0;
		(No processing)	
4	Confirm final data write.	if(Final data write finished?)	if(Final data write finished?)
		{	{
5	Disable transmit interrupt	IEN(SCI1,TXI1) = 0;	SCI0.SCR.BIT.TIE = 0;
	(after final data write only).	SCI1.SCR.BIT.TIE = 0;	while(0 != SCI0.SCR.BIT.TIE)
		while(0 != SCI1.SCR.BIT.TIE)	{
		{	}
		}	
6	Clear interrupt request	IR(SCI1,TXI1) = 0;	
	(after final data write	while(0 != IR(SCI1,TXI1))	(No processing)
	only).	{	
		}	
7	Enable transmit-end	SCI1.SCR.BIT.TEIE = 1;	SCI0.SCR.BIT.TEIE = 1;
	interrupt (after final data	IEN(SCI1,TEI1) = 1;	}
	write only).	}	}

#### Table 3.8 Points of Difference in Transmit Interrupt Processing During Transmit Operation

#### Table 3.9 Points of Difference in Transmit-End Interrupt Processing During Transmit Operation

Step		RX (RX231)	H8S (H8S/2378)	
1	Disable transmission and interrupts.	IEN(SCI1,TEI1) = 0; SCI1.SCR.BYTE &= 0x0B; while(0x00 != (SCI1.SCR.BYTE & 0xF4)) { }	SCI0.SCR.BYTE &= 0x0B; while(0x00 != (SCI0.SCR.BYTE & 0xF4)) { }	
2	Clear interrupt request.	IR(SCI1,TEI1) = 0; while(0 != IR(SCI1,TEI1)) { }	 (No processing)* <sup>1</sup>	

Note 1. The transmit-end interrupt request is cleared when the SCR.TEIE is cleared to 0.



## 3.3 Points of Difference in Slave Receive Operation

The points of difference in clock-synchronous slave receive operation are described below.

In this example, the preconditions are that receive and receive-error interrupts are used for receive processing, that receive interrupts are delayed by other interrupts during data reception, and that overrun errors are generated.

#### 3.3.1 Points of Difference in Slave Receive Operation Timing

Figure 3.3 shows points of difference in operation timing on the RX231 Group and H8S/2378 Group (for receive operation).

Table 3.10 lists points of difference in operation timing and processing details on the RX231 Group and H8S/2378 Group (for receive operation).

Timing [1][2] [4] [5] [6] Receive data (1) Receive data (2) Receive data (3) Receive data (1) RXD pin · . SCK pin "L" SCR.RE bit "0 "1 SCR.RIE bit "0 Occurrence of overrun erro <H8S> "1' SCR.ORER bit "0' Case where receive interrupt is delayed "1 SCR.RDRF bit "0 SCR.RE bit "O SCR.RIE bit IEN bit of RXI interrupt "0' Occurrence of overrun erro "1 SCR.ORER bit "0 "1 <RX> SCR.RDRF bit "0' eive interrupt is delaved Case where IR flag of RXI interrupt ł Cleared to 0 w nen inter pt reques ived rec IEN bit of ERI interrupt IR flag of ERI interrupt

The numbers [1] to [6] in Figure 3.3 correspond to items [1] to [6] in Table 3.10.

Figure 3.3 Points of Difference in Timing on RX231 Group and H8S/2378 Group (Reception)



Timing	RX (RX231)	H8S (H8S/2378)
[1] Reception enable setting	The following bit settings are made to enable interrupts: SCR.RIE bit = 1 RXI interrupt IEN bit = 1 ERI interrupt IEN bit = 1 The following bit settings are made to enable reception: SCR.RE bit = 1	The following bit settings are made to enable interrupts: SCR.RIE bit = 1 The following bit settings are made to enable reception: SCR.RE bit = 1
[2] Start of reception	Receive operation starts when a clock is input on the SCK pin.	Receive operation starts when a clock is input on the SCK pin.
[3] End of reception	After one byte of data is received, the received data is stored in the receive buffer, the receive interrupt (RXI interrupt) IR flag is set to 1, and a receive interrupt is generated. The value stored in the receive buffer is then read by the receive interrupt handler.	After one byte of data is received, the received data is stored in the receive buffer, the SSR.RDRF flag is set to 1, and a receive interrupt (RXI interrupt) is generated. The receive interrupt handler then reads the value stored in the receive buffer and clears the SSR.RDRF flag to 0.
[4] Occurrence of receive error	When an overrun error occurs, the receive-error interrupt (ERI interrupt) IR flag is set to 1. The ERI interrupt handler performs receive error processing.	When an overrun error occurs, the SSR.ORER flag is set to 1, and an ERI interrupt is generated. The ERI interrupt handler performs receive error processing.
<ul><li>[5] Clearing of receive error flag</li><li>[6] Reissuance of reception enable setting</li></ul>	After the overrun error flag in the SSR register is read, 0 is written to it to clear the error flag. When all the error flags are cleared, the ERI interrupt IR flag is cleared to 0 and a transition to the reception-enabled state occurs.	After the overrun error flag in the SSR register is read, 0 is written to it to clear the error flag. When all the error flags are cleared, a transition to the reception-enabled state occurs.

# Table 3.10Points of Difference in Operation Timing and Processing Details on RX231 Group and<br/>H8S/2378 Group (Reception)



#### 3.3.2 Points of Difference in Setting Procedure for Slave Receive Operation

Table 3.11 lists the points of difference in the initial setting procedure for receive operation. The initial setting procedure shown for the H8S/2378 Group applies to the use of interrupt control mode 2.

Table 3.12 lists points of difference in receive interrupt processing during receive operation.

Table 3.13 lists points of difference in ERI interrupt processing during receive operation.

Step		RX (RX231)	H8S (H8S/2378)
1	Cancel the module stop state.* <sup>1</sup>	SYSTEM.PRCR.WORD = 0xA502; MSTP(SCI5) = 0; SYSTEM.PRCR.WORD = 0xA500;	MSTPCR.BITSCI1 = 0;
2	Disable transmit/receive interrupts.	SCI5.SCR.BYTE = 0x00;	SCI1.SCR.BYTE = 0x00;
3	Make I/O port function settings.* <sup>2</sup>	PORTA.PMR.BIT.B3 = 0; PORTA.PMR.BIT.B1 = 0; MPC.PWPR.BIT.B0WI = 0; MPC.PWPR.BIT.PFSWE = 1; MPC.PA3PFS.BYTE = 0x0A; MPC.PA1PFS.BYTE = 0x0A; MPC.PWPR.BIT.PFSWE = 0; MPC.PWPR.BIT.B0WI = 1; PORTA.PMR.BIT.B3 = 1; PORTA.PMR.BIT.B1 = 1;	— (No processing)
4	Make receive mode, etc., settings.	SCI5.SCR.BIT.CKE = 10b; SCI5.SIMR1.BYTE = 0x00; SCI5.SPMR.BYTE = 0x00; SCI5.SMR.BIT.CM= 1; SCI5.SCMR.BYTE = 0xF2; SCI5.SEMR.BYTE = 0x00;	SCI1.SCR.BIT.CKE = 10b; SCI1.SMR.BIT.CA = 1; SCI1.SCMR.BYTE = 0xF2;
5	Wait for 1-bit period.	— (No processing)	1-bit period wait processing
6	Make interrupt control mode setting.* <sup>3</sup>	— (No processing)	INTC.INTCR.BIT.INTM = 10b;
7	Make interrupt priority level setting.* <sup>4</sup>	IPR(SCI5, ) = 0x01;	INTC.IPRI.BITSCI1 = 001b;
8	Clear interrupt requests.	IR(SCI5,RXI5) = 0;	— (No processing)
9	Enable peripheral function interrupt requests.	SCI5.SCR.BYTE  = 0x50;	SCI1.SCR.BYTE  = 0x50;
10	Enable transmit/receive operation.		
11	Enable interrupt requests.* <sup>5</sup>	IEN(SCI5,RXI5) = 1; IEN(SCI5,ERI5) = 1;	(No processing)
12	Make processor interrupt priority level setting.	— (No processing)	set_imask_exr(0);
13	Enable maskable interrupts.	setpsw_i();	— (No processing)
Not	e 2. On the RX231 Group p 9.1, I/O Ports.	module stop function, refer to section 7, eripheral function pin settings are made no interrupt control mode. For details, r errupts	e in the MPC. For details, refer to



- Note 4. For details of the interrupt priority level setting method, refer to section 6, Points of Difference between Interrupts
- Note 5. The methods of enabling interrupt requests differ. For details, refer to section 6, Points of Difference between Interrupts
- Note 6. The specifications of the receive-error interrupt differ between microcontrollers. For details, refer to User's Manual: Hardware.

Step		RX (RX231)	H8S (H8S/2378)
1	Read RDRF flag.		if(SCI1.SSR.BIT.RDRF == 1)
		(No processing)	{
2	Read receive data.	/* Reads receive data from	/* Reads receive data from
		SCI5.RDR register. */	SCI1.RDR register. */
3	Clear RDRF flag.	_	SCI1.SSR.BIT.RDRF = 0;
		(No processing)	
4	Confirm reception of final data.	if(Final data received?)	if(Final data received?)
		{	{
5	Disable reception and	IEN(SCI5,RXI5) = 0;	SCI1.SCR.BYTE &= 0x0B;
	interrupts (after reception of	IEN(SCI5,ERI5) = 0;	while(0x00 != (SCI1.SCR.BYTE &
	final data only).	SCI5.SCR.BYTE &= 0x0B;	0xF4))
		while(0x00 != (SCI5.SCR.BYTE &	{
		0xF4))	}
		{	}
		}	}
6	Clear interrupt request.	IR(SCI5,RXI5) = 0;	
		while(0 != IR(SCI5,RXI5))	(No processing)
		{	
		}	
		IR(SCI5,ERI5) = 0;	
		while(0 != IR(SCI5,ERI5))	
		{	
		}	
		}	



Step RX (RX231) H8S (H8S/2378)				
St		RX (RX231)	H8S (H8S/2378) dummy = SCI1.SSR.BIT.ORER; /* * <sup>1</sup> */	
1	Read ORER flag.	dummy = SCI5.SSR.BIT.ORER; /* * <sup>1</sup> */		
2	Processing when receive error occurs	if(dummy == 1) {	if(dummy == 1) {	
3	Perform dummy read of receive buffer.	dummy_data = SCI5.RDR;	(No processing)	
4	Error handler	/* Indicate processing when overrun error occurs. */	/* Indicate processing when overrun error occurs. */	
5	Disable reception and interrupts.	IEN(SCI5,RXI5) = 0; IEN(SCI5,ERI5) = 0; SCI5.SCR.BYTE &= 0x0B; while(0x00 != (SCI5.SCR.BYTE & 0xF4)) { }	SCI1.SCR.BYTE &= 0x0B; while(0x00 != (SCI1.SCR.BYTE & 0xF4)) { }	
6	Clear ORER flag.	SCI5.SSR.BIT.ORER = 0; while(0 != SCI5.SSR.BIT.ORER) { }	SCI1.SSR.BIT.ORER = 0; while(0 != SCI1.SSR.BIT.ORER) { }	
7	Clear interrupt request.	IR(SCI5,RXI5) = 0; while(0 != IR(SCI5,RXI5)) { } IR(SCI5,ERI5) = 0; while(0 != IR(SCI5,ERI5)) { }	(No processing)	

Note 1. Before clearing the overrun error (ORER) flag, first read it while its value is 1.



## 4. Points of Difference in Asynchronous Serial Communication

This section describes points of difference in asynchronous serial communication on the RX231 Group and H8S/2378 Group.

Table 4.1 lists preconditions for asynchronous serial communication on the RX231 Group and H8S/2378 Group.

#### Table 4.1 Conditions for Asynchronous Serial Communication

	Transmit/Receive Conditions	
Item	RX (RX231)	H8S (H8S/2378)
Peripheral function operating clock	PCLKB: 24 MHz	φ: 20 MHz
Communication speed	9,600 bps	
Data length	8 bits	
Parity	None	
Stop bit	1 bit	
Data format	LSB-first	
Hardware flow control	Not used	Function not available
Channels used	SCI5	Channel 0
Pins used	RXD5: PA3	RXD0: P32
	TXD5: PA4	TXD0: P30



## 4.1 **Points of Difference in Transmit Operation**

The points of difference in transmit processing during asynchronous serial communication are described below.

The preconditions are that transmit and transmit-end interrupts are used.

#### 4.1.1 Points of Difference in Transmit Operation Timing

Figure 4.1 shows points of difference in transmit operation timing on the RX231 Group and H8S/2378 Group (for transmit operation in 3-byte increments).

Table 4.2 lists points of difference in operation timing and processing details on the RX231 Group and H8S/2378 Group (for transmit operation in 3-byte increments).

Timing [1] [2] 0 D0 TXD pin One frame One frame "1" SCR.TE bit "0 "1' SCR TIF bit "0" <H8S> "1 SCR.TDRE bit "0 "1" SCR.TEIE bit "0 "1" SCR.TE bit "0" '1' SCR.TIE bit "0" "1" IEN bit of TXI interrupt "0" "1 SCR.TDRE bit "0" '1" <RX> IR flag of TXI interrupt "0" Cleared to 0 when interrupt request receive "1" SCR.TEIE bit "0" '1' IEN bit of TEI interrupt "0" "1' IR flag of TEI interrupt "0"

The numbers [1] to [8] in Figure 4.1 correspond to items [1] to [8] in Table 4.2.

Figure 4.1 Points of Difference in Transmit Operation Timing on RX231 Group and H8S/2378 Group (Transmission in 3-Byte Increments)


Timing	RX (RX231)	H8S (H8S/2378)
[1] Before start of	When the pin function is set to TXDn,	The TXD pin is set as a general I/O
transmission	the TXD pin is in the high-impedance	port until the SCR.TE bit is set to 1
	state until the SCR.TE bit is set to 1	(transmission enabled).
	(transmission enabled).* <sup>1</sup>	
[2] Start of transmission	The following bit settings are made to	The following bit settings are made
	enable interrupts:	to enable interrupts:
	SCR.TIE bit = 1	SCR.TIE bit = 1
	TXI interrupt IEN bit = 1	Also, the following bit settings are
	Also, the following bit settings are	made to enable transmission:
	made to enable transmission:	SCR.TE bit = 1
	SCR.TE bit = 1	When the SCR.TE bit is set to 1, a
	When the SCR.TE bit is set to 1, the IR	transmit interrupt (TXI interrupt) is
	flag of the transmit interrupt (TXI	generated. The first byte of transmit
	interrupt) is also set to 1. The first byte	data is written in response to the transmit interrupt.
	of transmit data is written in response	
[3] Transfer of first byte of	to the transmit interrupt. The transmit interrupt IR flag is set to	The SSR.TDRE bit is set to 1, and a
transmit data to transmit	1, and a transmit interrupt is	transmit interrupt is generated. The
shift register	generated. The transmit interrupt	receive interrupt handler then reads
Shirt register	handler then reads the second byte of	the second byte of data and clears
	data.	the SSR.TDRE bit to 0.
[4] Transmit interrupt at	The following bit settings are made to	The following bit settings are made
write of final data	disable the transmit interrupt:	to disable the transmit interrupt:
	SCR.TIE bit = 0	SCR.TIE bit = 0
	TXI interrupt IEN bit = 0	In addition, the following bit settings
	In addition, the following bit settings	are made to enable the transmit-end
	are made to enable the transmit-end	interrupt:
	interrupt:	SCR.TEIE bit = 1
	SCR.TEIE bit = 1	
	TEI interrupt IEN bit = 1	
[5] After write of final data	No more transmit interrupts are generate	ed.
[6] End of transmission	A transmit-end interrupt is generated.	
[7] Transmit-end interrupt	The following bit settings are made to	The following bit settings are made
handler	disable the transmit-end interrupt:	to disable the transmit-end interrupt:
	SCR.TEIE bit = 0	SCR.TEIE bit = 0
	Transmit-end interrupt IEN bit = 0	In addition, the following bit settings
	In addition, the following bit settings	are made to disable transmission:
	are made to disable transmission:	SCR.TE bit = 0
	SCR.TE bit = 0	When transmit operation is disabled,
	When transmit and receive operation	the TXD pin becomes a general I/O
	are disabled while the pin function is	port.
	set to TXD, the TXD pin enters the	
	high-impedance state.	d in [0] Otart of transmission
[8] Restart of transmission	Processing is the same as that describe	a in [2] Start of transmission.

# Table 4.2Points of Difference in Operation Timing and Processing Details on RX231 Group and<br/>H8S/2378 Group (Transmission in 3-Byte Increments)

Note 1. For details, refer to 9.4, Notes Regarding Transmit-Enable Bit.



### 4.1.2 Points of Difference in Transmit Operation Setting Procedure

Table 4.3 lists the points of difference in the initial setting procedure for transmit operation. The initial setting procedure shown for the H8S/2378 Group applies to the use of interrupt control mode 2.

Table 4.4 lists points of difference in transmit interrupt processing during transmit operation.

Table 4.5 lists points of difference in transmit-end interrupt processing during transmit operation.

Table 4.3	Points of Difference in Initial	Setting Procedure for	Transmit Operation
1 0010 4.0		betting i roccuure for	rianonni operation

Ste	р	RX (RX231)	H8S (H8S/2378)
1	Cancel the module stop state.* <sup>1</sup>	SYSTEM.PRCR.WORD = 0xA502; MSTP(SCI5) = 0;	MSTPCR.BITSCI0 = 0;
		SYSTEM.PRCR.WORD = 0xA500;	
2	Disable transmit/receive	SCI5.SCR.BYTE = 0x00;	SCI0.SCR.BYTE = 0x00;
-	interrupts.		
3	-	PORTA.PMR.BIT.B4 = 0;	
	Make I/O port function settings.* <sup>2</sup>	MPC.PWPR.BIT.B0WI = 0;	(No processing)
	,	MPC.PWPR.BIT.PFSWE = 1;	(
		MPC.PA4PFS.BYTE = $0x0A;$	
		MPC.PWPR.BIT.PFSWE = 0;	
		MPC.PWPR.BIT.B0WI = 1;	
		PORTA.PMR.BIT.B4 = 1;	
4	Make transmit mode, etc.,	SCI5.SCR.BIT.CKE = 0;	SCI0.SCR.BIT.CKE = 0;
	settings.	SCI5.SIMR1.BYTE = 0x00;	SCI0.SMR.BYTE = $0x01;$
	-	SCI5.SPMR.BYTE = 0x00;	SCI0.SCMR.BYTE = 0xF2;
		SCI5.SMR.BYTE = 0x00;	
		SCI5.SCMR.BYTE = 0xF2;	
		SCI5.SEMR.BYTE = 0x00;	
5	Make bit rate settings.* <sup>3</sup>	SCI5.BRR = 0x4D;	SCI0.BRR = 0x0F;
6	Wait for 1-bit period.	,	1-bit period wait processing
	·	(No processing)	1 1 5
7	Make interrupt control		INTC.INTCR.BIT.INTM = 10b;
	mode setting.*4	(No processing)	
8	Make interrupt priority level setting.* <sup>5</sup>	IPR(SCI5, ) = 0x01;	INTC.IPRI.BITSCI0 = 001b;
9	Clear interrupt requests.	IR(SCI5,TXI5) = 0;	
			(No processing)
10	Enable peripheral	SCI5.SCR.BYTE  = 0xA0;	SCI0.SCR.BYTE  = 0xA0;
	function interrupt		
	requests.		
11	Enable transmit		
	operation.		
12	Enable interrupt	IEN(SCI5,TXI5) = 1;	—
	requests.* <sup>6</sup>		(No processing)
13	Make processor interrupt	—	set_imask_exr(0);
	priority level setting.	(No processing)	
14	Enable maskable	setpsw_i();	—
	interrupts.		(No processing)
Not	e 1. For information on the	module stop function, refer to section	7, Module Stop Function.
Not	e 2. On the RX231 Group 9.1, I/O Ports.	peripheral function pin settings are mad	de in the MPC. For details, refer to
Not	e 3. For details on the bit r	ate, refer to section 5, Calculating the E	Bit Rate.
Not	e 4. The RX231 Group has	s no interrupt control mode. For details,	, refer to section 6, Points of
	Difference between In		



- Note 5. For details of the interrupt priority level setting method, refer to section 6, Points of Difference between Interrupts
- Note 6. The methods of enabling interrupt requests differ. For details, refer to section 6, Points of Difference between Interrupts

Table 4.4 Points of Difference in Transmit Interrupt Processing During Transmit Operation	Table 4.4	Points of Difference in	Transmit Interrupt Proc	essing During Transm	it Operation
---	-----------	-------------------------	-------------------------	----------------------	--------------

Ste	ер	RX (RX231)	H8S (H8S/2378)
1	Read TDRE flag.	(No processing)	if(SCI0.SSR.BIT.TDRE == 1) {
2	Write transmit data.	/* Writes transmit data to SCI5.TDR register. */	/* Writes transmit data to SCI0.TDR register. */
3	Clear TDRE flag.	(No processing)	SCI0.SSR.BIT.TDRE = 0;
4	Confirm final data write.	if(Final data write finished?) {	if(Final data write finished?) {
5	Disable transmit interrupt (after final data write only).	SCI5.SCR.BIT.TIE = 0 IEN(SCI5,TXI5) = 0; while(0 != SCI5.SCR.BIT.TIE) { }	SCI0.SCR.BIT.TIE = 0; while(0 != SCI0.SCR.BIT.TIE) { }
6	Clear interrupt request (after final data write only).	IR(SCI5,TXI5) = 0; while(0 != IR(SCI5,TXI5)) { }	— (No processing)
7	Enable transmit-end interrupt (after final data write only).	SCI5.SCR.BIT.TEIE = 1; IEN(SCI5,TEI5) = 1; }	SCI0.SCR.BIT.TEIE = 1; } }

Table 4.5 Points of Difference in Transmit-End Interrupt Processing During Transmit Op
--

Step		RX (RX231)	H8S (H8S/2378)	
1	Disable transmission and interrupts.	SCI5.SCR.BYTE &= 0x0B; while(0x00 != (SCI5.SCR.BYTE & 0xF4)) { }	SCI0.SCR.BYTE &= 0x0B; while(0x00 != (SCI0.SCR.BYTE & 0xF4)) { }	
2	Clear interrupt request.	IR(SCI5,TEI5) = 0; while(0 != SCI5,TEI5) { }	 (No processing)* <sup>1</sup>	

Note 1. The transmit-end interrupt request is cleared when the SCR.TEIE is cleared to 0.



# 4.2 Points of Difference in Receive Operation

The points of difference in receive processing during asynchronous serial communication are described below.

In the example of processing when a receive error is generated presented, the preconditions are that receive and receiveerror interrupts are used.

### 4.2.1 Points of Difference in Receive Operation Timing

Figure 4.2 shows points of difference in receive operation timing on the RX231 Group and H8S/2378 Group (for receive operation in 3-byte increments).

Table 4.6 lists points of difference in operation timing and processing details on the RX231 Group and H8S/2378 Group (for receive operation in 3-byte increments).

The numbers [1] to [6] in Figure 4.2 correspond to items [1] to [6] in Table 4.6.

	Timing	[1] L	[2] [3	3]	[4]	[{	5] [	[6]
	RXD pin	"H" <b>*</b>	0 0001 07	, 0 000107 1 (	0 000107 1		,	0 000107 1 0 0001
	SCR.RE bit	"1" "0"						
	SCR.RIE bit	"1"				Осси	rrence of overrun error	
	SCR.ORER bit	"0"				-		
<h8s> -</h8s>	SCR.PER bit	"0"						
	SCR.FER bit	"0"			✓ Case where re	eceive ir	terrupt is delayed	
	SCR.RDRF bit	"1"						ļſ
	SCR.RE bit	"1"						
	SCR.RIE bit	"1" "0"						
	IEN bit of RXI interrupt	"1"						
	SCR.ORER bit	"0" "1" "0"				Occu	rrence of overrun error	
	SCR.PER bit	"1"						
<rx> -</rx>	SCR.FER bit	"1"						
	SCR.RDRF bit	"1"						ļſ
	IR flag of RXI interrupt	"1" "0"				<b>│</b>	terrupt is delayed	
	IEN bit of ERI interrupt	"1"					to 0 when interrupt request re	
	IR flag of ERI interrupt	"1" "0"						
	L							

Figure 4.2 Points of Difference in Reception Timing on RX231 Group and H8S/2378 Group (Reception in 3-Byte Increments)



Timing	RX (RX231)	H8S (H8S/2378)
[1] Reception enable setting	The following bit settings are made to enable interrupts: SCR.RIE bit = 1 RXI interrupt IEN bit = 1 ERI interrupt IEN bit = 1 The following bit settings are made to enable reception: SCR.RE bit = 1	The following bit settings are made to enable interrupts: SCR.RIE bit = 1 The following bit settings are made to enable reception: SCR.RE bit = 1
[2] Start of reception	When the start bit is detected, receive operation starts.	When the start bit is detected, receive operation starts.
[3] End of reception	After one byte of data is received, the received data is stored in the receive buffer, the receive interrupt (RXI interrupt) IR flag is set to 1, and a receive interrupt is generated. The value stored in the receive buffer is then read by the receive interrupt handler.	After one byte of data is received, the received data is stored in the receive buffer, the SSR.RDRF flag is set to 1, and a receive interrupt (RXI interrupt) is generated. The receive interrupt handler then reads the value stored in the receive buffer and clears the SSR.RDRF flag to 0.
[4] Occurrence of receive error	When an overrun error occurs, the receive-error interrupt (ERI interrupt) IR flag is set to 1. The ERI interrupt handler performs receive error processing.	When an overrun error occurs, the SSR.ORER flag is set to 1, and an ERI interrupt is generated. The ERI interrupt handler performs receive error processing.
<ul><li>[5] Clearing of receive error flag</li><li>[6] Reissuance of reception enable setting</li></ul>	After the overrun error flag in the SSR register is read, 0 is written to it to clear the error flag. When all the error flags are cleared, the ERI interrupt IR flag is cleared to 0 and a transition to the reception-enabled state occurs.	After the overrun error flag in the SSR register is read, 0 is written to it to clear the error flag. When all the error flags are cleared, a transition to the reception-enabled state occurs.

# Table 4.6Points of Difference in Operation Timing and Processing Details on RX231 Group and<br/>H8S/2378 Group (Reception in 3-Byte Increments)



### 4.2.2 Points of Difference in Receive Operation Setting Procedure

Table 4.7 lists the points of difference in the initial setting procedure for receive operation. The initial setting procedure shown for the H8S/2378 Group applies to the use of interrupt control mode 2.

Table 4.8 lists points of difference in receive interrupt processing during receive operation.

Table 4.9 lists points of difference in ERI interrupt processing during receive operation.

Ste	р	RX (RX231)	H8S (H8S/2378)
1	Cancel the module stop	SYSTEM.PRCR.WORD = 0xA502;	MSTPCR.BITSCI0 = 0;
	state.*1	MSTP(SCI5) = 0;	—
		SYSTEM.PRCR.WORD = 0xA500;	
2	Disable transmit/receive	SCI5.SCR.BYTE = 0x00;	SCI0.SCR.BYTE = 0x00;
	interrupts.		
3	Make I/O port function	PORTA.PMR.BIT.B3 = 0;	
	settings.* <sup>2</sup>	MPC.PWPR.BIT.B0WI = 0;	(No processing)
		MPC.PWPR.BIT.PFSWE = 1;	
		MPC.PA3PFS.BYTE = 0x0A;	
		MPC.PWPR.BIT.PFSWE = 0;	
		MPC.PWPR.BIT.B0WI = 1;	
		PORTA.PMR.BIT.B3 = 1;	
4	Make receive mode, etc.,	SCI5.SCR.BIT.CKE = 0;	SCI0.SCR.BIT.CKE = 0;
	settings.	SCI5.SIMR1.BYTE = 0x00;	SCI0.SMR.BYTE = 0x01;
		SCI5.SPMR.BYTE = 0x00;	SCI0.SCMR.BYTE = 0xF2;
		SCI5.SMR.BYTE = 0x00;	
		SCI5.SCMR.BYTE = 0xF2;	
		SCI5.SEMR.BYTE = 0x00;	
5	Make bit rate settings.* <sup>3</sup>	SCI5.BRR = 0x4D;	SCI0.BRR = 0x0F;
6	Wait for 1-bit period.		1-bit period wait processing
		(No processing)	
7	Make interrupt control		INTC.INTCR.BIT.INTM = 10b;
	mode setting.* <sup>4</sup>	(No processing)	
8	Make interrupt priority level	IPR(SCI5, ) = 0x01;	INTC.IPRI.BITSCI0 = 001b;
	setting.* <sup>5</sup>		
9	Clear interrupt requests.	IR(SCI5,RXI5) = 0;	—
		IR(SCI5,ERI5) = 0;	(No processing)
10	Enable peripheral function	SCI5.SCR.BYTE  = 0x50;	SCI0.SCR.BYTE  = 0x50;
	interrupt requests.	_	
11	Enable transmit/receive		
	operation.		
12	Enable interrupt	IEN(SCI5,RXI5) = 1;	—
	requests.* <sup>6</sup>	IEN(SCI5,ERI5) = 1;	(No processing)
13	Make processor interrupt	_	set_imask_exr(0);
	priority level setting.	(No processing)	
14	Enable maskable	setpsw_i();	—
	interrupts.		(No processing)
Not	e 1. For information on the r	module stop function, refer to section 7	7, Module Stop Function.
Not	e 2. On the RX231 Group p	eripheral function pin settings are mad	le in the MPC. For details, refer t
	9.1, I/O Ports.	-	
Not	e 3. For details on the bit ra	te, refer to section 5, Calculating the B	lit Rate.
Not	e 4. The RX231 Group has	no interrupt control mode. For details,	refer to section 6, Points of

Note 4. The RX231 Group has no interrupt control mode. For details, refer to section 6, Points of Difference between Interrupts

- Note 5. For details of the interrupt priority level setting method, refer to section 6, Points of Difference between Interrupts
- Note 6. The methods of enabling interrupt requests differ. For details, refer to section 6, Points of Difference between Interrupts
- Note 7. The specifications of the receive-error interrupt differ between microcontrollers. For details, refer to User's Manual: Hardware.

St	əp	RX (RX231)	H8S (H8S/2378)
1	Read RDRF flag.	— (No processing)	if(SCI0.SSR.BIT.RDRF == 1) {
2	Read receive data.	/* Reads receive data from SCI5.RDR register. */	/* Reads receive data from SCI0.RDR register. */
3	Clear RDRF flag.	(No processing)	SCI0.SSR.BIT.RDRF = 0;
4	Confirm reception of final data.	if(Final data received?) {	if(Final data received?) {
5	Disable transmission/reception and interrupts (after reception of final data only).	SCI5.SCR.BYTE &= 0x0F; while(0x00 != (SCI5.SCR.BYTE & 0xF0)) { }	SCI0.SCR.BYTE &= 0x0F; while(0x00 != (SCI0.SCR.BYTE & 0xF0)) { } } }
6	Clear interrupt request (after final data write only).	IR(SCI5,RXI5) = 0; while(0 != IR(SCI5,RXI5)) { } }	— (No processing)



C.L.			
Ste		RX (RX231)	H8S (H8S/2378)
1	Read ORER flag.	dummy = SCI5.SSR.BIT.ORER; /* * <sup>1</sup> */	dummy = SCI0.SSR.BIT.ORER; /* * <sup>1</sup> */
2	Processing when overrun error occurs	if(dummy == 1)	if(dummy == 1) {
		/* Indicate processing when overrun error occurs.* <sup>2</sup> */	/* Indicate processing when overrun error occurs. */
		}	}
3	Read FER flag.	dummy = SCI5.SSR.BIT.FER; /* * <sup>1</sup> */	dummy = SCI0.SSR.BIT.FER; /* * <sup>1</sup> */
4	Processing when framing error occurs	if(dummy == 1)	
	occurs	( /* la diante ano consiste cub an formin	*3 */
		/* Indicate processing when framin	ig error occurs.** 7
		}	
5	Read PER flag.	dummy = SCI5.SSR.BIT.PER; /* * <sup>1</sup> */	dummy = SCI0.SSR.BIT.PER; /* * <sup>1</sup> */
6	Processing when parity error	if(dummy == 1)	
	occurs	{	
		/* Indicate processing when parity	error occurs. */
		}	
7	Clear receive error.	SCI5.SSR.BYTE &= 0xC7;	SCI0.SSR.BYTE &= 0xC7;
		while(0 != (SCI5.SSR.BYTE &	while(0 != (SCI0.SSR.BYTE &
		0x38))	0x38))
		{	{
		}	}
8	Clear interrupt request.	IR(SCI5,ERI5) = 0;	
0	cical interrupt request.	while(0 != IR(SCI5,ERI5))	(No processing)
			(No processing)
		1	
		}	

#### Table 4.9 Points of Difference in ERI Interrupt Processing During Receive Operation

Note 1. Before clearing the overrun error (ORER) flag, framing error (FER) flag, or parity error (PER) flag, first read it while its value is 1.

Note 2. On the RX231 Group, read the RDR register as part of the overrun error handling.

Note 3. When a break is detected by means of a framing error, clear the SCR.RE bit to 0 and disable reception.



# 5. Calculating the Bit Rate

Table 5.1 shows the relationship between the BRR register setting value (N) and the bit rate (B). Note that the formulas listed in Table 5.1 are the same for the RX231 Group and H8S/2378 Group.

Mode	RX (RX231)	H8S (H8S/2378)
Clock-synchronous	N = (PCLK × $10^6$ / (64 × $2^{2n-1}$ × B)) – 1	$B = \phi \times 10^{6} / (8 \times 2^{2n-1} \times (N+1))$
Asynchronous	[When BDGM = 0 and ABCS = 0 in SEMR] N = (PCLK × $10^6$ / ( $64 \times 2^{2n-1} \times B$ )) - 1	$B = \phi \times 10^{6} / (64 \times 2^{2n-1} \times (N+1))$
	[When BDGM = 0 and ABCS = 1 in SEMR] [When BDGM = 1 and ABCS = 0 in SEMR] N = (PCLK $\times$ 10 <sup>6</sup> / (32 $\times$ 2 <sup>2n-1</sup> $\times$ B)) - 1	_
	[When BDGM = 1 and ABCS = 1 in SEMR] N = (PCLK $\times$ 10 <sup>6</sup> / (16 $\times$ 2 <sup>2n-1</sup> $\times$ B)) - 1	

B: Bit rate [bps]

N: BRR register setting value ( $0 \le N \le 255$ )

PCLK or φ: Operating frequency [MHz]

n: Determined by the setting value of SMR. The relationship between the SMR setting value and n is shown in the Table below.

The relationship between the SMR setting value and n is the same on the RX231 Group and H8S/2378 Group.

SMR Setti	ng Value		
CKS1	CKS0	n	
0	0	0	
0	1	1	
1	0	2	
1	1	3	

Table 5.2 lists the functions of the SEMR.BDGM and SEMR.ABCS bits, which appear in Table 5.1.

#### Table 5.2 Functions of SEMR.BDGM and SEMR.ABCS Bits

Bit Name	Function
BDGM	Baud rate generator double-speed mode select bit
	(Only valid when using on-chip baud rate generator in asynchronous mode)
	0: Baud rate generator outputs the clock with normal frequency.
	1: Baud rate generator outputs the clock with doubled frequency.
ABCS	Asynchronous mode base clock select bit
	(Valid in asynchronous mode only)
	0: Transfer rate with 16 base clock cycles as 1-bit period
	1: Transfer rate with 8 base clock cycles as 1-bit period



# 6. Points of Difference between Interrupts

In contrast to the H8S/2378 Group, on the RX231 Group, in addition to interrupt enable and interrupt request bits in the registers of each peripheral function, there are interrupt enable and interrupt request bits in the registers of the interrupt controller for the peripheral functions.

Table 6.1 lists the points of difference between the interrupt-related resource of SCI0.

The IERm registers (m = 02h to 1Fh) and IRn registers (n = interrupt vector number) listed in Table 6.1 are interrupt controller registers.

For the interrupt sources corresponding to the bits in the IERm registers and the interrupt vector numbers, refer to the section describing the interrupt controller in User's Manual: Hardware.

		RX (RX	231)			H8S (H8	S/2378)		
ltem		ERI0	RXI0	TXI0	TEI0	ERI0	RXI0	TXI0	TEI0
Interrupt enable register (enable bit)	Peripheral function (SCI0)	SCR.RII	E	SCR. TIE	SCR. TEIE	SCR.RII	-	SCR. TIE	SCR. TEIE
	Interrupt controller	IER1A. IEN6	IER1A. IEN7	IER1B. IEN0	IER1B. IEN1	Not avai	lable.		
Interrupt request register (source flag)	Peripheral function (SCI0)	SSR. ORER SSR. FER SSR. PER	SSR. RDRF	SSR. TDRE	SSR. TEND	SSR. ORER SSR. FER SSR. PER	SSR. RDRF	SSR. TDRE	SSR. TEND
	Interrupt controller	IR214. IR	IR215. IR	IR216. IR	IR217. IR	Not avai	lable.		

Table 6.1 Points of Difference between SCI0 Interrupt-Related Resources



Interrupts can be accepted on the RX231 Group when the following conditions are met:

- The I flag (PSW.I bit) is set to 1.
- The interrupt is enabled in the IER and IPR registers of the ICU.
- Interrupt requests are enabled by the corresponding peripheral function interrupt request enable bit.

Table 6.2 is a comparative listing of the interrupt generation conditions on the RX231 Group and H8S/2378 Group.

# Table 6.2 Comparative Listing of Interrupt Generation Conditions on RX231 Group and H8S/2378 Group

Item	RX (RX231)	H8S (H8S/2378)
Interrupt enable bit (I bit)	Setting the I bit in the PSW register to 1 (enabled) enables acceptance of maskable interrupts.	In interrupt control mode 0, setting the I bit to 0 (enabled) in the CCR register enables acceptance of maskable interrupts. In interrupt control mode 2 the I bit in the CCR register is not used.
Processor interrupt priority level	Only interrupt requests with a higher priority level than that indicated by the IPL[3:0] bits in the PSW register are accepted.	In interrupt control mode 2 only interrupt requests with a higher priority level than that indicated by bits I2 to I0 in the EXR register are accepted. In interrupt control mode 0 the bits I2 to I0 in the EXR register is not used.
Interrupt priority level	Set in the IPR register.	In interrupt control mode 0 the default settings are used. In interrupt control mode 2 the IPR register settings are used.
Interrupt request flag	The interrupt controller manages all interrupt status flags for peripheral functions, external pins, NMI interrupts, etc.	The interrupt controller manages interrupt status flags for external interrupts, and interrupt status flags for internal interrupt sources are managed within each on-chip peripheral function.
Interrupt request enable	Set in the IER register for maskable interrupts and in the NMIER register for non-maskable interrupts.	IRQ interrupts are enabled by settings in the IER register.
Peripheral function interrupt enable	Interrupts can be enabled or disabled b	by each peripheral function.



Table 6.3 lists points of difference in the enabling and priority levels of processor interrupts.

On the RX231 Group the processor interrupt priority level is 0 (lowest level) by default when the PSW.I bit is set to 1 (interrupt enabled), so maskable interrupts are enabled.

On H8S/2378 Group, in interrupt control mode 0, processor interrupt priority levels are not used when the CCR.I bit is cleared to 0 (interrupt enabled), so maskable interrupts are enabled.

On H8S/2378 Group, in interrupt control mode 2, the processor interrupt priority level is 7 (highest level) by default, so maskable interrupts are enabled by setting bits I2 to I0 in EXR.

#### Table 6.3 Points of Difference in Enabling and Priority Levels of Processor Interrupts

		H8S (H8S/2378)		
Item	RX (RX231)	Interrupt Control Mode 0	Interrupt Control Mode 2	
Interrupt enable default value	PSW.I bit: 0 (interrupt mask)	CCR.I bit: 1 (interrupt mask)	Not used* <sup>1</sup>	
Processor interrupt priority level default value	PSW.IPL[3:0] bits: 0000b (lowest level)	Not used* <sup>1</sup>	EXR bits I2 to I0: 111b (highest level)	
Operation after a reset	Maskable interrupts are no	t accepted.		
Note 1 Den't core				

Note 1. Don't care.

Table 6.4 lists some of the embedded functions used for enabling interrupts.

#### Table 6.4 Embedded Functions Used for Enabling Interrupts (Partial Listing)

	Description			
		H8S (H8S/2378)		
Item	RX (RX231)	Interrupt Control Mode 0	Interrupt Control Mode 2	
Processor interrupt enable setting	setpsw_i(); * <sup>1</sup>	set_imask_ccr(0); * <sup>1</sup>	Not used	
Processor interrupt priority level setting (setting = 0)	set_ipl(0); * <sup>1</sup>	Not used	set_imask_exr(0); * <sup>1</sup>	

Note 1. The file machine.h must be included.

For details, refer to the sections describing the interrupt controller (ICU), CPU, and peripheral functions used in User's Manual: Hardware.



# 7. Module Stop Function

On the H8S/2378 Group and RX231 Group it is possible to halt the functioning of individual peripheral modules.

Power consumption can be reduced by transitioning unused peripheral modules to the module stop state. Modules not listed in Table 7.1 are in the module stop state after a reset.

#### Table 7.1 Modules that Operate under Initial Settings on RX231 Group and H8S/2378 Group

RX (RX231)	H8S (H8S/2378)	
DMAC, DTC, RAM	EXDMAC, DMAC, DTC	

When a module is in the module stop state, its registers cannot be read or written to.

Before using any module not listed in Table 7.1, it is necessary to cancel the module stop state and then make initial settings.

For details, refer to the section describing the low power consumption functions in User's Manual: Hardware.



### 8. Register Write Protection Function

On the RX231 Group it is possible to protect important registers from being overwritten if program runaway occurs. The protect register (PRCR) is used to specify the registers that are protected by this function.

Register protection can be enabled for the clock generation circuit–related registers, flash memory–related registers, operating mode–related registers, low power consumption function–related registers, low-power timer–related registers, LVD–related registers, and software reset register.

For details, refer to the section on the register write protection function in User's Manual: Hardware.



# 9. Key Points when Migrating from H8S to RX

Some points to keep in mind when migrating from the H8S/2378 Group to the RX231 Group are described below.

# 9.1 I/O Ports

On the RX231 Group it is necessary to make settings to the MPC to assign pins to peripheral function I/O signals.

To apply I/O control to a pin on the RX231 Group, make the following two settings:

- PFS register of MPC: Select the peripheral function to be assigned to the pin.
- PMR register of I/O port: Select whether to assign the pin to a general I/O port or a peripheral function.

Table 9.1 provides a comparative listing of I/O settings for peripheral function pins on the RX231 Group and H8S/2378 Group.

# Table 9.1 Comparison of I/O settings for Peripheral Function Pins on RX231 Group and H8S/2378 Group Group

Function	RX (RX231)	H8S (H8S/2378)
Pin function selection	I/O pins for peripheral functions can be assigned from a selection of multiple pins by making settings in the PFS register.	Pins can be switched between general I/O port and peripheral function settings and pin functions selected through combinations of the MCU operating
General I/O port/peripheral function switching	Settings in the PMR register can be used to select whether specific pins are used as I/O ports or as peripheral functions.	mode, the setting of the SYSCR.EXPE bit, the PFCR registers, the DDR registers, and the settings of the various peripheral functions.

For details, refer to the sections describing the multi-function pin controller (MPC) and I/O ports in User's Manual: Hardware.



RX Family, H8S Family H8S to RX Migration Guide: Serial Communications Interface

# 9.2 I/O Register Macros

The macro definitions listed below are contained in the I/O register definition file (iodefine.h) of the RX231 Group.

Using macro definitions can make program code easier to read.

Table 9.2 lists macro usage examples.

#### Table 9.2 Macro Usage Examples

Macro	Usage Example
IR("module name","bit name")	IR(MTU0,TGIA0) = 0;
	Clears the IR bit corresponding to TGIA0 of MTU0 to 0 (clear
	interrupt request).
DTCE("module name","bit name")	DTCE(MTU0,TGIA0) = 1;
	Sets the DTCE bit corresponding to TGIA0 of MTU0 to 1 (enable
	DTC start).
IEN("module name","bit name")	IEN(MTU0,TGIA0) = 1;
	Sets the IEN bit corresponding to TGIA0 of MTU0 to 1 (enable
	interrupt).
IPR("module name","bit name")	IPR(MTU0,TGIA0) = 0x02;
	Sets the IPR bits corresponding to TGIA0 of MTU0 to 2 (interrupt
	priority level 2).
MSTP("module name")	MSTP(MTU) = 0;
	Clears the module stop setting bit of MTU0 to 0 (cancel module stop
	state).
VECT("module name","bit name")	<pre>#pragma interrupt(Excep_MTU0_TGIA0(vect=VECT(MTU0,TGIA0)))</pre>
	Declares the interrupt function corresponding to TGIA0 of MTU0.



### 9.3 Embedded Functions

On the RX231 Group interrupt functions are provided to implement control register settings or special instructions. To use these embedded functions, include the file machine.h.

Table 9.3 lists (examples of) points of difference between control register settings and special instructions on the RX231 Group and H8S/2378 Group.

# Table 9.3 Points of Difference between Control Register Settings and Special Instructions on RX231 Group and H8S/2378 Group (Example)

	Format		
Item	RX (RX231)	H8S (H8S/2378)	
Set I flag to 1.	setpsw_i(); * <sup>1</sup>	set_imask_ccr(1); * <sup>1</sup> * <sup>2</sup>	
Clear I flag to 0.	clrpsw_i(); * <sup>1</sup>	set_imask_ccr(0); * <sup>1</sup> * <sup>2</sup>	
Expand to WAIT instruction.	wait(); * <sup>1</sup>	None	
Expand to NOP instruction.	nop(); * <sup>1</sup>	nop(); * <sup>1</sup>	

Note 1. It is necessary to include the file machine.h.

Note 2. I = 1 means enable interrupts on the RX231 Group, and I = 1 means mask interrupts on the H8S/2378 Group.

# 9.4 Notes Regarding Transmit-Enable Bit

When a pin's function is set to TXDn and the SCR.TE bit is cleared to 0 (serial transmit operation disabled), the pin's output enters the high-impedance state.

To prevent the TXDn line from entering the high-impedance state, do one of the following:

(1) Connect a pull-up resistor to the TXDn line.

(2) Change the pin's setting to "general I/O port, output" before clearing the SCR.TE bit to 0. Also, change the pin function to TXDn after setting the SCR.TE bit to 1.



# **10. Reference Documents**

User's Manual: Hardware H8S/2378 Group, H8S/2378R Group Hardware Manual Rev.7.00 (REJ09B0109-0700) RX230 Group and RX231 Group User's Manual: Hardware Rev.1.10 (R01UH0496EJ0110)

(The latest versions can be downloaded from the Renesas Electronics website.)

#### Application Note

RX Family, M16C Family Migrating From the M16C Family to the RX Family: Clock Synchronous Serial Data Communications Rev.1.00 (R01AN1927EJ0100)

(The latest versions can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest versions can be downloaded from the Renesas Electronics website.)

User's Manual: Development Environment

CC-RX Compiler User's Manual Rev.1.04 (R20UT3248EJ0104) H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor Compiler Package Ver.6.01 User's Manual (REJ10B0161-0100) (The latest versions can be downloaded from the Renesas Electronics website.)



# Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



# **Revision History**

		Description	
Rev.	Date	Page	Summary
1.00	Nov. 13, 2017		First edition issued

#### General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

### 1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access
  these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
   Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronic
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.3.0-1 November 2016)

# RENESAS

### **Renesas Electronics Corporation**

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

SALES OFFICES

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited Dukes Meadow, Miliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

### Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

# Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd.

# TaF, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seou Tel: +82-2-558-3737, Fax: +82-2-558-5141 Seoul, 135-080, Korea