

Introduction

SOS is the international Morse code distress signal (· · · — — — · · ·) which became the worldwide standard by 1908. While it has since been replaced by the Global Maritime Distress and Safety System, SOS is still widely recognized as a visual distress signal. This application note describes how to generate the SOS signal using GreenPAK. This design can be described as a simple digital pattern generator.

SOS circuit design

As seen in the Fig1. schematic, the linear implementation uses six DFFs, two 2-bit LUTs, two 4-bit LUTs, two delays, one 3-bit LUT and filter. The design can be divided into 4 operational blocks: power ON/OFF, time generator, 5-bit state machine and 32-bit DE-MUX.

The power ON/OFF block is implemented using 2-bit LUT0, POR, Delay1 and DFF3. The time generator is implemented using Delay0 and 2-bit LUT4.

The 5-bit state machine is implemented using DFF4-DFF7 with nRESET and Pipe delay. The 32-bit DE-MUX is implemented using 4-bit LUT0, 4-bit LUT1 and 3-bit LUT7.

SOS circuit analysis

When this device is powered on, PIN8 is LOW. If PIN2 goes HIGH longer than 20ms, DFF3 output goes HIGH. It indicates that the device is turned ON. DFF4-DFF7 and Pipe Delay will then be turned ON. The time generator starts and it generates short pulses every 100ms (this period can be changed) for DFF4 and Pipe Delay.

DFF4-7 and Pipe Delay outputs will go HIGH after DFF3 output goes HIGH (11111). Following the first short pulse from time generator, DFF4 output goes LOW and other DFFs and Pipe delay outputs will go HIGH (11110). With each pulse from the time generator, the state machine outputs will change as: (11111->11110->11101->...->00001->00000->11111). The state machine has 32 states which change on each cycle.




Fig 1. SOS schematic

4-bit LUT0, 4-BIT LUT1 and 3-bit LUT7 operate as a serial generator and can generate any 32 bit code, which in this case it generates the SOS signal.

Conclusion

The SOS signal generator can be used to add emergency transmit features to flashlights, audio, or various radio devices. This design was implemented using a GreenPAK IC having low power consumption, using very little space, and having wide VDD operating range. It can be adapted to provide other patterns or codes as well.




Fig 2. SOS timing diagram



Fig 3. SOS functionality waveforms

Channel1 – PIN2(START)

Channel2 – PIN8(OUTPUT)

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.