

[Notes]

R20TS0806EC0100

Rev.1.00

Feb. 01, 2022

Smart Configurator for RH850

Outline

When using Smart Configurator for RH850, note the following points.

1. Notes on using T&H path self-diagnosis function of A/D Converter
2. Notes on redundant macros and wrong comments in A/D Converter header file

1. Notes on using T&H path self-diagnosis function of A/D Converter

1.1 Applicable Products

Smart Configurator for RH850 V1.2.0 or later version

1.2 Applicable Devices

RH850 family: RH850/U2A group

- RH850/U2A16 (516-pin product, 292-pin product)
- RH850/U2A8 (292-pin product)

1.3 Details

When using T&H path self-diagnosis function of A/D Converter (refer to Figure1-1) on the following peripherals, the function can't be enabled/disabled correctly even if the T&H path self-diagnosis function is already selected/unselected on GUI. The actual generated code is the opposite of the GUI setting.

- RH850/U2A16 (516-pin product, 292-pin product)
ADCJ0, ADCJ1, ADCJ2
- RH850/U2A8 (292-pin product)
ADCJ0, ADCJ1, ADCJ2




Figure 1-1 T&H path self-diagnosis setting

1.4 Workaround

Manually modify the code in the following source file

- Source file: "r_cg_ad.h".
- Macro value: `_ADC_TH_PATH_SELF_DIAGNOSIS_ENABLE`,
`_ADC_TH_PATH_SELF_DIAGNOSIS_DISABLE`

Note: If code is generated again, the previous state will be restored. Modification is necessary each time after performing code generation.

This is an example of the required modification. Manually change the macro values in “r_cg_ad.h”. In the following example, the code in red color is wrong code before modification, while the code in blue color is correct code after modification.

Before modification:

```
/*
    Pin level self-diagnostic control register (ADCJnTDCR)
*/
/* T&H path self-diagnosis enable (THSDE) */
#define _ADC_TH_PATH_SELF_DIAGNOSIS_ENABLE      (0x00UL) /* T&H path self-
diagnosis is enable */
#define _ADC_TH_PATH_SELF_DIAGNOSIS_DISABLE      (0x80UL) /* T&H path self-
diagnosis is disabled */
.....
```

After modification:

```
/*
    Pin level self-diagnostic control register (ADCJnTDCR)
*/
/* T&H path self-diagnosis enable (THSDE) */
#define _ADC_TH_PATH_SELF_DIAGNOSIS_ENABLE      (0x80UL) /* T&H path self-
diagnosis is enable */
#define _ADC_TH_PATH_SELF_DIAGNOSIS_DISABLE      (0x00UL) /* T&H path self-
diagnosis is disabled */
.....
```

1.5 Schedule for Fixing the Problem

This problem will be fixed in next version. (Scheduled to be released in Jul 2022.)

2. Notes on redundant macros and wrong comments in A/D Converter header file

2.1 Applicable Products

Smart Configurator for RH850 V1.2.0 and later version

2.2 Applicable Devices

RH850 family: RH850/U2A group

- RH850/U2A16 (516-pin product, 292-pin product)
- RH850/U2A8 (292-pin product)

2.3 Details

When using A/D Converter on the following peripherals, there are mistakes in header file(r_cg_ad.h).

- Redundant macros: `_ADC_VIRTUAL_CHANNEL_END_INT_DISABLE`,
`_ADC_VIRTUAL_CHANNEL_END_INT_ENABLE`
- Wrong comments: comments of `_ADC_VIRTUAL_END_INT_ENABLE`,
`_ADC_VIRTUAL_END_INT_DISABLE`
- RH850/U2A16 (516-pin product, 292-pin product)
ADCJ0, ADCJ1, ADCJ2
- RH850/U2A8 (292-pin product)
ADCJ0, ADCJ1, ADCJ2

```

/*
 * Virtual channel control register (ADCJnVCRj)
 */
/* A/D conversion end interrupt enable (ADIE) */
#define _ADC_VIRTUAL_CHANNEL_END_INT_DISABLE (0x00000000UL) /* not generated */
#define _ADC_VIRTUAL_CHANNEL_END_INT_ENABLE (0x00000100UL) /* generated */
/* Upper limit/lower limit table select (VCULLMTBS[3:0]) */
#define _ADC_LIMIT_TABLE_SELECT_NONE (0x00000000UL) /* Upper limit and lower limit are not checked */
#define _ADC_LIMIT_TABLE_SELECT_0 (0x10000000UL) /* Upper limit and lower limit are checked for VCULLMTBR0 */
#define _ADC_LIMIT_TABLE_SELECT_1 (0x20000000UL) /* Upper limit and lower limit are checked for VCULLMTBR1 */
#define _ADC_LIMIT_TABLE_SELECT_2 (0x30000000UL) /* Upper limit and lower limit are checked for VCULLMTBR2 */
#define _ADC_LIMIT_TABLE_SELECT_3 (0x40000000UL) /* Upper limit and lower limit are checked for VCULLMTBR3 */
#define _ADC_LIMIT_TABLE_SELECT_4 (0x50000000UL) /* Upper limit and lower limit are checked for VCULLMTBR4 */
#define _ADC_LIMIT_TABLE_SELECT_5 (0x60000000UL) /* Upper limit and lower limit are checked for VCULLMTBR5 */
#define _ADC_LIMIT_TABLE_SELECT_6 (0x70000000UL) /* Upper limit and lower limit are checked for VCULLMTBR6 */
#define _ADC_LIMIT_TABLE_SELECT_7 (0x80000000UL) /* Upper limit and lower limit are checked for VCULLMTBR7 */
/* Wait time table select (WITS[3:0]) */
#define _ADC_WAIT_TIME_SELECT_NONE (0x00000000UL) /* Wait time are not checked */
#define _ADC_WAIT_TIME_TABLE_0 (0x10000000UL) /* Wait time are checked for WAITTR0 */
#define _ADC_WAIT_TIME_TABLE_1 (0x20000000UL) /* Wait time are checked for WAITTR1 */
#define _ADC_WAIT_TIME_TABLE_2 (0x30000000UL) /* Wait time are checked for WAITTR2 */
#define _ADC_WAIT_TIME_TABLE_3 (0x40000000UL) /* Wait time are checked for WAITTR3 */
#define _ADC_WAIT_TIME_TABLE_4 (0x50000000UL) /* Wait time are checked for WAITTR4 */
#define _ADC_WAIT_TIME_TABLE_5 (0x60000000UL) /* Wait time are checked for WAITTR5 */
#define _ADC_WAIT_TIME_TABLE_6 (0x70000000UL) /* Wait time are checked for WAITTR6 */
#define _ADC_WAIT_TIME_TABLE_7 (0x80000000UL) /* Wait time are checked for WAITTR7 */
/* GTM entry enable (GTMEN) */
#define _ADC_GTM_ENTRY_ENABLE (0x00100000UL) /* GTM entry enable */
#define _ADC_GTM_ENTRY_DISABLE (0x00000000UL) /* GTM entry disabled */
/* A/D conversion type (CNVCLS[3:0]) */
#define _ADC_NORMAL (0x00000000UL) /* Normal A/D conversion */
#define _ADC_HOLD_VALUE (0x00000800UL) /* Hold value A/D conversion */
#define _ADC_EXTENDED_SAMPLING (0x00001000UL) /* Normal A/D conversion at extended sampling cycle */
#define _ADC_AD_CORE_DIAGNOSIS (0x00001800UL) /* ADcore self-diagnosis A/D conversion */
#define _ADC_ADDITION_MODE (0x00002000UL) /* Addition mode A/D conversion */
#define _ADC_MPX_NORMAL (0x00002800UL) /* MPX normal A/D conversion */
#define _ADC_MPX_ADDITION_MODE (0x00003000UL) /* MPX addition mode A/D conversion */
#define _ADC_PIN_LEVEL_DIAGNOSIS (0x00003800UL) /* Pin level self-diagnosis A/D conversion */
#define _ADC_BREAK_MODE1 (0x00004000UL) /* A/D conversion in wiring-break detection mode 1 */
#define _ADC_BREAK_MODE2_PULLDOWN (0x00004800UL) /* A/D conversion in wiring-break detection mode 2 (physical) */
#define _ADC_BREAK_MODE2_PULLUP (0x00008000UL) /* A/D conversion in wiring-break detection mode 2 (physical) */
#define _ADC_BREAK_MODE1_DIAGNOSIS (0x00008800UL) /* Self-diagnosis A/D conversion in wiring-break detection mode 1 */
#define _ADC_BREAK_MODE2_PULLDOWN_DIAGNOSIS (0x00009000UL) /* Self-diagnosis A/D conversion in wiring-break detection mode 2 (physical) */
#define _ADC_BREAK_MODE2_PULLUP_DIAGNOSIS (0x00009800UL) /* Self-diagnosis A/D conversion in wiring-break detection mode 2 (physical) */
#define _ADC_DATA_PATH_DIAGNOSIS (0x0000A000UL) /* Self-diagnosis A/D conversion in wiring-break detection mode 2 (physical) */
/* Virtual channel end interrupt enable (ADIE) */
#define _ADC_VIRTUAL_END_INT_ENABLE (0x00000800UL) /* INT_ADx is not output at the end of virtual channel */
#define _ADC_VIRTUAL_END_INT_DISABLE (0x00000000UL) /* INT_ADx is output at the end of virtual channel */

```

Redundant macros

Wrong comments: these 2 comments are reversed.

Figure 2-1 mistakes in header file

2.4 Workaround

The mistakes do not have effect on A/D Converter operation, please ignore and do not use the redundant macros. For wrong comments, please take care that the meanings are reversed.

2.5 Schedule for Fixing the Problem

This problem will be fixed in next version. (Scheduled to be released in Jul 2022.)

Revision History

Rev.	Date	Description	
		Page	Summary
1.00	Feb.01.22	-	First edition issued

Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

The past news contents have been based on information at the time of publication. Now changed or invalid information may be included.

The URLs in the Tool News also may be subject to change or become invalid without prior notice.

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/