

REV	COMMENT	DATE	DRAWN BY
1.00	Release	22/12/2016	M.Rafenne
2.00	Update V1.10 / V2.00 (mod1)	13th, Feb 2017	R.Romes

P01: TITLE

P02: Placement

P03: R-CarV3M_POWER /Debug

P04: R-CarV3M

P05: R-CarV3M DDR3L

P06: R-CarV3M HDMI

P07: R-CarV3M ETHERNET

P08: QSPI_Hyper_FLASH


P09: MODE_SWITCH _ SCIF to USB/ HMI


P10: R-CarV3M Connectors to Base Board

Preliminary


CONFIDENTIAL


P02: Placement







VCC_VDDQ_DU SELECT






P05: R-CarV3M DDR3L


V3M DDR3L



2 x DDR3 = 1Gbyte



DDRs Decoupling



1GBx2 = 2GByte Layout Note:

Following signals need Ground guard.
MCK0, MCK0#

P07: R-CarV3M ETHERNET

Group 1

AVB_TXC_V3M
AVB_TX_CTL_V3M
AVB_TD[3:0]_V3M


AVB_RXC_V3M
AVB_RX_CTL_V3M
AVB_RD[3:0]_V3M

Layout Note:


Matched Trace Length from R-CarV3M to KSZ9031.
(max 250Mbps/pin)

CPLD configuratrion



IF	and	Then
AVB0_MAGIC_V3M	PRESETOUT7	AVB0_PHY_PRESET0_V3M
0	0	0
0	1	0
1	0	0
1	1	1



INPUTS		INPUT/OUTPUT A	FUNCTION
OE	S		
L	L	B1	A port = B1 port
L	H	B2	A port = B2 port
H	X	Z	Disconnect





P08: QSPI_Hyper_FLASH




CPLD signals configuration	QSPI0_ON_SEL	QSPI1_ON_SEL	SEL_1	SEL_2	SEL_3	SEL_4
Hyper_Flash	1	1	1	1	1	1
QSPI0_on_board	1	0	1	0	0	1
QSPI0_Base	0	0	1	0	1	0
QSPI1_Base	0	0	0	1	1	1

P09: MODE_SWITCH / SCIF to USB/ HMI


SCIF0>USB




CPLD Programming
The USB_SEL signal is Enable signal Low active




CPLD Programming
The USB_SEL signal is Enable signal Low active



The USB_SEL signal is Enable signal Low active



CPLD Programming
The USB_SEL signal is Enable signal Low active



I/Os Should be defined

HMI OUTPUT/INPUT

Mode Pin setting via CPLD
After RESET# release High Z

