




CONFIDENTIAL INFORMATION

PREPARED: BL/BT	DATED: 23/04/2013	DRAWING NO: 44-179-170-01-B	REV: C	
RESPONSIBLE: BT	DATED: 23/04/2013	SHEET NAME: JTAG	PAGE: 2 OF 16	

TITLE:
AUDIO DSP PMIC CUSTOMER EVAL BOARD





CONFIDENTIAL INFORMATION


PREPARED: BL/BT	DATED: 23/04/2013
RESPONSIBLE: BT	DATED: 23/04/2013

TITLE:
AUDIO DSP PMIC CUSTOMER EVAL BOARD

DRAWING NO: 44-179-170-01-B	REV: C
SHEET NAME: USB_LEVEL_SHIFTER	PAGE: 4 OF 16



SAM3U - DUT I/F




SCHEMATIC TEMPLATE REV PA2 (November 30, 2011) DIALOG DOCUMENT NUMBER 31-902-03

CONFIDENTIAL INFORMATION

PREPARED:	DATED:
BL/BT	23/04/2013
RESPONSIBLE:	DATED:
BT	23/04/2013


TITLE:		AUDIO DSP PMIC CUSTOMER EVAL BOARD	
DRAWING NO:	44-179-170-01-B	REV:	C
SHEET NAME:	COMS_IF	PAGE:	5 OF 16






Hardware mode default to 24-bit I2S

S/PDIF_A Error



S/PDIF OPTICAL I/O




SAM3U/SPDIF RESET GENERATOR

CONFIDENTIAL INFORMATION


PREPARED:	DATED:
BL/BT	23/04/2013
RESPONSIBLE:	DATED:
BT	23/04/2013

TITLE: AUDIO DSP PMIC CUSTOMER EVAL BOARD		DRAWING NO: 44-179-170-01-B		REV: C
SHEET NAME: S/PDIF_A		PAGE: 6 OF 16		





Hardware mode default to 24-bit I2S



AIF2 SOURCE SELECT




SCHEMATIC TEMPLATE REV PA2 (November 30, 2011) DIALOG DOCUMENT NUMBER 31-902-03

CONFIDENTIAL INFORMATION

PREPARED:	DATED:
BL/BT	23/04/2013
RESPONSIBLE:	DATED:
BT	23/04/2013

TITLE:		AUDIO DSP PMIC CUSTOMER EVAL BOARD	
DRAWING NO:	44-179-170-01-B	REV:	C
SHEET NAME:	S/PDIF_B		PAGE:
		7 OF 16	








SCHEMATIC TEMPLATE REV PA2 (November 30, 2011) DIALOG DOCUMENT NUMBER 31-902-03




CONFIDENTIAL INFORMATION

PREPARED:	DATED:
BL/BT	23/04/2013
RESPONSIBLE:	DATED:
BT	23/04/2013

TITLE:		AUDIO DSP PMIC CUSTOMER EVAL BOARD	
DRAWING NO:	44-179-170-01-B	REV:	C
SHEET NAME:	MIC_INPUT		
PAGE:	9 OF 16		









SCHEMATIC TEMPLATE REV PA2 (November 30, 2011) DIALOG DOCUMENT NUMBER 31-902-03





CONFIDENTIAL INFORMATION





PREPARED:	DATED:
BL/BT	23/04/2013
RESPONSIBLE:	DATED:
BT	23/04/2013

TITLE:		AUDIO DSP PMIC CUSTOMER EVAL BOARD	
DRAWING NO:	44-179-170-01-B	REV:	C
SHEET NAME:	AUX_INPUT		PAGE:
		11 OF 16	











Layout Note:
Place Reg Output Capacitor within 1cm of Reg on traces directly to output and GND pins.

Design Note:
Output Cap (including any p//l connected caps) ESR must be between 0.1 and 10 Ohms








CONFIDENTIAL INFORMATION

PREPARED: BL/BT	DATED: 23/04/2013
RESPONSIBLE: BT	DATED: 23/04/2013

TITLE: AUDIO DSP PMIC CUSTOMER EVAL BOARD		
DRAWING NO: 44-179-170-01-B	REV: C	
SHEET NAME: POWER_SUPPLY		PAGE: 14OF 16

LAYOUT NOTE: ALIGN LEDS IN ROW




LAYOUT NOTE: SPREAD GND CONNECTORS EVENLY THROUGHOUT BOARD

SCHEMATIC TEMPLATE REV PA2 (November 30, 2011) DIALOG DOCUMENT NUMBER 31-902-03			
CONFIDENTIAL INFORMATION		TITLE: AUDIO DSP PMIC CUSTOMER EVAL BOARD	
		DRAWING NO: 44-179-170-01-B	REV: C
PREPARED: BL/BT	DATED: 23/04/2013	SHEET NAME: POWER_LEDS	
RESPONSIBLE: BT	DATED: 23/04/2013	PAGE: 15 OF 16	



REV	DATE	ENGINEER	NOTES
C	28/03/2013	BL/BT	J85 (unpop 1x3 header) added.



Leave at least 20mm spacing around daughter-board header connectors
Rubber Feet in corners, four close to centre of the board
The diagram shows a suggested placement of the interfaces to this evaluation board

CONFIDENTIAL INFORMATION		TITLE: AUDIO DSP PMIC CUSTOMER EVAL BOARD	
PREPARED: BL/BT	DATED: 23/04/2013	DRAWING NO: 44-179-170-01-B	REV: C
RESPONSIBLE: BT	DATED: 23/04/2013	SHEET NAME: REVISION	PAGE: 16OF 16

