


ISL224P25 DUAL INPUT CUSTOMER EVALUATION DAUGHER CARD






- ISL224P25EV1Z
- ISL224P25EV1Z_ ANALOG FRONT-END/CLOCK/SYNCRONOUS RESET
- ISL224P25EV1Z_ IO/LEVEL TRANSLATOR ID/PROM

Title			
Title			
Size	Number		Revision
B	Page 1		A
Date:	11/18/2010	Sheet	of
File:	Y:\PCB\ISLA224R72EV1Z TITLE.Sch		
Drawn By:			




Sampling Clock Populate Depopulate

Sine C28, C29 C38, C39
LVDS C38, C39 C28, C29




INTERISL PROPRIETARY AND CONFIDENTIAL. SUBJECT TO NONDISCLOSURE AGREEMENT


Title		
Analog Front End, Clock, Synce Reset		
Size	Number	Revision
B	page3	A
Date:	11/18/2010	Sheet of
File:	Y:\PCB\USLA224IR72EVIZ Analog Input.doc	Drawn By Doc




Top Silkscreen





Top Layer Routing






Split Power Plane







Bottom Layer Routing

Bottom Silkscreen

