



**IDT<sup>®</sup>**  
**Tsi384 PCIe<sup>®</sup>-to-PCI Bridge**  
**User Manual**

**May 5, 2014**

#### GENERAL DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

#### CODE DISCLAIMER

Code examples provided by IDT are for illustrative purposes only and should not be relied upon for developing applications. Any use of the code examples below is completely at your own risk. IDT MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND CONCERNING THE NONINFRINGEMENT, QUALITY, SAFETY OR SUITABILITY OF THE CODE, EITHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. FURTHER, IDT MAKES NO REPRESENTATIONS OR WARRANTIES AS TO THE TRUTH, ACCURACY OR COMPLETENESS OF ANY STATEMENTS, INFORMATION OR MATERIALS CONCERNING CODE EXAMPLES CONTAINED IN ANY IDT PUBLICATION OR PUBLIC DISCLOSURE OR THAT IS CONTAINED ON ANY IDT INTERNET SITE. IN NO EVENT WILL IDT BE LIABLE FOR ANY DIRECT, CONSEQUENTIAL, INCIDENTAL, INDIRECT, PUNITIVE OR SPECIAL DAMAGES, HOWEVER THEY MAY ARISE, AND EVEN IF IDT HAS BEEN PREVIOUSLY ADVISED ABOUT THE POSSIBILITY OF SUCH DAMAGES. The code examples also may be subject to United States export control laws and may be subject to the export or import laws of other countries and it is your responsibility to comply with any applicable laws or regulations.

#### LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

IDT, the IDT logo, and Integrated Device Technology are trademarks or registered trademarks of Integrated Device Technology, Inc.

# Contents

<b>About this Document</b> .....	<b>15</b>
Scope .....	15
Document Conventions .....	15
Revision History .....	17
<b>1. Functional Overview</b> .....	<b>19</b>
1.1 Overview .....	19
1.2 Features .....	20
1.2.1 General Features .....	20
1.2.2 PCIe Features .....	21
1.2.3 PCI-X Features .....	21
1.2.4 PCI Features .....	21
1.3 Device Architecture .....	22
1.4 Typical Applications .....	25
<b>2. Signal Descriptions</b> .....	<b>27</b>
2.1 Overview .....	27
2.2 PCIe Interface Signals .....	28
2.3 PCI/X Interface Signals .....	29
2.4 EEPROM Interface Signals .....	32
2.5 JTAG Interface Signals .....	33
2.6 Power-up Signals .....	34
2.7 Power Supply Signals .....	34
<b>3. Data Path</b> .....	<b>37</b>
3.1 Overview .....	37
3.1.1 Upstream Data Path .....	37
3.1.2 Downstream Data Path .....	38
3.2 Transaction Management .....	39
3.2.1 Upstream Transaction Management .....	39
3.2.2 Downstream Transaction Management .....	40
3.3 Buffer Structure .....	40
3.3.1 Upstream Non-posted Buffer .....	40
3.3.2 Upstream Posted Buffer .....	41
3.3.3 Downstream Non-posted Buffer .....	42
3.3.4 Downstream Posted Buffer .....	42
3.4 Flow Control .....	42
3.5 Prefetching Algorithm .....	43
3.6 Short Term Caching .....	44
3.7 Lane Reversal and Polarity Reversal .....	44

<b>4.</b>	<b>Addressing .....</b>	<b>45</b>
4.1	Overview .....	45
4.2	Memory-mapped I/O Space .....	45
4.3	Prefetchable Space .....	47
4.4	I/O Space .....	48
4.5	VGA Addressing .....	50
4.6	ISA Addressing .....	50
4.7	Non-transparent Addressing .....	51
4.7.1	PCIe to PCI/X Non-prefetchable Address Remapping .....	52
4.7.2	PCIe to PCI/X Prefetchable Address Remapping .....	52
4.7.3	PCI/X to PCIe Address Remapping .....	53
4.8	Opaque Addressing .....	55
<b>5.</b>	<b>Configuration Transactions .....</b>	<b>57</b>
5.1	Overview .....	57
5.2	Configuration Transactions .....	57
5.2.1	Type 0 Configuration Transactions .....	58
5.2.2	Type 1 Configuration Transactions .....	59
5.2.3	Type 1 to Type 0 Conversion .....	59
5.2.4	Type 1 to Type 1 Forwarding .....	60
5.2.5	Type 1 to Special Cycle Forwarding .....	60
5.3	PCIe Enhanced Configuration Mechanism .....	61
5.4	Configuration Retry Mechanisms .....	61
<b>6.</b>	<b>Bridging .....</b>	<b>63</b>
6.1	Overview .....	63
6.2	Flow Control Advertisements .....	63
6.3	Buffer Size and Management .....	64
6.4	Assignment of Requestor ID and Tag .....	64
6.5	Forwarding of PCIe to PCI .....	65
6.5.1	PCIe Memory Write Request .....	65
6.5.2	PCIe Non-posted Requests .....	65
6.6	Forwarding of PCIe to PCI-X .....	66
6.6.1	PCIe Memory Write Request .....	66
6.6.2	PCIe Non-posted Requests .....	66
6.7	Forwarding of PCI to PCIe .....	67
6.7.1	PCI Memory Write Request .....	67
6.7.2	PCI Non-posted Requests .....	67
6.8	Forwarding of PCI-X to PCIe .....	68
6.9	Split Completion Buffer .....	68
6.10	PCI Transaction Support .....	69
6.11	PCI-X Transaction Support .....	70
6.12	PCIe Transaction Support .....	71
6.13	Message Transactions .....	72
6.13.1	INTx Interrupt Signaling .....	72

6.13.2	Power Management	72
6.13.3	Locked Transaction	72
6.13.4	Slot Power Limit	72
6.13.5	Vendor-defined and Device ID	72
6.14	Transaction Ordering	73
<b>7.</b>	<b>PCI/X Arbitration</b>	<b>75</b>
7.1	Overview	75
7.2	Block Diagram	75
7.3	PCI/X Arbitration Scheme	76
<b>8.</b>	<b>Interrupt Handling</b>	<b>79</b>
8.1	Overview	79
8.2	Interrupt Sources	80
8.3	Interrupt Routing	80
<b>9.</b>	<b>Error Handling</b>	<b>81</b>
9.1	Overview	81
9.2	PCIe as Originating Interface	84
9.2.1	Received Poisoned TLPs	85
9.2.2	Received ECRC Errors	86
9.2.3	PCI/X Uncorrectable Data Errors	87
9.2.4	PCI/X Uncorrectable Address/Attribute Errors	89
9.2.5	Received Master-Abort on PCI/X Interface	89
9.2.6	Received Target-Abort On PCI/X Interface	91
9.2.7	PCIe Unsupported Request Completion Status	92
9.2.8	PCIe Completer Abort Completion Status	93
9.2.9	Receiver of an Unexpected Completion	93
9.3	PCI/X as Originating Interface	94
9.3.1	Received PCI/X Errors	95
9.3.2	Unsupported Request Completion Status	99
9.3.3	Completer Abort Completion Status	99
9.3.4	Split Completion Message with Completer Errors	100
9.4	Timeout Errors	103
9.4.1	PCIe Completion Timeout Errors	103
9.4.2	PCI Delayed Transaction Timeout Errors	103
9.5	Other Errors	104
9.6	Error Handling Tables	105
<b>10.</b>	<b>Reset, Clocking, and Initialization</b>	<b>111</b>
10.1	Reset	111
10.1.1	PCIe Link Reset	112
10.1.2	PCI/X Bus Reset	113
10.2	Clocking	114
10.2.1	PCIe Clocking	114

10.2.2	PCI/X Clocking .....	114
10.3	Initialization .....	119
<b>11.</b>	<b>Power Management .....</b>	<b>121</b>
11.1	Overview .....	121
11.1.1	Features .....	121
11.1.2	Unsupported Features .....	122
11.2	Power Management Capabilities .....	122
11.3	Power States .....	122
11.3.1	ASPM .....	122
11.3.2	L0 State .....	123
11.3.3	L0s State .....	123
11.3.4	L1 State .....	123
11.3.5	L2/L3 Ready .....	123
11.3.6	L3 State .....	123
11.3.7	LDn State .....	123
11.3.8	Link State Summary .....	124
11.3.9	Device Power States .....	125
11.3.10	D0 State .....	125
11.3.11	D3 <sub>Hot</sub> State .....	125
11.3.12	D3 <sub>Cold</sub> State .....	125
11.3.13	D State Transitions .....	126
11.3.14	Power Management Event .....	126
11.3.15	Power State Summary .....	127
<b>12.</b>	<b>Serial EEPROM .....</b>	<b>129</b>
12.1	Overview .....	129
12.2	System Diagram .....	130
12.3	EEPROM Image .....	132
12.4	Functional Timing .....	133
<b>13.</b>	<b>JTAG .....</b>	<b>137</b>
13.1	Overview .....	137
13.2	TAP Controller Initialization .....	138
13.3	Instruction Register .....	138
13.4	Bypass Register .....	138
13.5	JTAG Device ID Register .....	138
13.6	JTAG Register Access .....	139
13.6.1	Register Access from JTAG .....	139
13.6.2	Write Access to Registers from the JTAG Interface .....	139
13.6.3	Read Access to Registers from JTAG Interface .....	140
13.7	Dedicated Test Pins .....	141
13.8	Accessing SerDes TAP Controller .....	141

<b>14. Register Descriptions</b>	<b>143</b>
14.1 Overview	143
14.2 PCI Configuration Space	144
14.3 Register Map	147
14.3.1 PCI Identification Register	150
14.3.2 PCI Control and Status Register	151
14.3.3 PCI Class Register	155
14.3.4 PCI Miscellaneous 0 Register	156
14.3.5 PCI Bus Number Register	157
14.3.6 PCI Secondary Status and I/O Limit and Base Register	158
14.3.7 PCI Memory Base and Limit Register	161
14.3.8 PCI PFM Base and Limit Register	162
14.3.9 PCI PFM Base Upper 32 Address Register	163
14.3.10 PCI PFM Limit Upper 32 Address Register	163
14.3.11 PCI I/O Address Upper 16 Register	164
14.3.12 PCI Capability Pointer Register	165
14.3.13 PCI Bridge Control and Interrupt Register	166
14.3.14 Secondary Retry Count Register	172
14.3.15 PCI Miscellaneous Control and Status Register	173
14.3.16 PCI Miscellaneous Clock Straps Register	176
14.3.17 Upstream Posted Write Threshold Register	177
14.3.18 Completion Timeout Register	178
14.3.19 Clock Out Enable Function and Debug Register	179
14.3.20 SERRDIS_OPQEN_DTC Register	180
14.4 Opaque Addressing Registers	181
14.4.1 Opaque Memory Lower Register	181
14.4.2 Opaque Memory Upper Base Register	182
14.4.3 Opaque Memory Upper Limit Register	182
14.5 Upstream Non-transparent Address Remapping Registers	183
14.5.1 NTMA Control Register	183
14.5.2 NTMA Primary Upper Base Register	184
14.5.3 NTMA Secondary Lower Base Register	184
14.5.4 NTMA Secondary Upper Base Register	185
14.5.5 NTMA Secondary Lower Limit Register	185
14.5.6 NTMA Secondary Upper Limit Register	186
14.6 PCI Capability Registers	186
14.6.1 PCI-X Capability and Status Register	187
14.6.2 PCI-X Bridge Status Register	189
14.6.3 PCI-X Upstream Split Transaction Control Register	191
14.6.4 PCI-X Downstream Split Transaction Control Register	192
14.6.5 PCI Power Management Capability Register	193
14.6.6 PCI Power Management Control and Status Register	195
14.6.7 EEPROM Control Register	197
14.6.8 Secondary Bus Device Mask Register	198
14.6.9 Short-term Caching Period Register	200

14.6.10	Retry Timer Status Register . . . . .	201
14.6.11	Prefetch Control Register . . . . .	202
14.7	PCIe Capability Registers . . . . .	203
14.7.1	PCIe Capabilities Register . . . . .	204
14.7.2	PCIe Device Capabilities Register . . . . .	205
14.7.3	PCIe Device Control and Status Register . . . . .	207
14.7.4	PCIe Link Capabilities Register . . . . .	210
14.7.5	PCIe Link Control Register . . . . .	212
14.8	Downstream Non-transparent Address Remapping Registers . . . . .	214
14.8.1	Secondary Bus Non-prefetchable Address Remap Control Register . . . . .	214
14.8.2	Secondary Bus Non-prefetchable Upper Base Address Remap Register . . . . .	215
14.8.3	Secondary Bus Prefetchable Address Remap Control Register . . . . .	215
14.8.4	Secondary Bus Prefetchable Upper Base Address Remap Register . . . . .	216
14.8.5	Primary Bus Non-prefetchable Upper Base Address Remap Register . . . . .	216
14.8.6	Primary Bus Non-prefetchable Upper Limit Remap Register . . . . .	217
14.9	Advanced Error Reporting Capability Registers . . . . .	218
14.9.1	PCIe Advanced Error Reporting Capability Register . . . . .	218
14.9.2	PCIe Uncorrectable Error Status Register . . . . .	219
14.9.3	PCIe Uncorrectable Error Mask Register . . . . .	220
14.9.4	PCIe Uncorrectable Error Severity Register . . . . .	221
14.9.5	PCIe Correctable Error Status Register . . . . .	222
14.9.6	PCIe Correctable Error Mask Register . . . . .	223
14.9.7	PCIe Advanced Error Capabilities and Control Register . . . . .	224
14.9.8	PCIe Header Log 1 Register . . . . .	225
14.9.9	PCIe Header Log 2 Register . . . . .	225
14.9.10	PCIe Header Log 3 Register . . . . .	226
14.9.11	PCIe Header Log 4 Register . . . . .	226
14.9.12	PCIe Secondary Uncorrectable Error Status Register . . . . .	227
14.9.13	PCIe Secondary Uncorrectable Error Mask Register . . . . .	228
14.9.14	PCIe Secondary Uncorrectable Error Severity Register . . . . .	229
14.9.15	PCIe Secondary Error Capabilities and Control Register . . . . .	230
14.9.16	PCIe Secondary Header Log 1 Register . . . . .	230
14.9.17	PCIe Secondary Header Log 2 Register . . . . .	231
14.9.18	PCIe Secondary Header Log 3 Register . . . . .	232
14.9.19	PCIe Secondary Header Log 4 Register . . . . .	232
14.9.20	Replay Latency Register . . . . .	233
14.9.21	ACK/NACK Update Latency Register . . . . .	234
14.9.22	N_FTS Register . . . . .	235
14.10	PCIe and SerDes Control and Status Registers . . . . .	235
14.10.1	Base Offset Address Calculation . . . . .	235
14.10.2	PCIe Per-Lane Transmit and Receive Registers . . . . .	237
14.10.3	PCIe Transmit and Receive Status Register . . . . .	237
14.10.4	PCIe Output Status and Transmit Override Register . . . . .	238
14.10.5	PCIe Receive and Output Override Register . . . . .	239
14.10.6	PCIe Debug and Pattern Generator Control Register . . . . .	240

14.10.7	PCIe Pattern Matcher Control and Error Register . . . . .	241
14.10.8	PCIe SS Phase and Error Counter Control Register . . . . .	242
14.10.9	PCIe Scope Control and Frequency Integrator Register . . . . .	243
14.10.10	PCIe Clock Module Control and Status Registers . . . . .	244
14.10.11	PCIe Control and Level Status Register . . . . .	244
14.10.12	PCIe Control and Level Override Register . . . . .	245
<b>15.</b>	<b>Electrical Characteristics . . . . .</b>	<b>247</b>
15.1	Absolute Maximum Ratings . . . . .	247
15.2	Recommended Operating Conditions . . . . .	248
15.3	Power Characteristics . . . . .	249
15.4	Power Supply Sequencing . . . . .	249
15.5	DC Operating Characteristics . . . . .	250
15.6	AC Timing Specifications . . . . .	250
15.6.1	PCI/X Interface AC Signal Timing . . . . .	250
15.6.2	PCIe Differential Transmitter Output Specification . . . . .	252
15.6.3	PCIe Differential Receiver Input Specifications . . . . .	257
15.6.4	Reference Clock . . . . .	260
15.6.5	Boundary Scan Test Signal Timing . . . . .	261
15.6.6	Reset Timing . . . . .	261
15.7	AC Timing Waveforms . . . . .	262
<b>16.</b>	<b>Packaging . . . . .</b>	<b>265</b>
16.1	Mechanical Diagram . . . . .	265
16.2	Thermal Characteristics . . . . .	266
16.3	Moisture Sensitivity . . . . .	267
<b>17.</b>	<b>Ordering Information . . . . .</b>	<b>269</b>
17.1	Part Numbers . . . . .	269
17.2	Part Numbering Information . . . . .	269
<b>A.</b>	<b>PCIe Programmable Transmit and Receive Equalization . . . . .</b>	<b>271</b>
A.1	Overview . . . . .	271
A.2	Transmit Drive Level and Equalization . . . . .	271
A.3	Receive Equalization . . . . .	272
	<b>Glossary . . . . .</b>	<b>273</b>
	<b>Index . . . . .</b>	<b>277</b>



# Figures

Figure 1:	Tsi384 Block Diagram	20
Figure 2:	Tsi384 Device Architecture	22
Figure 3:	Motherboard Application — PC, Server, SBC, Industrial PC	25
Figure 4:	External Storage Application	26
Figure 5:	Server Add-in Cards for Networking and Storage	26
Figure 6:	Upstream Data Path	38
Figure 7:	Downstream Data Path	39
Figure 8:	Memory-mapped I/O Address Space	46
Figure 9:	64-bit Prefetchable Memory Address Range	48
Figure 10:	I/O Address Space	49
Figure 11:	ISA Mode I/O Addressing	51
Figure 12:	Memory Window Remapping Example	54
Figure 13:	PCIe Configuration Address Format	57
Figure 14:	PCI Type 0 Configuration Address Format	58
Figure 15:	PCI Type 1 Configuration Address Format	58
Figure 16:	PCI-X Type 0 Configuration Address Format	58
Figure 17:	PCI-X Type 1 Configuration Address Format	58
Figure 18:	PCI/X Arbiter Block Diagram	76
Figure 19:	PCI/X Arbitration Priority	77
Figure 20:	Interrupt Handling Diagram	80
Figure 21:	PCIe Flowchart of Device Error Signaling and Logging Operations	83
Figure 22:	Transaction Error Forwarding with PCIe as Originating Interface	84
Figure 23:	Transaction Error Forwarding with PCI/X as Originating Interface	94
Figure 24:	Reset Timing	112
Figure 25:	PCIe Clocking	114
Figure 26:	PCI/X Clocking	115
Figure 27:	Master Mode Clocking	116
Figure 28:	Slave Clocking	118
Figure 29:	PCIe Link Power Management States	124
Figure 30:	D State Transitions	126
Figure 31:	EEPROM Interface	130
Figure 32:	9-bit EEPROM Read Timing	133
Figure 33:	16-bit EEPROM Read Timing	134
Figure 34:	9-bit EEPROM Write Timing	134
Figure 35:	16-bit EEPROM Write Timing	135
Figure 36:	EEPROM WREN Instruction Timing	135
Figure 37:	EEPROM RDSR Instruction Timing	135
Figure 38:	Read/Write Access from JTAG — Serial Data In	139
Figure 39:	Observe from JTAG — Serial Data Out	139
Figure 40:	PCIe SerDes Connections	141
Figure 41:	Transmitter Eye Voltage and Timing Diagram	256
Figure 42:	Minimum Receiver Eye Timing and Voltage Compliance Specification	259

Figure 43: Weighing Function for RMS Phase Jitter Calculation ..... 260

Figure 44: Input Timing Measurement Waveforms ..... 262

Figure 45: Output Timing Measurement Waveforms ..... 263

Figure 46: PCI/X TOV (max) Rising Edge AC Test Load ..... 263

Figure 47: PCI/X TOV (max) Falling Edge AC Test Load ..... 263

Figure 48: PCI/X TOV (min) AC Test Load ..... 264

Figure 49: Mechanical Diagram 256 pin 17x17mm BGA ..... 265

Figure 50: Drive Strength and Equalization Waveform. .... 272

## Tables

Table 1:	Pin Types	27
Table 2:	PCIe Interface Signals	28
Table 3:	PCI/X Interface Signals	29
Table 4:	EEPROM Interface Signals	32
Table 5:	JTAG Interface Signals	33
Table 6:	Power-up Signals	34
Table 7:	Power Supply Signals	34
Table 8:	Initial Credit Advertisement	43
Table 9:	PCI Transaction Support	69
Table 10:	PCI-X Transaction Support	70
Table 11:	PCIe Transaction Support	71
Table 12:	Transaction Ordering	73
Table 13:	Error Forwarding Requirements (Step A to Step B) for Received PCIe Errors	84
Table 14:	Bridge Requirements for Transactions Requiring a Completion (Immediate Response)	84
Table 15:	Error Forwarding Requirements for Received PCI/X Errors	94
Table 16:	Error Forwarding Requirements for PCI Delayed Transaction	95
Table 17:	Abnormal Conditions and Tsi384's Response to Split Completion Message	100
Table 18:	ECRC Errors	105
Table 19:	Poisoned TLP Errors	105
Table 20:	Malformed TLP Errors	106
Table 21:	Link and Flow Control Errors	107
Table 22:	Uncorrectable Data/Address/Attribute Errors	108
Table 23:	Received Master/Target Abort Error	109
Table 25:	Request Errors	110
Table 24:	Completion Errors	110
Table 26:	Reset Summary	111
Table 27:	Reset Timing	112
Table 28:	PCI/X Bus Mode and Speed Capability	116
Table 29:	Master Mode and Clock Rate	117
Table 30:	Master Mode External Clock Compensation	117
Table 31:	Slave Mode and Clock Rate	119
Table 32:	Slave Mode Clock Insertion Compensation	119
Table 33:	Initialization Pattern	120
Table 34:	PCIe Link States	124
Table 35:	Power Management State Summary	127
Table 36:	EEPROM Image	132
Table 37:	PCI Type 1 Configuration Header	144
Table 38:	PCI-X Capability Registers	145
Table 39:	Power Management Capability Registers	145
Table 40:	PCIe Capability Registers	145
Table 41:	Advanced Error Reporting Capability Registers	146
Table 42:	Register Map	147

---

Table 43:	SerDes Per-lane and Clock Control and Status Register Map.....	235
Table 44:	TX_LVL Values .....	245
Table 45:	Absolute Maximum Ratings – PCI .....	247
Table 47:	Recommended Operating Conditions .....	248
Table 46:	Absolute Maximum Ratings – PCIe .....	248
Table 48:	Power Characteristics.....	249
Table 49:	DC Operating Characteristics .....	250
Table 50:	PCI/X Clock (PCI_CLK) Specification.....	250
Table 51:	AC Specifications for PCI/X Interface .....	251
Table 52:	PCIe Differential Transmitter Output Specification .....	252
Table 53:	PCIe Differential Receiver Input Specifications .....	257
Table 54:	Reference Clock (PCIE_REFCLK_n/p) Electrical Characteristics.....	260
Table 55:	Boundary Scan Test Signal Timings .....	261
Table 56:	Reset Timing .....	261
Table 57:	Thermal Characteristics .....	266
Table 58:	Junction to Ambient Characteristics .....	266
Table 59:	Part Numbers .....	269

## About this Document

This section discusses the following topics:

- “Scope”
- “Document Conventions”
- “Revision History”

## Scope

The *Tsi384 PCIe-to-PCI Bridge User Manual* discusses the features, capabilities, and configuration requirements for the Tsi384.

## Document Conventions

This document uses the following conventions.

### Non-differential Signal Notation

Non-differential signals are either active-low or active-high. An active-low signal has an active state of logic 0 (or the lower voltage level), and is denoted by a lowercase “n”. An active-high signal has an active state of logic 1 (or the higher voltage level), and is not denoted by a special character. The following table illustrates the non-differential signal naming convention.

State	Single-line signal	Multi-line signal
Active low	NAME <sub>n</sub>	NAME <sub>n</sub> [3]
Active high	NAME	NAME[3]

### Differential Signal Notation

Differential signals consist of pairs of complement positive and negative signals that are measured at the same time to determine a signal’s active or inactive state (they are denoted by “\_p” and “\_n”, respectively). The following table illustrates the differential signal naming convention.

State	Single-line signal	Multi-line signal
Inactive	NAME <sub>p</sub> = 0 NAME <sub>n</sub> = 1	NAME <sub>p</sub> [3] = 0 NAME <sub>n</sub> [3] = 1
Active	NAME <sub>p</sub> = 1 NAME <sub>n</sub> = 0	NAME <sub>p</sub> [3] is 1 NAME <sub>n</sub> [3] is 0

## Object Size Notation

- A *byte* is an 8-bit object.
- A *word* is a 16-bit object.
- A *doubleword* (Dword) is a 32-bit object.

## Numeric Notation

- Hexadecimal numbers are denoted by the prefix *0x* (for example, 0x04).
- Binary numbers are denoted by the prefix *0b* (for example, 0b010).
- Registers that have multiple iterations are denoted by {*x..y*} in their names; where *x* is first register and address, and *y* is the last register and address. For example, REG{0..1} indicates there are two versions of the register at different addresses: REG0 and REG1.

## Symbols



This symbol indicates a basic design concept or information considered helpful.



This symbol indicates important configuration information or suggestions.



This symbol indicates procedures or operating levels that may result in misuse or damage to the device.

## Document Status Information

- **Advance** – Contains information that is subject to change, and is available once prototypes are released to customers.
- **Preliminary** – Contains information about a product that is near production-ready, and is revised as required.
- **Formal** – Contains information about a final, customer-ready product, and is available once the product is released to production.

## Revision History

### May 5, 2014, Formal

- Changed the 00110 setting to 112 from 102 for UPST\_PWR\_THRES in the “Upstream Posted Write Threshold Register”
- Updated step 3 in “Initialization”
- Added footnote H to Table 51: AC Specifications for PCI/X Interface

### August 2009, Formal

This version of the document does not include any technical changes.

### May 2009, Formal

- Added additional information about the TEST\_BCE signal (see Table 5)
- Added missing register offset, 0x010, to the register map (Table 42)
- Revised the description of the CSR\_SEL\_400 bit in the “PCI Miscellaneous Clock Straps Register”
- Changed the minimum value of the T<sub>OV1</sub> parameter for PCI 66 MHz to 2 ns (see Table 51)

### July 2008, Formal

- Removed reference to PCIE\_REXT pin because it is not applicable to the Tsi384
- Changed the Pin Type definition of various signals (see “Signal Descriptions”)
- Added Design Recommendations for Tsi384’s signals (see “Signal Descriptions”). This information previously resided in the *Tsi384 Board Design Guidelines*.
- Corrected the description of the JTAG\_TDO signal. Previously it indicated that the signal should be pulled low if unused. The correct description for this signal if unused is to leave it unconnected (see “JTAG Interface Signals”).
- Updated the “PCIe and SerDes Control and Status Registers”
- Added a new section that discusses “PCIe Programmable Transmit and Receive Equalization”

### February 2008, Formal

- Added a note that explains how the EEPROM Controller handles an EEPROM byte count value that is programmed to a non-multiple of 6 (see “System Diagram”)
- Revised the description of the “Opaque Memory Lower Register”
- Added bits 18–20 to the “PCIe Link Capabilities Register”

### October 2007, Formal

- Revised the description of the PWRUP\_EN\_ARB signal (see “[Power-up Signals](#)”)
- Corrected the name of the PCI\_PCIXCAP\_PU signal that was used in several figures in “[PCI/X Clocking](#)”. This signal was previously incorrectly named S\_PCIXCAP\_PU.
- Added power and current characteristics (see “[Power Characteristics](#)”)

### July 2007, Preliminary

- Added error handling tables for PCIe and PCI/X (see “[Error Handling Tables](#)”)
- Updated the power supply sequencing information to indicate that the Tsi384 does not have any specific sequencing constraints (see “[Power Supply Sequencing](#)”)
- Redefined two SerDes registers (see “[PCIe Debug and Pattern Generator Control Register](#)” and “[PCIe Pattern Matcher Control and Error Register](#)”)

### April 2007, Preliminary

- Updated the description of PCI/X bus arbitration (see “[PCI/X Arbitration Scheme](#)”)
- Added a cautionary note on how to use an EEPROM with the Tsi384 (see “[System Diagram](#)”)
- Updated the description of how JTAG can provide access to the Tsi384’s registers (see “[JTAG Register Access](#)”)
- Added a new bit, PCI\_MISC\_CLK\_STRAPS[CSR\_SEL\_400], to allow configuration of the PLL clock (see “[PCI Miscellaneous Clock Straps Register](#)”)
- Added electrical and packaging information. This information used to reside in the *Tsi384 Hardware Manual*, which is now an obsolete document.

### December 2006, Preliminary

This version includes numerous minor changes.

### October 2006, Advance

This version includes numerous minor changes.

---

# 1. Functional Overview

Topics discussed include the following:

- “Overview”
- “Features”
- “Device Architecture”
- “Typical Applications”


---

## 1.1 Overview

The IDT Tsi384 is a high-performance bus bridge that connects the PCI Express (PCIe) protocol to the PCI and PCI-X bus standards (see [Figure 1](#)).

The Tsi384's PCIe Interface is a superior performance, configurable port that supports 1, 2, or 4 lanes. This enables the bridge to offer exceptional throughput performance of up to 1 GBps per transmit and receive direction. The device's PCI/X Interface can operate up to 133 MHz in PCI-X mode, or up to 66 MHz in PCI mode. This interface offers designers extensive flexibility by supporting three types of addressing modes: transparent, opaque, and non-transparent.

Figure 1: Tsi384 Block Diagram



## 1.2 Features

The Tsi384's key features are listed in the following sub-sections.

### 1.2.1 General Features

- Forward bridge, PCIe to PCI/X
- Single store and forward for optimal latency performance
- Supports three modes of addressing:
  - Transparent: For efficient, flow-through configurations
  - Opaque: For multi-processor configurations and enhanced private device support
  - Non-transparent: For address remapping of the PCIe and the PCI/PCI-X domains
- Compliant to the following specifications:
  - *PCI Express Base Specification (Revision 1.1)*
  - *PCI Express-to-PCI/PCI-X Bridge Specification (Revision 1.0)*
  - *PCI-to-PCI Bridge Specification (Revision 1.2)*

- *PCI Local Bus Specification (Revision 3.0)*
- *PCI-X Addendum to PCI Local Bus Specification (Revision 2.0)* (mode 1 only)
- *PCI Bus Power Management Interface Specification (Revision 1.2)*
- 3.3V PCI/X I/Os
- Support for four external PCI/X bus masters through an integrated arbiter
- Support for external PCI/X bus arbiter
- Support for Masquerade mode (can overwrite vendor and device ID from EEPROM)
- JTAG IEEE 1149.1, 1149.6
- Support for D0, D3 hot, D3 cold power management states
- Packaged in 17 x 17 mm, 256-pin PBGA

### 1.2.2 PCIe Features

- 1, 2, or 4 lanes
- 512-byte maximum payload
- Advanced error reporting capability
- Lane reversal and lane polarity inversion
- End-to-end CRC (ECRC) check and generation
- Up to four outstanding memory reads
- Four, 128-byte read completion buffers
- ASPM L0s link state power management
- Legacy interrupt signaling
- Hot plug support

### 1.2.3 PCI-X Features

- 32/64-bit addressing
- 32/64-bit data bus
- 50-, 66-, 100-, and 133-MHz operation
- Up to eight outstanding memory reads
- 4-KB read completion buffer

### 1.2.4 PCI Features


- 32/64-bit addressing
- 32/64-bit data bus
- 25-, 33-, 50-, and 66-MHz operation
- Up to eight outstanding read requests

- 4-KB read completion buffer
- Short-term caching support

### 1.3 Device Architecture

A high-level, architectural diagram of the Tsi384 is displayed in Figure 2. For more information about data flow through the device, see “Upstream Data Path” and “Downstream Data Path”.

Figure 2: Tsi384 Device Architecture



Packets received on the PCIe Interface are processed by the data link layer and transaction layer, if applicable. If a packet is destined for the transaction layer, its address is decoded and forwarded to the appropriate destination:

- Configuration register
- Downstream posted write buffer
- Downstream read request queue
- Downstream read completion buffer

PCI/X data that is destined for the PCIe fabric are subject to PCIe ordering rules. Data is pulled from the appropriate queue:

- Configuration register
- Upstream posted write buffer
- Upstream read request queue
- Upstream read completion buffer

PCI/X transactions that are decoded for the PCIe address space are forwarded to the appropriate queue:

- Upstream read request queue
- Upstream posted write buffer

PCI-X read completion (Tsi384 is target), from a split transaction, are also decoded and sent to the downstream read completion buffer.

Transactions destined for downstream devices on the PCI/X bus, are subject to PCI/X ordering rules. Data is pulled from the appropriate queue:

- Downstream posted write buffer
- Downstream read request queue

PCI-X read completion (Tsi384 is master), from a split transaction, are also ordered and pulled from the upstream read completion buffer.

PCIe is a serialized protocol at the physical layer, and a packetized protocol at the data link layer. Each PCIe lane operates at 2.5 Gb symbol rate, or at 2.0 Gb data rate; the difference is a result of the 8/10b coding process. The Tsi384 uses the following processes to ensure the accurate and timely delivery of data through the data link layer:

- Credit-based flow control – Prevents data loss and congestion
- ACK/noACK protocol and End-to-End CRC (ECRC) – Ensures reliable data delivery if bit errors occur
- Replay buffer – Replays packets that are not acknowledged by the receiver (NAK)

In contrast, PCI/X is a parallel data interface at the physical layer. PCI is a non-packetized protocol. When a bus master starts a read or a write transaction, it indicates only the starting transaction address to the target, and not the size of the read or write. PCI-X is also a parallel bus at the physical layer, but is more accommodating to packetized data flow. For example, the length of a read or write transaction is defined during the attribute phase on the PCI-X bus.

In the case of a PCI/X write, which is initiated on the PCI/X Interface and is destined for the root complex, the data is written into an upstream posted write buffer in the Tsi384. The end of the write transaction is signaled by the master on the PCI/X bus. Once the write is completed the data can be forwarded to the PCIe Interface. If the posted write buffer is about to overflow, the Tsi384 indicates a retry/disconnect on the PCI bus. In the case of a PCI-X transaction, the Tsi384 disconnect on an allowable disconnect boundary (ADB). Once the posted write buffer empties, the Tsi384 can accept additional write transactions. The Tsi384 will split write transactions as required to meet PCIe constraints: to prevent a write crossing a 4-KB boundary; if byte enables are used throughout the transaction; or if the quantity of data exceeds the maximum payload size (see MAX\_SIZE in “[PCIe Device Capabilities Register](#)”). The upstream posted write buffer is managed as a simple FIFO.

A read initiated on the PCI bus that is decoded for an upstream target is handled as a delayed transaction by the Tsi384. The bridge latches the read transaction and attempts to reserve buffer space in its upstream read completion buffer. If space is successfully reserved in the buffer, the Tsi384 initiates a read on the PCIe Interface. When the read data is returned from the root complex, it is stored in the upstream read completion buffer. PCI-initiated reads, however, do not define the amount of data to read. Once the master on the PCI bus retries the read transaction, the transaction is checked to determine if the read data is returned. If it has the read data, the Tsi384 responds as the target and transfers the read data to the PCI bus. Note the upstream read completion buffer is not a simple FIFO, as the order that masters on the PCI bus retry is not deterministic. If the completion buffer becomes empty prior to the transaction completing, the Tsi384 disconnects from the PCI bus. When the read transaction is completed, the Tsi384 discards any prefetched data that is not used and frees up the buffer.

A read initiated on the PCI-X bus that is decoded for an upstream target is handled as a split transaction by the Tsi384. The bridge latches the read transaction and attempts to reserve buffer space in the upstream read completion buffer. If space was successfully reserved in the buffer, the Tsi384 initiates a read on the PCIe Interface for the specified amount of data. When the read data is returned from the root complex, it is stored in the upstream read completion buffer. When the Tsi384 has received sufficient read data, the Tsi384 transfers the data to the target on the PCI-X bus.

The 512-byte data blocks in the upstream read completion buffer may be destined to different devices on the PCI-X bus, and therefore, in different streams. A round-robin algorithm determines which stream is sent first. If the upstream read completion buffer is empty before the transaction completes, the Tsi384 disconnects from the PCI-X bus on an ADB. The Tsi384 splits PCI-X read transactions as required to meet PCIe constraints: to prevent a read crossing a 4-KB boundary; or if the quantity of data exceeds MAX\_RD\_SIZE in the “[PCIe Device Control and Status Register](#)”.

A write initiated on the PCIe Interface with the target on the downstream PCI/X bus is written into the downstream posted write buffer. The Tsi384 acts as the master for the transaction and arbitrates for the PCI/X bus and initiates the write transaction. The downstream posted write buffer is managed as a FIFO. There will always be space available in the buffer to accept packet data because of the flow control method used by the PCIe data link layer. If the downstream posted write buffer is about to overflow, the upstream device will be informed of this by its lack of credits and will not send any more write data to the Tsi384.


A read initiated on the PCIe Interface with the target on the downstream PCI/X bus is written into the downstream read request queue. The downstream read request queue is managed with flow control credits to prevent overflowing. The Tsi384 latches the read transaction and attempts to reserve space in the downstream read completion buffer. If space is successfully reserved in the buffer, the Tsi384 acts as the master for the transaction and initiates a read transaction on the PCI/X bus. The read request queue is managed using a round-robin algorithm. In the case of PCI-X, the target may respond with a split response, which causes the Tsi384 to become the target for the read completion.

Programmable address decoders instruct the Tsi384 which transactions on the PCI/X bus to forward upstream, and which transactions on the PCIe link to forward downstream.


## 1.4 Typical Applications

This section illustrates some typical applications for the Tsi384.


**Figure 3: Motherboard Application — PC, Server, SBC, Industrial PC**



**Figure 4: External Storage Application**



**Figure 5: Server Add-in Cards for Networking and Storage**



## 2. Signal Descriptions

Topics discussed include the following:

- “Overview”
- “PCIe Interface Signals”
- “PCI/X Interface Signals”
- “EEPROM Interface Signals”
- “JTAG Interface Signals”
- “Power-up Signals”
- “Power Supply Signals”

### 2.1 Overview

Signals are classified according to the types defined in the following table.

**Table 1: Pin Types**

Pin Type	Definition
3.3 OD	3.3V CMOS open-drain output
3.3 3-state	3.3V CMOS tri-state output
3.3 Bidir	3.3V CMOS bi-directional
3.3 Bidir PU	3.3V CMOS bi-directional with 265K (+/- 45K) pull-up resistor
3.3 Bidir OD	3.3V CMOS bi-directional open-drain
3.3 In	3.3V CMOS input
3.3 In PU	3.3V CMOS input with 265K (+/- 45K) pull-up resistor
3.3 Out	3.3V CMOS output
PCI/X Bidir	PCI/X bi-directional
PCI/X Bidir OD	PCI/X bi-directional open-drain
PCI/X In	PCI/X input
PCI/X Out	PCI/X output
PCI/X OD	PCI/X output open-drain

**Table 1: Pin Types (Continued)**

Pin Type	Definition
PCIE Diff Out	PCIe differential output
PCIE Diff In	PCIe differential input

## 2.2 PCIe Interface Signals

**Table 2: PCIe Interface Signals**

Name	Pin Type	Description	Design Recommendation
PCIE_PERSTn	3.3 In	Master reset in: 0 = Tsi384 in reset 1 = Tsi384 in normal mode	Direct connect to the PERST# signal.
PCIE_TXD_n[3:0] PCIE_TXD_p[3:0]	PCIE Diff Out	Transmit Data. These differential pair signals send PCIe 8b/10b encoded symbols and an embedded clock to the link partner.	DC blocking capacitors must be placed in the link between the transmitter and the receiver. Place a 0603 or 0402 0.075uF to 0.1uF ceramic capacitor on each TXD_n, TXD_p signal.
PCIE_RXD_n[3:0] PCIE_RXD_p[3:0]	PCIE Diff In	Receive Data. These differential pair signals receive PCIe 8b/10b encoded symbols and an embedded clock from the link partner.	DC blocking capacitors must be placed in the link between the transmitter and the receiver; however, the DC blocking capacitors are normally placed near the transmitter. When designing an add-in card, capacitors are not required on this link. When designing a system board, the DC blocking capacitors should be placed near the transmitter.
PCIE_REFCLK_n PCIE_REFCLK_p	PCIE Diff In	Reference Clock. 100-MHz differential reference clock.	Refer to the <i>Tsi384 Board Design Guidelines</i> .
PCIE_LANE_VALIDn[3:0]	3.3 out	PCIe Lane Valid: 0 = Lane valid 1 = Lane invalid	When connecting to LEDs, connect the cathode on PCIE_LANE_VALIDn and the anode to 3.3V.

## 2.3 PCI/X Interface Signals

**Table 3: PCI/X Interface Signals**

Name	Pin Type	Description	Design Recommendation
PCI_ACK64n	PCI/X Bidir	Acknowledge 64-bit Transaction. The bus target asserts this signal to indicate it wants to participate in a 64-bit transaction.	Pull up (8.2K) to 3.3V. <sup>a</sup>
PCI_AD[63:0]	PCI/X Bidir	Address/Data Bus. These multiplexed signals provide a 32/64-bit address and 64-bit data bus.	Pull up (8.2K) to 3.3V on PCI_AD[63:32]. <sup>a</sup>
PCI_CBEn[7:0]	PCI/X Bidir	Command/Byte Enables. These multiplexed signals indicate the current transaction type.	Pull up (8.2K) to 3.3V on PCI_CBE[7:4]. <sup>a</sup>
PCI_CLK	PCI/X In	PCI Input Clock. This signal provides timing for the Tsi384, either from an external clock or from one of the PCI_CLKO[4:0] signals (see "Clocking").	None.
PCI_CLKO[4:0]	PCI/X Out	PCI Output Clock. PCI_CLKO[3:0] are for driving four devices, and PCI_CLKO[4] can feed back to PCI_CLK to compensate for PCB track length (see "Clocking").	Point-to-point connection to PCI/X device. IDT recommends a 33 Ohm series termination resistor.
PCI_DEVSELn	PCI/X Bidir	Device Select. A target device asserts this signal when it decodes its address on the bus. The master samples the signal at the beginning of a transaction, and the target rescinds it at the end of the transaction.	Pull up (8.2K) to 3.3V. <sup>a</sup>
PCI_FRAMEn	PCI/X Bidir	Frame. The current initiator drives this signal to indicate the start and duration of a transaction, and the bus target samples it. The bus master rescinds the signal at the end of the transaction.	Pull up (8.2K) to 3.3V. <sup>a</sup>

**Table 3: PCI/X Interface Signals (Continued)**

Name	Pin Type	Description	Design Recommendation
PCI_GNTn[3:0]	PCI/X Bidir / PCI/X Out	<p>Bus Grant. The Tsi384 uses these multifunction signals to grant access to the PCI/X bus; however, they are used differently depending on whether or not the Tsi384 PCI/X arbiter is used. If the arbiter is used, then PCI_GNTn[3:0] are outputs used by the Tsi384 to grant access to the bus (see “<a href="#">PCI/X Arbitration</a>”).</p> <p>If an external arbiter is used, PCI_GNTn[0] is an input that is driven by the arbiter to grant the Tsi384 access to the bus. The remaining pins, PCI_GNTn[3:1], remain as outputs.</p> <p>The input/output mode is controlled by the PWRUP_EN_ARB pin (see “<a href="#">Power-up Signals</a>”).</p>	<p>PCI_GNTn[3:0] outputs connect directly to the PCI device’s PCI_GNTn inputs. Pull ups are not required on unused outputs.</p>
PCI_INTDn	PCI/X In	Interrupt D.	Pull up (2.4K) to 3.3V.
PCI_INTCn	PCI/X In	Interrupt C.	Pull up (2.4K) to 3.3V.
PCI_INTBn	PCI/X In	Interrupt B.	Pull up (2.4K) to 3.3V.
PCI_INTAn	PCI/X In	Interrupt A.	Pull up (2.4K) to 3.3V.
PCI_IRDYn	PCI/X Bidir	Initiator Ready. The bus master asserts this signal to indicate it is ready to complete the current transaction.	Pull up (8.2K) to 3.3V.
PCI_M66EN	PCI/X In	<p>66-MHz Enable. This signal enables the PCI Interface for 66-MHz operation.</p> <p>0 = 33-MHz operation 1 = 66-MHz operation</p> <p>This signal is ignored in PCI-X mode. PCI_M66EN must be stable and valid around the rising edge of PCIE_PERSTn (see “<a href="#">Reset</a>”).</p>	<p><u>Embedded designs</u> Pull down for 33 MHz and slower operation. Pull up for greater than 33-MHz operation.<sup>b</sup></p> <p><u>Bused designs using PCI/X slots for add-in cards</u> Place a pull-up resistor (~5K to 10K) on M66EN and route the signal from slot to slot.</p>
PCI_PAR	PCI/X Bidir	Parity. This signal carries even parity across PCI_AD[31:0] and PCI_CBE[3:0]. The bus master asserts this signal for the address and write data phases. The bus target asserts it for read data phases.	No pull-up or pull-down resistor is required.

**Table 3: PCI/X Interface Signals (Continued)**

Name	Pin Type	Description	Design Recommendation
PCI_PAR64	PCI/X Bidir	Parity for 64-bit Transaction. This signal serves the same purpose as PCI_PAR, but is associated with PCI_AD[63:32] and PCI_CBE <sub>n</sub> [7:4].	Pull-up (8.2K) to 3.3V. <sup>a</sup>
PCI_PCIXCAP	PCI/X In	PCI-X capability. This signal determines the PCI-X operating frequency (see "PCI/X Clocking").	<u>Embedded designs</u> For PCI mode, connect to ground. For PCI-X mode at 66 MHz, pull down with a 10K resistor and pull up with 56K resistor. For PCI-X mode at 133 MHz, pull up with 56K. <u>Bused designs using PCI-X slots for add-in cards</u> Pull up to 3.3V with a 56K resistor and route the signal from slot to slot.
PCI_PCIXCAP_PU	PCI/X Bidir	PCI-X capability pull-up (see "PCI/X Clocking").	Couple resistively to PCI_PCIXCAP using a 1K resistor.
PCI_PERR <sub>n</sub>	PCI/X Bidir	Parity Error. This signal indicates a parity error occurred during the current data phase. The bus target that receives the data asserts this signal.	Pull up (8.2K) to 3.3V. <sup>a</sup>
PCI_PME <sub>n</sub>	PCI/X In	Power Management Event. This signal indicates a power management event occurred (see "Power Management").	Pull up (8.2K) to 3.3V. <sup>a</sup>
PCI_REQ <sub>n</sub> [3:0]	PCI/X In PCI/X Bidir	Bus Request. These signals are used to request access to the PCI/X bus. They are used differently, however, depending on whether or not the Tsi384 PCI/X arbiter is used. If the PCI/X arbiter is used, then PCI_REQ <sub>n</sub> [3:0] are inputs used by external masters to request access to the bus.  If an external arbiter is used, PCI_REQ <sub>n</sub> [0] is an output used by the Tsi384 to request access to the bus, while PCI_REQ <sub>n</sub> [3:1] should be pulled high, as they are still inputs.  The input/output mode is controlled by the PWRUP_EN_ARB pin (see "Power-up Signals").	Pull up (8.2K) to 3.3V.
PCI_REQ64 <sub>n</sub>	PCI/X Bidir	Request 64-bit Transfer. The bus master asserts this signal to indicate it wants to perform a 64-bit transaction. The bus master rescinds this signal at the end of the transaction.	Pull up (8.2K) to 3.3V. <sup>a</sup>

**Table 3: PCI/X Interface Signals (Continued)**

Name	Pin Type	Description	Design Recommendation
PCI_RSTn	PCI/X Out	PCI/X reset: This signal resets all devices on the PCI/X bus.	No pull-up or pull-down resistor is required.
PCI_SEL100	PCI/X In	Select 100-MHz frequency. This signal selects the PCI/X operating frequency (see <a href="#">Table 29</a> ).	Pull down for PCI 33 or 66 MHz, or PCI-X 66 or 133 MHz. Pull up for PCI 25 or 50 MHz, or PCI-X 50 or 100 MHz. <sup>b</sup>
PCI_SERRn	PCI/X Bidir OD	System Error. This signal indicates an address or attribute phase parity error occurred.	Pull up (8.2K) to 3.3V. <sup>a</sup>
PCI_STOPn	PCI/X Bidir	Stop. A bus target asserts this signal to indicate it wants to stop the current transaction on the current data phase.	Pull up (8.2K) to 3.3V. <sup>a</sup>
PCI_TRDYn	PCI/X Bidir	Target Ready. The bus target asserts this signal to indicate it is ready to complete the current data phase.	Pull up (8.2K) to 3.3V. <sup>a</sup>

a. These pull-ups must exist somewhere on the PCI/X bus.

b. For more information on all combinations of PCI\_M66EN, PCI\_SEL100, and PCI\_PCIXCAP, see the [“Reset, Clocking, and Initialization”](#).

## 2.4 EEPROM Interface Signals

**Table 4: EEPROM Interface Signals**

Name	Pin Type	Description	Design Recommendation
SR_CLK	3.3 Out	Serial ROM clock: This signal is derived from REFCLKn/p (see <a href="#">“System Diagram”</a> ).	No pull-up or pull-down resistor is required.
SR_CS <sub>n</sub>	3.3 Out	Serial ROM chip select: This active-low signal activates the chip-select (CS) on the external EEPROM.	
SR_DIN	3.3 Out	Serial ROM data in: This signal transfers output data from the Tsi384 to the EEPROM.	
SR_DOUT	3.3 In PU	Serial ROM data out: This signal transfers input data from the EEPROM to the Tsi384.	

## 2.5 JTAG Interface Signals

Table 5: JTAG Interface Signals

Name	Pin Type	Description	Design Recommendation
JTAG_TCK	3.3 In	Test Clock. This signal clocks state information and data into and out of the Tsi384 during boundary scan.	Connect to 3.3V using a 2K pull-up resistor.
JTAG_TDI	3.3 In PU	Test Data Input. This signal, in conjunction with JTAG_TCK, shifts data and instructions into the TAP controller in a serial bit stream.	Connect to 3.3V using a 2K pull-up resistor.
JTAG_TDO	3.3 Out	Test Data Output. This signal, in conjunction with JTAG_TCK, shifts data and instructions from the TAP controller in a serial bit stream.	If JTAG is not used, leave unconnected.
JTAG_TMS	3.3 In PU	Test Mode Set. This signal controls the state of the TAP controller.	Connect to 3.3V using a 2K pull-up resistor.
JTAG_TRSTn	3.3 In PU	Test Reset. This signal forces the TAP controller into an initialized state. This signal must be pulsed or pulled low externally to reset the TAP controller.	If JTAG is not used, connect this pin to a 2K pull-down resistor. If JTAG is used, connect to output of AND gate where inputs are TRST# and PERST#. For more information, see the <i>Tsi384 Evaluation Board User Manual</i> .
TEST_BCE	3.3 In	Test Boundary Scan Compatibility Enabled. This input aids 1149.6 testing and Scope function of PHYs.	For 1149.1 Boundary Scan testing, this pin must be high. For 1149.6 Boundary Scan testing, this pin must be low.
TEST_ON	3.3 In	This signal controls scan shift enable.	For normal operation, connect to 3.3V using a 2K pull-up resistor.
TEST_BIDR_CTL	3.3 In PU	This pin controls the direction of the bidirectional pins as input during scan shift.	For normal operation, connect to 3.3V using a 2K pull-up resistor.

## 2.6 Power-up Signals

Table 6: Power-up Signals

Name	Pin Type	Description	Design Recommendation
PWRUP_CLK_MST	3.3 In PU	Clock Master: 0 = Tsi384 is clock slave on the PCI/X bus; it requires an external PCI/X bus clock. 1 = Tsi384 is clock master on the PCI/X bus (clock master mode); it drives the PCI/X bus clock.	None.
PWRUP_EN_ARB	3.3 In PU	Internal PCI/X bus arbiter enable: 0 = Disable internal arbiter 1 = Enable internal arbiter	None.
PWRUP_EXT_CLK_SEL	3.3 In PU	Clock select. This signal is used when the Tsi384 is the clock master on the PCI/X bus. 0 = Tsi384 uses the internal clock generated from REFCLK to time the PCI-X Interface (see "Master Mode Clocking"). 1 = Tsi384 uses the clock on PCI_CLK compensated through the PLL to time the PCI-X Interface.	This signal can be set to 0 only when the PCI bus frequency is set to 33 MHz or less. For all other frequencies, this signal must be set to 1.
PWRUP_PLL_BYPASSn	3.3 In PU	PLL bypass. This signal bypasses the PLL in the PCI clock generation (see "PCI/X Clocking"). 0 = PLL bypass 1 = Normal operation	This signal should always be tied high.

## 2.7 Power Supply Signals

Table 7: Power Supply Signals

Name	Pin Type	Description	Design Recommendation <sup>a</sup>
VDD	Core power	1.2V core power	None.
VDD_PCI	I/O power	3.3 volt I/O power for PCI/X and 3.3V I/O power for CMOS	None.
VDD_PCIE	Core power	1.2V power for SerDes	Connect these signals to the 1.2V source through a ferrite bead. <sup>b</sup>

**Table 7: Power Supply Signals (Continued)**

Name	Pin Type	Description	Design Recommendation <sup>a</sup>
VDDA_PCIE	Analog power	3.3V analog power for SerDes	Connect these signals to the 3.3V source through a ferrite bead. <sup>b</sup>
VDDA_PLL	Analog power	1.2V analog power for PLL	Connect these signals to the 1.2V source through a ferrite bead. <sup>b</sup>
VSS	GND	GND, core power	None.
VSS_IO	GND	GND, I/O power	None.
VSSA_PLL	GND	GND, analog PLL power	None.

a. For filtering and decoupling information for these signals, see “Power Supply Filtering and Decoupling” in the *Tsi384 Board Design Guidelines*.

b. For more information, see “Analog Power Supply Filtering” in the *Tsi384 Board Design Guidelines*.



---

## 3. Data Path

Topics discussed include the following:

- “Overview”
- “Transaction Management”
- “Buffer Structure”
- “Flow Control”
- “Prefetching Algorithm”
- “Short Term Caching”
- “Lane Reversal and Polarity Reversal”

---

### 3.1 Overview

The Tsi384 uses two buffering methods for transferring data between its PCIe and PCI/X ports:

- Two-stage buffering for its upstream data path
- One-stage buffering in its downstream data path

These buffering methods are summarized in the following sub-sections.


#### 3.1.1 Upstream Data Path

Two-stage buffering in the upstream path consists of two different sized buffers for each transaction type: posted, non-posted, and completion (see [Figure 6](#)).

The first-stage buffering in the PCI Core, which supports the store and forward method, meets the synchronization requirements of PCI and PCIe. This buffer design also provides optimized throughput and improved latencies.

The second-stage buffering in the PCIe Core, which supports the cut-through method, handles the possible backpressure due to scaled down link, lack of flow control credits, and replay. Posted and completion buffers allow the Tsi384 to accept a few more cycles of data transfer even after the assertion of stall which indicates to the initiator in the PCI Core to stop the data transfer. This buffer design ensures idle cycles are not inserted in data cycles while forwarding TLPs to its egress block.


Figure 6: Upstream Data Path



### 3.1.2 Downstream Data Path

In the downstream path, the Tsi384 uses one-stage buffering for each type of transaction (see Figure 7). These buffers support the store and forward method, receive flow control, protocol differences, synchronization, and error handling requirements.

Figure 7: Downstream Data Path



## 3.2 Transaction Management

The following sub-sections describe how the Tsi384 handles upstream and downstream transactions.

### 3.2.1 Upstream Transaction Management

Transactions that originate on the PCI/X Interface that are destined for the PCIe Interface are stored in the respective queues or buffers in the PCI/X clock domain, and are then forwarded to the PCIe Core (see Figure 6). PCI/X buffer logic decomposes the received transactions as per the PCIe constraints (for example, MAX\_RD\_SIZE, MAX\_PAY\_SIZE, RCB, and 4-KB address boundary). Three sets of data and control signals for the three types of transactions (posted, non-posted, and completions) are used between the PCI/X and PCIe Cores.

Transactions are stored temporarily in the PCIe Core buffers before they are used to construct TLPs, and are then made visible to TLP arbiter. The TLPs are processed by the TLP arbiter only after ordering rules are satisfied. The TLP arbiter selects one of the five input TLPs (error message, PME message, posted, completion, and non-posted TLPs) in a round-robin mode if sufficient credits and retry buffer space is available for the specific TLPs. The TLP arbiter continues to check the available credit and retry buffer space against each of the active inputs, and selects the one that meets the constraint. The ECRC adder calculates and appends a 32-bit ECRC value to the end of the TLP selected by the arbiter if ECRC generation is enabled by software, and then forwards the TLP to the Data link layer.

The Data link layer applies a sequence number to the TLP received from transaction layer block, and then calculates and appends a 32-bit LCRC value to ensure integrity during the transmission across the physical lanes. A copy of the TLP sent to the physical layer is stored in the retry buffer for future replay if there is negative acknowledgment from the other end component. The Retry buffer replays the stored unacknowledged TLPs if it receives a NAK or replay timer expiration.

The Byte striper block of the physical layer unit appends start and end characters to the TLP received from Data link layer, and then multiplexes the bytes of the packet onto the lanes. These bytes on the lanes are scrambled using LFSR to eliminate repetitive bit patterns in the bit stream. The scrambled 8-bit characters are sent to the SerDes to convert to a 10-bit character in order to transmit it in a serial bit stream on the physical lanes.

### 3.2.2 Downstream Transaction Management

In the downstream path, the physical layer unit converts the incoming serial bit stream into a parallel symbol stream, de-scrambles the bytes in the transmit path, assembles packets, and then sends them to the Data link layer unit (see [Figure 7](#)).

The Data link layer unit checks for LCRC and sequence number errors for packets received from the physical layer unit. If there are no errors, LCRC and sequence number fields are stripped and resultant TLP is sent to Transaction layer unit.

The Transaction layer unit checks for ECRC errors and framing violations based on header fields and ECRC fields in the TLP received from the Data link layer unit. It extracts routing information based on the header fields and determines whether to forward or reject the TLP. The ECRC field is stripped and the resulting information in the TLP header, payload, and any detected error information, is sent to the PCI Core.

The Tsi384 uses receive flow control buffers in the PCI Core instead of in the PCIe Core to store downstream requests or completions to be forwarded on the PCI/X Interface.

## 3.3 Buffer Structure

The following sub-sections describe the three Tsi384 buffer structures:

- Upstream non-posted buffer
- Upstream posted buffer
- Downstream non-posted buffer
- Downstream posted buffer

### 3.3.1 Upstream Non-posted Buffer

The 4-KB, non-posted data buffer stores the data returned from the root complex for memory or I/O read transactions that are initiated by PCI/X devices. This buffer contains eight independent 512-byte buffers to allow for multi-threading.

Every 512-byte buffer also consists of 32-byte sub-sections in PCI mode and 128-byte subsections in PCI-X mode. In PCI mode, the Tsi384 allows the delayed response data transfer to the requester only if the programmed number of 32-byte chunks of data are accumulated in the data buffer (see CPL\_INIT\_COUNT in “PCI Miscellaneous Control and Status Register”). In PCI-X mode, the Tsi384 initiates split completion transactions only on 128-byte boundaries. However, read completions with byte counts larger than 128 bytes can be returned to the PCI-X bus provided the data is available in the buffer.

The Tsi384 continues to try the outstanding split completion transactions in a round-robin fashion, even if the current split transaction received a retry or abort response.

While each request queue entry has up to 512 bytes of buffer space, in order to keep data flowing efficiently, the 128-byte sub-sections are reused as needed when they are emptied. This means that when the PCIe and PCI/X Interfaces are operating at similar frequencies and there is little bus contention, long transfers can proceed without disconnection after the initial latency needed to fill the first 128-byte sub-section. For large transfers when the PCI/X bus is operating at low frequency, disconnections can occur on every 128 bytes as the 512-byte buffer becomes empty.

This buffer contains an eight-deep request queue that stores address and command information for PCI delayed transactions (reads/writes) and PCI-X split transactions (reads/writes). This handles non-posted transactions that originate on the PCI/X Interface and are destined to devices on the PCIe Interface.

### 3.3.1.1 Non-posted Write Buffer

The Tsi384 supports one non-posted write transaction. Similar to read requests, its request information is stored in one of the eight request queue entries, and its data is stored in a 32-bit register. Non-posted write requests are forwarded onto the PCIe Core in two PCIe clock cycles. Request information is forwarded in the first cycle, while 32-bit data is forwarded in the second cycle.

### 3.3.2 Upstream Posted Buffer

The upstream posted buffer is a FIFO of size 4-KB that stores memory write transactions that originate on the PCI/X Interface and are destined to devices on PCIe Interface. The Tsi384 completes the posted transactions on the originating bus before forwarding them to the PCIe Interface. Unlike the read buffers, the amount of space assigned to each transaction is dynamic. A single transaction can use 4-KB of buffer space. The Tsi384 translates all types of memory write transactions from the PCI/X Interface to memory write requests on the PCIe Interface. The Tsi384 terminates a new transaction with retry and an active transaction with disconnect if sufficient buffer space is not available.

The Tsi384 uses an 8-deep request FIFO to store the request information, including first and last Dwords byte enables of the received transactions.

Memory write transactions can contain any or all invalid payload bytes, where as memory write and invalidate (MWI) or memory write block command transactions carry all the valid payload bytes. The Tsi384 decomposes the received transactions with non-contiguous byte enables on 32-byte boundaries while writing into the request FIFO.

The PCI Core makes a request to the PCIe Core if one of the following conditions is met:

- All data bytes of the transaction are received and are stored in the data buffer

- Received data bytes count exceeds the programmed threshold value (see UPST\_PWR\_THRES in “Upstream Posted Write Threshold Register”)
- Received data bytes count exceeds the PCIe maximum payload size (see MAX\_PAY\_SIZE in “PCIe Device Control and Status Register”)
- Address plus received data bytes count exceeds 4 KB
- Data with non-contiguous byte enables

### 3.3.3 Downstream Non-posted Buffer

The 512-byte, downstream non-posted buffer stores the data returned for the non-posted requests that originate on the PCIe Interface and are destined for PCI/X devices.

This buffer is divided into four independent 128-byte buffers to allow for multi-threading. Each 128-byte buffer has a read queue that provides up to four active non-posted requests. The Tsi384 decomposes the read request while placing it on the PCI/X Interface if the requested read data size exceeds the maximum buffer size of 128 bytes. This means a downstream read request of 512 bytes would be divided into four, 128-byte read completions.

The Tsi384 continues to process outstanding non-posted transactions in a round-robin fashion. An active, non-posted transaction is either retried or aborted.

### 3.3.4 Downstream Posted Buffer

The 512-byte downstream posted write buffer stores the payload of memory write transactions that originate on the PCIe Interface and are destined for PCI/X devices. The amount of space assigned to each transaction is dynamic. A single transaction can use 512 bytes of buffer space.

The Tsi384 uses an 8-deep request FIFO to store the request information, including the first and last Dwords byte enables. The Tsi384 initiates a transaction on the PCI/X Interface only after a complete packet is stored in the buffer. The Tsi384 attempts another outstanding transaction only if the current transaction is either successfully completed or terminated with either master or target abort.

## 3.4 Flow Control

The Tsi384 handles packet-based protocol on its PCIe Interface, and transaction-based protocol on its PCI/X Interface. PCI/X requesters initiate transactions without prior knowledge on receiver buffer status. As a result, flow control is managed through retries and disconnects that can waste bus bandwidth. In comparison, PCIe requesters initiate requests while having prior knowledge on receiver buffer availability status, and therefore, eliminate the wasteful effects of unnecessary retries and disconnects.

The Tsi384 does not issue retries or disconnects on the PCI/X Interface for completions returned for a downstream read request, but may issue retries or disconnects for a posted or non-posted transaction on the PCI/X Interface based on the buffer space availability.

The Tsi384 uses flow control buffers in the PCI Core for three categories of downstream traffic. The amount of flow control buffer space availability is conveyed to the other end of the component using flow control credits. The Tsi384 advertises infinite credits for completions as it ensures enough buffer space is available to store the returned completion data before initiating a read request. The Tsi384 advertises initial flow control credits as follows. Each credit of data is 16 bytes.

**Table 8: Initial Credit Advertisement**

Credit Type	Initial Advertisement
Posted Header (PH)	0x08
Posted Data (PD)	0x020
Non-Posted Header (NPH)	0x04
Non-Posted Data (NPD)	0x01
Completion Header (CPLH)	0x00 (Infinite)
Completion Data (CPLD)	0x000 (Infinite)

### 3.5 Prefetching Algorithm

To optimize data throughput, the Tsi384 prefetches read data from a target device when the PCI/X Interface is configured in PCI mode. The Tsi384 does not prefetch additional read data when operating in PCI-X mode because the amount of data requested is specified in the byte count. The Tsi384 prefetches the data by default for the transaction that uses Memory Read Line or Memory Read Multiple command. The Tsi384 does not prefetch the data by default for the transaction that uses the memory read command since the bridge does not know whether or not the transaction address falls in prefetchable region.

The prefetch algorithm is configured for various commands as follows:

- Memory read – Controlled by P\_MR, MRL\_66 and MRL\_33 of the “**Prefetch Control Register**”. The default value of these bits indicates that either one Dword in 32-bit bus mode or two Dwords in 64-bit bus mode is prefetched.
- Memory read line – Controlled by P\_MRL, MRL\_66 and MRL\_33 of the “**Prefetch Control Register**”. The default value of these bits indicates that either 128 bytes in 32-bit bus mode or 256 bytes in 64-bit bus mode is prefetched. The Tsi384 prefetches one cacheline if P\_MRL is set to 0.
- Prefetch algorithm for memory read multiple command is controlled by P\_MRM, MRM\_66 and MRM\_33 of the “**Prefetch Control Register**”. The default value of these bits indicates that either 256 bytes in 32-bit bus mode or 384 bytes in 64-bit bus mode is prefetched. The Tsi384 prefetches two cachelines if P\_MRM is set to 0.

## 3.6 Short Term Caching

This feature provides performance improvements in situations where upstream devices are not able to stream data continuously to meet the prefetching needs of the Tsi384. As defined in the *PCI-to-PCI Bridge Specification (Revision 1.2)*, when the bus master completes a transaction, the bridge is required to discard the balance of any data that was prefetched for the master. To prevent performance impacts when dealing with devices between requester and completer that can only stream data of 128 to 512 bytes due to buffering constraints, the Tsi384 uses “Short Term Caching.” This feature applies only when the PCI/X Interface is operating in PCI mode, and provides a time-limited read data cache in which the Tsi384 will not discard prefetched read data after the request completes on the initiating bus.

To enable Short Term Caching, set the STC\_EN bit in the “**PCI Miscellaneous Control and Status Register**”. When enabled, the Tsi384 does not discard the additional prefetched data when the read transaction completes on the initiating bus. The Tsi384 then continues to prefetch data up to the amount specified in the “**Prefetch Control Register**”. If the initiator generates a new transaction that requests the previously prefetched data, the Tsi384 returns that data.

The Tsi384 discards data after some of the data for a request is returned to the initiator and one of the following conditions is met:

- Short-term discard timer is expired before the initiator has requested additional data (see “**Short-term Caching Period Register**”).
- An upstream posted transaction is received on the PCI/X Interface



Short-term caching should only be used in systems that can ensure the data provided to the master has not been modified since the initial transaction.

## 3.7 Lane Reversal and Polarity Reversal

The Tsi384 supports lane reversal, lane degradation, and polarity reversal. For information on how to use these features, see the *Tsi384 Board Design Guidelines*.

---

## 4. Addressing

Topics discussed include the following:

- “Overview”
- “Memory-mapped I/O Space”
- “Prefetchable Space”
- “I/O Space”
- “VGA Addressing”
- “ISA Addressing”
- “Non-transparent Addressing”
- “Opaque Addressing”

---

### 4.1 Overview

This chapter discusses the various types of address decoding performed by the Tsi384 when it forwards transactions upstream and downstream. The memory and I/O address ranges are defined using a set of base and limit registers in the bridge’s configuration header. The base and limit address registers define the address ranges that a bridge forwards downstream transactions. These registers are effectively inversely decoded to determine the address ranges on the PCI/X Interface for transactions that are forwarded upstream to the PCIe Interface.

### 4.2 Memory-mapped I/O Space

Memory transactions are forwarded across the Tsi384 when their address falls within a window defined by one of the following registers:

- “PCI Memory Base and Limit Register”
- “PCI PFM Base and Limit Register”


The memory-mapped I/O address spacing maps memory address ranges of devices that are not prefetchable. For PCI to PCIe reads, prefetching occurs in this space only if the Memory Read Line or Memory Read Multiple commands are issued on the PCI bus. When either of these commands is used, the quantity of data prefetched is determined by the prefetching algorithm defined in “[Prefetching Algorithm](#)”. For PCI-X to PCIe reads, the number of bytes to read is determined by the transaction size requested in the PCI-X attributes. For PCIe-to-PCI or PCI-X reads, the number of bytes to read is determined by the Memory Read Request TLP.

The response of the bridge to memory-mapped I/O transactions is controlled by the following:

- MS bit in “PCI Control and Status Register” – This bit must be set to allow memory transactions to be forwarded downstream. If not set, all memory transactions on the PCI/X bus are forwarded to the PCIe link. In addition, if not set, all memory requests on the PCIe Interface are completed with an Unsupported Request status.
- BM bit in “PCI Control and Status Register” – This bit must be set to allow memory transactions to be forwarded upstream. If this bit is not set, all memory transactions on the PCI/X bus are ignored.
- VGA\_EN bit in “PCI Bridge Control and Interrupt Register”

The Tsi384 forwards memory transactions downstream from its PCIe Interface to its PCI/X Interface if a memory address is in the range defined by the Memory Base and Memory Limit registers (when the base is less than or equal to the limit), as shown in Figure 8. A memory transaction on the PCI/X Interface that is within this address range, however, is not be forwarded upstream to the PCIe Interface. Any memory transactions on the PCI/X Interface that are outside this address range are forwarded upstream to the PCIe Interface (provided they are not in the address range defined by the set of prefetchable memory address registers).

**Figure 8: Memory-mapped I/O Address Space**



The memory-mapped I/O address range that is defined by the Base and Limit registers are always aligned to a 1-MB boundary and has a size granularity of 1 MB.

### 4.3 Prefetchable Space

The prefetchable address space maps memory address ranges of devices that are prefetchable; that is, devices that do not have side-effects during reads. For PCI-to-PCIe reads, prefetching occurs in this space for all memory read commands (MemRd, MemRdLine, MemRdMult) issued on the PCI bus. For these Read commands, the Tsi384 prefetches data according to prefetching algorithm defined in “[Prefetching Algorithm](#)”. For PCIe-to-PCI/X reads, the number of bytes to be read is determined by the Memory Read Request.

The Prefetchable Memory Base, Prefetchable Memory Limit, Prefetchable Base Upper 32 Bits, and Prefetchable Limit Upper 32 Bits registers in the bridge configuration header specify an address range that is used by the bridge to determine whether to forward PCIe and PCI/X memory read and memory write transactions across the bridge. The prefetchable memory address range defined by these registers is always aligned to a 1-MB boundary and has a size granularity of 1 MB. If the address specified by the Prefetchable Memory Base and Prefetchable Base Upper 32 Bits registers is set to a value higher than the address specified by the Prefetchable Memory Limit and Prefetchable Limit Upper 32 Bits registers, the address range is disabled.

Following register bits effect the response by the bridge to memory transactions:


- Memory Enable bit in “[PCI Control and Status Register](#)”
- Bus Master Enable bit in “[PCI Control and Status Register](#)”
- VGA Enable bit in “[PCI Bridge Control and Interrupt Register](#)”

The Tsi384 forwards memory transactions downstream from its PCIe Interface to its PCI/X Interface if a memory address is in the range defined by the Prefetchable Memory Base and Prefetchable Memory Limit registers. Conversely, a memory transaction on the PCI/X Interface that is within this address range is not be forwarded upstream to the PCIe Interface. Any memory transactions on the PCI/X Interface that are outside this address range are forwarded upstream to the PCIe Interface (provided they are not in the address range defined by the memory-mapped I/O address range registers).

If the Prefetchable Memory Base is programmed to have a value greater than the Prefetchable Memory Limit, then the prefetchable memory range is disabled. In this case, all memory transaction forwarding is determined by the memory-mapped I/O base and limit registers. Note that all four prefetchable base and limit registers must be considered when disabling the prefetchable range.

Unlike non-prefetchable memory-mapped I/O memory, Prefetchable memory can be located below, above, or span across the first 4-GB address boundary. [Figure 9](#) illustrates a prefetchable memory window that spans across the 4-GB address boundary. Memory locations above 4 GB are accessed using 64-bit addressing. PCIe memory transactions that use the Short Address (32-bit) format can target a non-prefetchable memory window or the portion of a prefetchable memory window that is below the first 4-GB address boundary. Memory transactions that use the Long Address (64-bit) format can target the portion of a prefetchable memory window that is at or above the first 4-GB address boundary.

**Figure 9: 64-bit Prefetchable Memory Address Range**



## 4.4 I/O Space

I/O Base, I/O Limit, I/O Base Upper 16 Bits, and I/O Limit Upper 16 Bits registers in the Tsi384 configuration header specify an address range that is used by the bridge to determine whether to forward I/O read and I/O write transactions across the bridge. If the address specified by the I/O Base and I/O Base Upper 16 Bits registers is set to a value greater than the address specified by the I/O Limit and I/O Limit Upper 16 Bits registers, the address range is disabled.

The response of the bridge to I/O transactions is controlled by the following configuration register bits:


- I/O Space Enable bit in “PCI Control and Status Register”
- Bus Master Enable bit in “PCI Control and Status Register”
- ISA Enable bit in “PCI Bridge Control and Interrupt Register”
- VGA Enable bit in “PCI Bridge Control and Interrupt Register”

The I/O Enable bit must be set for any I/O transaction to be forwarded downstream. If this bit is not set, all I/O transactions on the PCI/X bus are forwarded to the PCIe link. If this bit is not set, all PCIe Interface I/O requests are completed with Unsupported Request status.

The Bus Master Enable bit must be set for any I/O transaction to be forwarded upstream. If this bit is not set, all I/O transactions on the PCI/X bus are ignored.

If ISA Enable bit is set, the bridge does not forward any I/O transactions downstream that are in the top 768 bytes of each 1-KB block within the first 64 KB of address space. Only transactions in the bottom 256 bytes of each 1-KB block are forwarded downstream. If the ISA Enable bit is clear, then all addresses within the range defined by the I/O base and limit registers are forwarded downstream. I/O transactions with addresses above 64 KB are forwarded according to the range defined by the I/O base and limit registers. If the ISA Enable bit is set, the bridge forwards upstream any I/O transactions on the PCI/X bus that are in the top 768 bytes of each 1-KB block within the first 64 KB of address space, even if the address is within the I/O base and limit. All other transactions on the PCI/X bus are forwarded upstream if they fall outside the range defined by the I/O base and limit registers. If the ISA Enable bit is clear, then all PCI/X bus I/O addresses outside the range defined by the I/O base and limit registers are forwarded upstream.

**Figure 10: I/O Address Space**



A bridge uses the I/O Base and I/O Limit registers to determine whether to forward I/O transactions across the bridge, as shown in [Figure 10](#). The I/O address range defined by these registers is always aligned to a 4-KB boundary and has a size granularity of 4 KB. A bridge forwards I/O read and I/O write transactions from its PCIe Interface to its PCI/X Interface if the address is in the range defined by the I/O base and I/O limit registers (when the base is less than or equal to the limit). Conversely, I/O transactions on the PCI/X bus in the address range defined by these registers are not forwarded upstream by the bridge. I/O transactions on the PCI/X bus that are outside the defined address range are forwarded upstream.

## 4.5 VGA Addressing

The Tsi384 supports VGA addressing. The VGA\_EN bit in the “[PCI Bridge Control and Interrupt Register](#)” controls the response by the bridge to both VGA frame buffer addresses and to VGA register addresses. If the VGA Enable bit is set, the bridge decodes and forwards memory accesses to VGA frame buffer addresses and I/O accesses to VGA registers from the PCIe Interface to the PCI/X Interface (and block forwarding from PCI/X to PCIe of these same accesses).

The VGA\_16BIT\_EN bit in the “[PCI Bridge Control and Interrupt Register](#)” selects between 10-bit and 16-bit VGA I/O address decoding, and is applicable when the VGA Enable bit is 1.

VGA memory addresses are 0x0A\_0000 through 0x0B\_FFFF

VGA I/O Addresses (Address bits 15:10 are not decoded when the VGA 16-Bit Decode bit is 0b) are:

- Address bits 9:0 = 0x3B0 through 0x3BB and 0x3C0 through 0x3DF (VGA 16-Bit Decode bit is 0b)
- Address bits 15:0 = 0x03B0 through 0x03BB and 0x03C0 through 0x03DF (VGA 16-bit Decode bit is 1b)

The VGA Palette Snoop Enable bit is implemented as read-only with a value of zero.


## 4.6 ISA Addressing

The Tsi384 supports ISA addressing through ISA Enable bit in the “[PCI Bridge Control and Interrupt Register](#)”. The ISA Enable affects only I/O addresses that are in the bridge’s I/O range (as defined by the I/O Base, I/O Base Upper 16 Bits, I/O Limit, and I/O Limit Upper 16 Bits) and in the first 64 KB of PCI/X I/O Space (0000 0000h to 0000 FFFFh). If this bit is set and the I/O address meets the stated constraints, the Tsi384 blocks the forwarding of I/O transactions downstream if the I/O address is in the top 768 bytes of each naturally aligned 1-KB block. If the ISA Enable bit is clear, the Tsi384 forwards downstream all I/O addresses in the address range defined by the I/O Base and I/O Limit registers.

If the ISA Enable bit is set, I/O transactions on the PCI/X bus in the top 768 bytes of any 1-KB address block within the first 64 KB of PCI/X I/O space is forwarded upstream, even if the address is between the I/O base and I/O limit addresses. [Figure 11](#) illustrates this mapping for a 4-KB range.

The ISA Enable bit only affects the I/O address decoding behavior of the bridge. It does not affect the bridge’s prefetching, posting, ordering, or error handling behavior.

**Figure 11: ISA Mode I/O Addressing**



## 4.7 Non-transparent Addressing

At power-up, the host processor discovers the need for non-transparent bridging and enables the address remapping of prefetchable, non-prefetchable, and I/O ranges through configuration. Before enabling address remapping of the base and limit values, the remapped address ranges need to be programmed. The “**Downstream Non-transparent Address Remapping Registers**” allow downstream accesses to be mapped to arbitrary positions in PCI/X memory space. While the Memory Base and Limit registers always define the range of addresses to be claimed on the PCIe link and forwarded to the PCI/X bus, cycles that are claimed have their addresses modified because of the difference in the base addresses of the windows on the two buses.

### 4.7.1 PCIe to PCI/X Non-prefetchable Address Remapping

Downstream transactions that fall within the address window defined by the “PCI Memory Base and Limit Register” are remapped according to the address window defined by the “Secondary Bus Non-prefetchable Address Remap Control Register” and “Secondary Bus Non-prefetchable Upper Base Address Remap Register”. The following equations describe the address remapping process:

- $PriSecNPDiff = PriNPBase - SecNPBase$ , where
  - **PriSecNPDiff**: Defines the difference between the Primary Non-prefetchable Base and the Secondary Non-prefetchable Base.
  - **PriNPBase**: Defined in the previous paragraph.
  - **SecNPBase**: Defined by “Secondary Bus Non-prefetchable Address Remap Control Register” and “Secondary Bus Non-prefetchable Upper Base Address Remap Register”.
- $SecNPAddr = PriNPAddr - PriSecNPDiff$ , where
  - **SecNPAddr**: Defines the remapped address that the Tsi384 presents on the PCI/X bus.
  - **PriNPAddr**: Defines the address presented to the Tsi384 that falls within the registers described in the previous paragraph.
  - **PriSecNPDiff**: See previous bullet.

### 4.7.2 PCIe to PCI/X Prefetchable Address Remapping

Downstream transactions that fall within the address window defined by the “PCI PFM Base and Limit Register”, “PCI PFM Base Upper 32 Address Register”, and “PCI PFM Limit Upper 32 Address Register” are remapped according to the address window defined by the “Secondary Bus Prefetchable Address Remap Control Register” and “Secondary Bus Prefetchable Upper Base Address Remap Register”. The following equations describe the address remapping process:

- $PriSecPFDiff = PriPFBase - SecPFBase$ , where
  - **PriSecPFDiff**: Defines the difference between the Primary Prefetchable Base and the Secondary Prefetchable Base.
  - **PriPFBase**: Defined by the registers listed above.
  - **SecPFBase**: Defined by “Secondary Bus Prefetchable Address Remap Control Register” and “Secondary Bus Prefetchable Upper Base Address Remap Register”.
- $SecPFAddr = PriPFAddr - PriSecPFDiff$ , where
  - **SecPFAddr**: Defines the remapped address the Tsi384 presents on PCI/X bus.
  - **PriPFAddr**: Defines the address presented to the Tsi384 that falls within the registers described in the previous paragraph.
  - **PriSecPFDiff**: See previous bullet.

### 4.7.3 PCI/X to PCIe Address Remapping

Because the addresses of the downstream memory windows on the PCI/X bus have been shifted from their locations on the PCIe link, the address range of cycles that a bridge will not claim on the PCI/X bus must also be shifted. Therefore, memory cycles with addresses from SecNPBase (see “Secondary Bus Non-prefetchable Address Remap Control Register” and “Secondary Bus Non-prefetchable Upper Base Address Remap Register”) to SecNPLimit or from SecFPBase (see “Secondary Bus Prefetchable Address Remap Control Register” and “Secondary Bus Prefetchable Upper Base Address Remap Register”) to SecFPLimit will not be claimed by the bridge on the PCI/X bus.

The Secondary Bus Non-prefetchable Limit is described in the following equation:

- $\text{SecNPLimit} = \text{PriNPLimit} - \text{PriSecNPDiff}$ , where
  - **PriNPLimit**: Defined by “PCI Memory Base and Limit Register” and the additional “Primary Bus Non-prefetchable Upper Limit Remap Register”.
  - **PriSecNPDiff**: Defines the difference between the Primary Non-prefetchable Base and the Secondary Non-prefetchable Base.

The Secondary Prefetchable Limit is described in the following equation:

- $\text{SecPFLimit} = \text{PriPFLimit} - \text{PriSecPFDiff}$ , where
  - **PriPFLimit**: Defined by “PCI PFM Base and Limit Register” and “PCI PFM Base Upper 32 Address Register”.
  - **PriSecPFDiff**: Defines the difference between the Primary Prefetchable Base and the Secondary Prefetchable Base.

Once the address is claimed as defined above, a memory cycle is forwarded from the PCI/X bus to the PCIe link with its address modified according to the Non-transparent Address (NTMA) remapping windows (see offsets 0x68 to 0x7C):

- NTMA window remapping

The NTMA Secondary Base (see “NTMA Secondary Lower Base Register” and “NTMA Secondary Upper Base Register”) and NTMA Secondary Limit (see “NTMA Secondary Lower Limit Register” and “NTMA Secondary Upper Limit Register”) define memory windows in the PCI/X bus memory space that are mapped to arbitrary positions on the PCIe link. The resulting location of the NTMA window on the PCIe link is defined by the following equations:

- $\text{PriSecNTMADiff} = \text{PriNTMABase} - \text{SecNTMABase}$ , where
  - **PriNTMABase**: Defined by “NTMA Control Register” and “NTMA Primary Upper Base Register”.
  - **SecNTMABase**: Defined by “NTMA Secondary Lower Base Register” and “NTMA Secondary Upper Base Register”.
- $\text{PriNTMALimit} = \text{SecNTMALimit} + \text{PriSecNTMADiff}$ , where
  - **SecNTMALimit**: Defined by “NTMA Secondary Lower Limit Register” and “NTMA Secondary Upper Limit Register”.
  - **PriSecNTMADiff**: See previous bullet.


A memory cycle whose address falls within a NTMA window on the PCI/X bus will have its address on the PCIe link modified by the following equation:

- $PriNTMAAddr = SecNTMAAddr + PriSecNTMADiff$ , where
  - **SecNTMAAddr**: Secondary NTMA Address, which must fall within the window defined by the NTMA Secondary Base and Limit registers.
  - **PriSecNTMADiff**: See previous bullet.

Transactions that are claimed on PCI/X Interface, and which are outside the NTMA window, are forwarded upstream without address remapping. Software should ensure that the location of the NTMA window on the PCI/X bus is outside of the PCI/X bus memory windows, and that the NTMA window on the PCIe link is outside of the PCIe link memory windows, or undefined operation may result.

Figure 12 displays an example of memory window remapping.

**Figure 12: Memory Window Remapping Example**



***I/O Address Remapping***

The “PCI I/O Address Upper 16 Register” in the Tsi384 configuration space indicates the number of upper bits of the I/O address that are not used when forwarding downstream I/O space cycles to the PCI/X bus. This allows I/O addresses to be translated down into the address range that is available on the PCI/X bus. There is no enable bit for I/O address remapping; any non-zero value in this register remaps the I/O transactions to a different address location, as described in this section.

## 4.8 Opaque Addressing

Opaque address ranges are defined in the Tsi384 configuration space. This feature can be enabled by setting OPQ\_MEM\_EN to 1 in the “**SERRDIS\_OPQEN\_DTC Register**”.

Memory transactions with addresses that fall in the opaque address range are not claimed by either the PCIe or PCI/X Interfaces. This region is typically used for peer-to-peer communication between devices on the PCI/X bus.



## 5. Configuration Transactions

Topics discussed include the following:

- “Overview”
- “Configuration Transactions”
- “PCIe Enhanced Configuration Mechanism”
- “Configuration Retry Mechanisms”

### 5.1 Overview

Each device in a PCIe or PCI/X system has a configuration space that is accessed using configuration transactions in order to define its operational characteristics. This chapter describes how the Tsi384 handles PCIe configuration requests.

### 5.2 Configuration Transactions

There are two types of configuration transactions: Type 0 and Type 1. Type 0 configuration transactions access the Tsi384’s internal configuration registers, while Type 1 configuration transactions access devices that reside downstream of the Tsi384. Type 1 transactions are converted to Type 0 transactions if they target devices that reside on the downstream Tsi384 bus. If the transaction is intended for a device that is downstream of the bus directly below the Tsi384, the transaction is passed through the Tsi384 as a Type 1 configuration transaction. If the transaction is not targeted for the Tsi384 or any device below the Tsi384, the transaction is rejected. Configuration transactions are only initiated by the Root Complex in PCIe-based systems.

Configuration address formats are as follows.

**Figure 13: PCIe Configuration Address Format**

31    24	23    19	18    16	15    12	11    8	7    2	1    0
Bus Number	Device Number	Function Number	Reserved	Extended Register Address	Register Address	Reserved

**Figure 14: PCI Type 0 Configuration Address Format**

31	16	15	11	10	8	7	2	1	0
Unique Address (AD[31:16]) corresponding to a particular Device Number)				Reserved		Function Number		Register Number	00

**Figure 15: PCI Type 1 Configuration Address Format**

31	24	23	16	15	11	10	8	7	2	1	0
Reserved		Bus Number		Device Number		Function Number		Register Number		01	

**Figure 16: PCI-X Type 0 Configuration Address Format**

31	16	15	11	10	8	7	2	1	0
Unique address(AD[31:16]) corresponding to a particular Device Number				Device Number		Function Number		Register Number	00

AD[31:0]

**Figure 17: PCI-X Type 1 Configuration Address Format**

31	24	23	16	15	11	10	8	7	2	1	0
Reserved		Bus Number		Device Number		Function Number		Register Number		0 1	

AD[31:0]

### 5.2.1 Type 0 Configuration Transactions

The Tsi384 responds to PCIe Type 0 configuration transactions that address its configuration space. This type of transaction configures the Tsi384 and is not forwarded downstream. The Tsi384 ignores Type 0 configuration transactions that originate on the PCI/X Interface. If a Type 0 configuration cannot be processed, the Tsi384 handles it as an Unsupported Request.

## 5.2.2 Type 1 Configuration Transactions

PCIe Type 1 configuration transactions are used for device configuration in a hierarchical bus system. The Bus Number field contained in the header of a Type 1 configuration transaction specifies a unique PCI/X bus in the PCI/X bus hierarchy. The Tsi384 compares the specified Bus Number with two register fields — Secondary Bus Number and Subordinate Bus Number in “**PCI Bus Number Register**” — that are programmed by system software or firmware to determine whether or not to forward a Type 1 configuration transactions across the bridge.

If a Type 1 configuration transaction is received on the PCIe Interface, the following sequence of tests is completed on the Bus Number field to determine how the Tsi384 should handle the transaction:

1. If the Bus Number field is equal to the Secondary Bus Number value and the conditions for converting the transaction into a Special Cycle transaction are met, the Tsi384 forwards the configuration request to its PCI/X Interface as a Special Cycle transaction. If the conditions are not met, the Tsi384 forwards the configuration request to the PCI/X Interface as a Type 0 configuration transaction.
2. If the Bus Number field is not equal to the Secondary Bus Number value but is in the range of the Secondary Bus Number and the Subordinate Bus Number (inclusive) values, the Type 1 configuration request is specifying a Bus Number that is located behind the bridge. In this case, the Tsi384 forwards the configuration request to the PCI/X Interface as a Type 1 configuration transaction.
3. If the Bus Number field does not satisfy the tests 1 and 2, the Type 1 configuration request indicates a Bus Number that is not located behind the bridge. In this case, the configuration request is invalid and Tsi384 handles this as an Unsupported Request.

## 5.2.3 Type 1 to Type 0 Conversion

If a PCIe Type 1 configuration transaction’s Bus Number field is equal to the Secondary Bus Number value, and the conditions for conversion to a Special Cycle transaction are not met, the Tsi384 forwards the transaction to the PCI/X bus as a Type 0 configuration transaction. In this case, a device connected to the PCI/X Interface of the bridge is the target of the Type 0 configuration transaction.

To translate and convert a PCIe Type 1 configuration transaction to a PCI/X Type 0 configuration transaction, the Tsi384 does the following:

- Sets address bits PCI\_AD[1:0] as 0b00
- Sets address bits PCI\_AD[7:2] the same as the PCIe transaction’s Register Address field
- Sets address bits PCI\_AD[10:8] the same as PCIe transaction’s Function Number field
- For a Secondary bus operating in PCI mode, it drives value 0b0000 on address PCI\_AD[15:11]

- For Secondary bus operating in PCI-X mode, it sets address PCI\_AD[15:11] from the PCIe transaction's Device Number Field
- For a Secondary bus operating in PCI or PCI-X (Mode 1), the Tsi384 checks if the received Extended Register Address field is zero. If this field is non-zero, the Tsi384 does not forward the transaction and treats it as an Unsupported Request on PCIe and a received Master-Abort on the destination bus. If the field is zero, the Tsi384 decodes the PCIe Device Number field and asserts a single address bit in the range PCI\_AD[31:16] during the address phase (for device numbers in the range 0b0\_0000 to 0b0\_1111b).

### 5.2.4 Type 1 to Type 1 Forwarding

If a PCIe Type 1 configuration transaction is received and the value specified by the Bus Number field is within the range of bus numbers between the Secondary Bus Number (exclusive) and the Subordinate Bus Number (inclusive), the Tsi384 forwards the transaction to its PCI/X Interface as a Type 1 configuration transaction. In this case, the target of the transaction does not reside on the PCI/X Interface but is located on a bus segment further downstream.

To translate the forwarded transaction from a PCIe Type 1 configuration request to a PCI/X Type 1 configuration transaction, the Tsi384 does the following:

- Sets address bits PCI\_AD[1:0] as 0b01
- PCI/X Register Number, Function Number, Device Number, and Bus Number (address bits PCI\_AD[23:2]) are generated directly – that is, unmodified – from the PCIe configuration transaction's Register Address, Function Number, Device Number, and Bus Number fields, respectively.
- Checks if the received Extended Register Address field is zero. If this field is non-zero, the Tsi384 does not forward the transaction and treats it as an Unsupported Request on PCIe and a received Master-Abort on the destination bus. If the field is zero, the Tsi384 generates PCI\_AD[27:24] as 0b0000.

### 5.2.5 Type 1 to Special Cycle Forwarding

When the Tsi384 receives a PCIe Type 1 configuration write request transaction, it converts it to a Special Cycle on its PCI/X Interface when the following conditions are met by the transaction:

- The Bus Number field matches the Secondary Bus Number register value
- The Device Number field is all ones (equals 0b1\_1111)
- The Function Number field is all ones (equals 0b111)
- The Register Address and Extended Register Address are both all zeros (equal 0b00\_0000 and 0b0000, respectively).

### 5.3 PCIe Enhanced Configuration Mechanism

The PCIe Enhanced Configuration Mechanism adds four additional bits to the Register Address field, thereby expanding the space to 4096 bytes. The Tsi384 forwards configuration transactions only when the Extended Register Address bits are all zero. This prevents address aliasing on the PCI/X bus that does not support Extended Register Addressing. If a configuration transaction targets the PCI/X bus and has a non-zero value in the Extended Register Address field, the Tsi384 handles the transaction as if it received a Master-Abort on the PCI/X bus and then does the following:

- Sets the appropriate status bits for the destination bus, as if the transaction had executed and resulted in a Master-Abort
- Generates a PCIe completion with Unsupported Request status

### 5.4 Configuration Retry Mechanisms

A PCIe-to-PCI/X bridge is required to return a completion for all configuration requests that cross the bridge from PCIe to PCI/X prior to expiration of the Completion Timeout timer in the Root Complex. This requires that bridges take ownership of all configuration requests forwarded across the bridge. If the configuration request to PCI/X completes successfully prior to the bridge's timer expiration, the bridge returns a completion with Normal Status on PCIe for that request. If the configuration request to PCI/X encounters an error condition prior to the bridge's timer expiration, the bridge returns an appropriate error completion on PCIe. If the configuration request to PCI/X does not complete either successfully or with an error, prior to timer expiration, the bridge is required to return a completion with Configuration Retry Status (CRS) on PCIe for that request.

After the Tsi384 returns a completion with CRS on PCIe, it continues to keep the configuration transaction active on the PCI/X bus. For PCI, the Tsi384 keeps retrying the transaction until it completes on the PCI bus. For PCI-X, if the configuration request received a split response for the configuration transaction prior to the bridge returning a completion with CRS on PCIe, the bridge maintains the transaction information in its queues until the split completion is returned. If the configuration request did not receive a split response for the configuration transaction prior to the bridge returning a completion with CRS, the bridge may discard the transaction and remove it from its queues or continue to retry the transaction on PCI-X until it completes successfully or with an error.

When the configuration transaction completes on the PCI/X bus after the return of a completion with CRS on PCIe, the Tsi384 discards the completion information. Bridges that use this option are also required to implement Bridge Configuration Retry Enable in the “**PCIe Device Control and Status Register**”. If this bit is cleared, the bridge does not return a completion with CRS on behalf of configuration requests forwarded across the bridge. The lack of a completion results in eventual Completion Timeout at the Root Complex.



## 6. Bridging

Topics discussed include the following:

- “Overview”
- “Flow Control Advertisements”
- “Buffer Size and Management”
- “Assignment of Requestor ID and Tag”
- “Forwarding of PCIe to PCI”
- “Forwarding of PCIe to PCI-X”
- “Forwarding of PCIe to PCI-X”
- “Forwarding of PCI-X to PCIe”
- “Split Completion Buffer”
- “Forwarding of PCI-X to PCIe”
- “PCI-X Transaction Support”
- “PCIe Transaction Support”
- “Message Transactions”
- “Transaction Ordering”

### 6.1 Overview

The Tsi384 provides a connection path between a PCI/X bus and a PCIe link. The main function of the Tsi384 is to allow transactions between a master or a transmitter on one bus/link, and a target or a receiver on the other bus/link. The PCI/X Interface can operate in 32-/64-bit PCI mode up to 66 MHz, or in PCI-X mode up to 133 MHz. Transactions flow through the Tsi384 can be classified as follows:

- PCIe-to-PCI
- PCIe-to-PCI-X
- PCI-to-PCIe
- PCI-X-to-PCIe

### 6.2 Flow Control Advertisements

The flow control method on the PCI/X Interface is managed through retries or disconnects, where as on the PCIe link it is managed using flow control credits.

On the PCI/X Interface, the Tsi384 issues retries to new request transactions and issues a disconnect for the active transaction if the internal request queues or data storage buffers are full or approaching full.

On PCIe Interface, the Tsi384 periodically conveys its available buffer space to the other end component in terms of flow control credits using flow control packets. The Tsi384 advertises flow control credits as per PCIe protocol requirements.

### 6.3 Buffer Size and Management

The Tsi384 provides sufficient buffering to satisfy PCIe bridging requirements. The Tsi384 does not overcommit its buffers: it forwards requests onto the other side only when enough buffer space is reserved to handle the returned completions.

The Tsi384 uses 2-KB retry buffering, which is large enough to ensure that under normal operating conditions upstream traffic is never throttled. Ack latency value, internal processing delays, and receiver L0s exit latency values, are considered for determining the Retry buffer size.

### 6.4 Assignment of Requestor ID and Tag

The Tsi384 assigns a unique transaction ID for all the non-posted requests forwarded to upstream devices and unique sequence ID for all the posted and non-posted transactions forwarded to downstream devices. The Tsi384 takes ownership of the upstream and downstream non-posted transactions on behalf of original requestors, and stores the transaction-related state information needed to return the completions to the original requesters. The action of replacing the original transaction's requester ID and/or Tag fields with the bridge's own assigned values is referred to as taking ownership of the transaction.

For upstream non-posted requests, the Tsi384 assigns the PCIe requester ID using its secondary bus number and sets both the device number and function number fields to zero. For downstream non-posted transactions, the Tsi384 assigns the PCI-X requester ID using its primary bus number, device number and function number. For the upstream and downstream non-posted transactions, the Tsi384 sets the Tag field to a request enqueued entry number. The Tsi384 forwards the downstream posted transactions to PCI-X devices with the requester ID and Tag fields the same as that were received with the request from the PCIe Interface. The Tsi384 attempts another posted request on the PCI/X Interface only after the current transaction is committed on the PCI/X Interface, and thus, eliminates the chance of sequence ID aliasing because the Tag[7:5] is non-zero.

## 6.5 Forwarding of PCIe to PCI

The Tsi384 forwards posted, non-posted, and upstream read completions to the PCI devices, and stores the non-posted TLPs' state information to return the completion TLPs to the PCIe Interface.

### 6.5.1 PCIe Memory Write Request

The Tsi384 forwards the received PCIe Memory Write Requests to the PCI Interface with either Memory Write (MW) or Memory Write and Invalidate (MWI) command. The Tsi384 translates the request into a PCI transaction using the MWI command if it meets the MWI command rules specified in the *PCI Local Bus Specification (Revision 3.0)*, and the MWI bit is set in the “**PCI Control and Status Register**”. An MW command is used for the remaining part of the MWI transaction if the transaction is disconnected such that the remaining request does not meet the MWI command rules. The Tsi384 does not support relaxed ordering among the received requests. It forwards all requests in the order they are received even if the relaxed ordering bit is set for some of the requests.

### 6.5.2 PCIe Non-posted Requests

The Tsi384 translates the PCIe Memory Read Requests into PCI transactions that use a PCI memory read command (that is, Memory Read, Memory Read Line, or Memory Read Multiple) based on its cacheline size value, requested byte enables, and prefetchable and non-prefetchable memory windows. PCIe Read Request command translation is completed as follows:

- Memory Read if the PCIe Request falls into the non-prefetchable address range defined by the “**PCI Memory Base and Limit Register**”.
- Memory Read Line if the PCIe Request falls into the prefetchable range defined by the “**PCI PFM Base and Limit Register**”, and the requested data size is less than or equal to the value specified in Cacheline Size of the “**PCI Miscellaneous 0 Register**”.
- Memory Read Multiple if the PCIe Request falls into the prefetchable range defined by the “**PCI PFM Base and Limit Register**”, and the requested the data size is greater than or equal to the value specified in Cacheline Size of the “**PCI Miscellaneous 0 Register**”.

The Tsi384 attempts another outstanding request if the current request is retried or disconnected to improve the link bandwidth utilization. It does not attempt to read beyond the requested length. The Tsi384 decomposes the requests if the requested data length is greater than 128 bytes, and returns the completions in 128-byte boundary fragments.

The Tsi384 uses PCI byte enable fields such that the byte enable information is preserved and no additional bytes are requested for the transactions that fall into the non-prefetchable address range (for example, Configuration, I/O, and Memory read commands).

## 6.6 Forwarding of PCIe to PCI-X

The Tsi384 forwards posted, non-posted, and upstream read completions to PCI-X devices, and stores the non-posted TLPs' state information to return the completion TLPs to the PCIe Interface.

### 6.6.1 PCIe Memory Write Request

The Tsi384 forwards the PCIe Memory Write Requests to the PCI-X Interface using either Memory Write (MW) or Memory Write Block (MWB) command. It translates the PCIe MW into a PCI-X transaction using the MWB command if the PCIe memory write meets the MWI command rules specified in the *PCI-X Addendum to PCI Local Bus Specification (Revision 2.0)*, and the No snoop attribute field is set to 0 in the **“PCI Control and Status Register”**. An MW command is used for the remaining part of the MWB transaction if the transaction was disconnected such that the remaining request does not meet the MWI command rules. The Tsi384 does not support relaxed ordering among the received requests, and forwards all the requests in the order they were received even if the relaxed ordering bit is set for some of the requests. Relaxed ordering and No snoop attributes are forwarded unchanged.

### 6.6.2 PCIe Non-posted Requests

The Tsi384 translates the PCIe Memory Read Requests into the PCI-X transactions that use one of the PCI-X memory read commands, either Memory Read DWORD or Memory Read Block, based on requested byte enables, prefetchable and non-prefetchable memory windows. PCIe Read Request command translation is completed as follows:

- Memory Read DWORD if the PCIe Read request falls into non-prefetchable address range and requested byte enables are non-contiguous.
- Memory Read Block if the PCIe Read request falls into the prefetchable range or requested byte enables are contiguous.

In order to improve bus bandwidth utilization, the Tsi384 keeps attempting the other outstanding requests if the current request is either retried or disconnected. The Tsi384 decomposes the requests if the requested data length is greater than 128 bytes and returns the completions in 128-byte boundary fragments.

The Tsi384 uses PCI-X byte enable fields such that the byte enable information is preserved and no additional bytes are requested for the transactions that fall into the non-prefetchable address range (for example, transactions that use configuration, I/O, or memory read DWORD command).

The Tsi384 does not use any timeout for the requests it received split response, and waits indefinitely for the split completion from the PCI-X completer to return the completion TLP onto the PCIe Interface. However, the Tsi384 discards a request and returns completion with an Unsupported Request (UR) completion status if that request is retried on the PCI-X Interface for more than the programmed number of times (see **“Secondary Retry Count Register”**).

## 6.7 Forwarding of PCI to PCIe

The Tsi384 forwards posted and non-posted requests and downstream read completions to PCIe devices, and stores the non-posted requests' state information to return the delayed completions to the requester.

### 6.7.1 PCI Memory Write Request

The Tsi384 translates the received Memory Write (MW) and Memory Write and Invalidate (MWI) transactions into PCIe Memory Write Requests. The Tsi384 uses a 4-KB posted buffer to post the received transactions. Write requests are fragmented if one of the following PCIe constraints is met:

- Address plus length crosses the 4-KB boundary
- Burst writes with discontinuous byte enables
- Payload size exceeds MAX\_PAY\_SIZE in “PCIe Device Control and Status Register”

The Tsi384 terminates a posted transaction with retry only if the buffers are filled with previously received memory requests, or if the bridge is locked from the PCIe side (see “Locked Transaction”).

### 6.7.2 PCI Non-posted Requests

The Tsi384 processes all non-posted transactions as delayed transactions. The Tsi384 first terminates the received non-posted transaction with retry and then forwards it onto the PCIe Interface. The Tsi384 stores the request-related state information while forwarding the request onto the PCIe Interface. This information tracks the requests repeated by the master and returned completions for the request. Since PCI read requests do not specify the amount of data to be read, the Tsi384 uses a programmable prefetch algorithm to determine the amount of data to be read on behalf of the original requester. The Tsi384 does not attempt to prefetch past the 4-KB address boundary on behalf of the original requester. The Tsi384 stores the returned completion until the PCI requester repeats the initial request and terminates the delayed transaction. If short-term caching is enabled (see STC\_EN in “PCI Miscellaneous Control and Status Register”), the Tsi384 responds to subsequent requests with the incremental addresses issued by the master until the programmed number of data bytes are transferred to the master or the short-term discard timer is expired (see ST\_DIST\_EN in “SERRDIS\_OPQEN\_DTC Register”).

The Tsi384 enqueues up to eight requests and issues the initial requests on the PCIe Interface in the order they were received; however, the ordering is not guaranteed for the subsequent requests of decomposed transactions.

The Tsi384 discards the enqueued delayed request if the requested data is not returned before the completion timeout is expired (see “Completion Timeout Register”), and returns a delayed completion with target abort to the requester (see DISCARD2 in “PCI Bridge Control and Interrupt Register”). A delayed completion is discarded if the requester does not repeat the initial request or if the requester disconnects the delayed completion after few data bytes are transferred.

## 6.8 Forwarding of PCI-X to PCIe

The Tsi384 forwards Memory Write, Memory Write Block, Memory Read DWORD, Memory Read Block, alias to Memory Read Block, I/O requests, and downstream read completions, to the PCIe Interface as per PCIe constraints and protocol mapping requirements specified in section 2.5 of the *PCI Express Base Specification (Revision 1.1)*. The device terminates all non-posted requests on the PCI-X Interface with a split response and then forwards them onto the PCIe Interface. Once the completion is returned for the forwarded request, the Tsi384 provides data for reads and status for the writes to the requester through split completion and split completion message transactions, respectively. The device initiates split completions on the PCI-X Interface on ADB boundaries if the requested data size is greater than one ADB. However, byte counts larger than 128 bytes can be returned to the PCI-X bus provided the data is available in the buffer. The Tsi384 provides normal completion up to the device boundary, and split completion error message with master abort for the remaining length, if the received PCI-X read byte count is in out of range.

The Tsi384 discards the enqueued split request if the requested data is not returned before the completion timeout expires (see “[Completion Timeout Register](#)”) and returns a split completion error message with master abort to the requester.

## 6.9 Split Completion Buffer

The Tsi384 ensures sufficient buffer space is available to handle all the requested data before initiating a read request on the PCI-X or PCIe Interface. It decomposes the received read request while forwarding onto the destination interface if the request’s read data size is greater than the available buffer size. As a result, the Tsi384 never sets the Split Completion Overrun bit in the “[PCI-X Bridge Status Register](#)”. The Tsi384 decomposes the read requests received from the PCI-X Interface into two or more requests on the PCIe Interface if one of the following conditions is met:

- Starting address plus requested length crosses the 4-KB address boundary
- Requested length exceeds the MAX\_RD\_SIZE in “[PCIe Device Control and Status Register](#)”
- Requested length exceeds the available buffer space

## 6.10 PCI Transaction Support

The following table lists the transactions supported by the PCI Interface.

**Table 9: PCI Transaction Support**

Cmd	Transaction <sup>a</sup>	PCI Interface	
		As a Master	As a Target
0000b	Interrupt Acknowledge	NA	NA
0001b	Special Cycle	Yes	NA
0010b	I/O Read	Yes	Yes
0011b	I/O Write	Yes	Yes
0100b	Rsvd	NA	NA
0101b	Rsvd	NA	NA
0110b	Memory Read	Yes	Yes
0111b	Memory Write	Yes	Yes
1000b	Rsvd	NA	NA
1001b	Rsvd	NA	NA
1010b	Configuration Read	Yes	NA
1011b	Configuration Write	Yes	NA
1100b	Memory Read Multiple	Yes	Yes
1101b	Dual Address Cycle	Yes	Yes
1110b	Memory Read Line	Yes	Yes
1111b	Memory Write and Invalidate	Yes	Yes

a. For unsupported transactions, see “PCIe as Originating Interface”.

## 6.11 PCI-X Transaction Support

The following table lists the transactions supported by the PCI-X Interface.

**Table 10: PCI-X Transaction Support**

Cmd	Transaction <sup>a</sup>	PCI-X Interface	
		As a Master	As a Target
0000b	Interrupt Acknowledge	NA	NA
0001b	Special Cycle	Yes	NA
0010b	I/O Read	Yes	Yes
0011b	I/O Write	Yes	Yes
0100b	Rsvd	NA	NA
0101b	Device ID Message	No	No
0110b	Memory Read DWORD	Yes	Yes
0111b	Memory Write	Yes	Yes
1000b	Alias to Memory Read Block	NA	Yes
1001b	Alias to Memory Write Block	NA	Yes
1010b	Configuration Read	Yes	NA
1011b	Configuration Write	Yes	NA
1100b	Split Completion	Yes	Yes
1101b	Dual Address Cycle	Yes	Yes
1110b	Memory Read Block	Yes	Yes
1111b	Memory Write Block	Yes	Yes

a. For unsupported transactions, see **“PCI/X as Originating Interface”**.

## 6.12 PCIe Transaction Support

The following table lists the transactions supported by the PCIe Interface.

**Table 11: PCIe Transaction Support**

TLP Type	Transaction <sup>a</sup>	PCIe Interface	
		As a Transmitter	As a Receiver
MRd	Memory Read Request	Yes	Yes
MRdLk	Memory Read Request Locked	NA	Yes
MWr	Memory Write Request	Yes	Yes
IORd	I/O Read Request	Yes	Yes
IOWr	I/O Write Request	Yes	Yes
CfgRd0	Configuration Read Type 0	NA	Yes
CfgWr0	Configuration Write Type 0	NA	Yes
CfgRd1	Configuration Read Type 1	NA	Yes
CfgWr1	Configuration Write Type 1	NA	Yes
Msg	Message Request	Yes	Yes
MsgD	Message Request with Data Payload	NA	Yes
MsgD (Vendor Defined)	Vendor-Defined Message Request With Data Payload	No	No
Cpl	Completion without Data	Yes	Yes
CplD	Completion with Data	Yes	Yes
CplLk	Completion without Data for MRR- Locked	Yes	NA
CplDLk	Completion with Data for MRR - Locked	Yes	NA

a. For unsupported transactions, see “PCIe as Originating Interface”.

## 6.13 Message Transactions

Message transactions are used for in-band communication of events, and therefore, eliminate the need for sideband signals. PCIe messages are routed depending on specific bit field encodings in the message request header.

### 6.13.1 INTx Interrupt Signaling

The Tsi384 forwards the INTx interrupts – PCI\_INT[A:D]n – generated by PCI devices onto the PCIe Interface, as PCIe Assert\_INTx and Deassert\_INTx messages (for more information, see “[Interrupt Handling](#)”).

### 6.13.2 Power Management

Power management messages support Power Management Events (PME) signaled by sources integrated into the bridge and for devices downstream of the bridge. The Tsi384 forwards the power management events (PCI\_PME<sub>n</sub>) from PCI devices onto the PCIe Interface using PCIe PME messages (for more information, see “[Power Management Event](#)”).

### 6.13.3 Locked Transaction

Unlock messages support locked transaction sequences in the downstream direction. This type of message indicates the end of a locked sequence. The Tsi384 supports locked transactions in the downstream direction and uses unlocked messages to unlock itself from the PCIe Interface.

### 6.13.4 Slot Power Limit

These messages are transmitted to downstream devices by the root complex or a switch. The Tsi384 copies the set slot power limit payload into the Set Slot Power Limit Scale and Set Slot Power Value fields of the “[PCIe Device Capabilities Register](#)”.

### 6.13.5 Vendor-defined and Device ID

These messages are used for vendor-specific purposes. The Tsi384 does not support forwarding of these messages. It terminates Device ID message transactions on the PCI/X Interface with Master-Abort. It silently discards the Vendor-defined Type 1 message TLPs and handles the Vendor-defined Type 0 message TLPs as Unsupported Requests.

The Tsi384 ignores the receipt of Ignored messages. It handles the receipt of Error signaling messages as Unsupported Requests. The Tsi384 handles the receipt of INTx messages as malformed TLPs.

## 6.14 Transaction Ordering

Table 12 defines the transaction ordering rules that are followed by the Tsi384. These rules apply uniformly to all types of transactions, including Memory, I/O, Configurations, and Messages.

In the table, the columns represent a first received transaction while the rows represent a subsequently received transaction. Each table entry indicates the ordering relationship between the two transactions. The table entries are defined as follows:

- Yes – The second transaction is allowed to pass the first transaction.
- No – The second transaction is not allowed to pass the first transaction.

The Tsi384 does not allow a posted transaction to pass another posted transaction even if the relaxed ordering attribute bit is set. However, the device allows a Read completion with the relaxed ordering attribute bit set to pass a posted transaction.

Table entries with 1) and 2) are defined as follows:

1. Indicates the ordering relationship when the relaxed ordering attribute bit is clear in the second transaction header information.
2. Indicates the ordering relationship when the relaxed ordering attribute bit is set in the second transaction header information.

**Table 12: Transaction Ordering**

		Posted Request	Non-Posted Request		Completion	
Can Row Pass Column?		Memory Write or Message Request	Read Request	I/O or Configuration Write Request	Read Completion	I/O or Configuration Write Completion
Posted Request	Memory Write or Message Request	1) No	Yes	Yes	1) Yes	1) Yes
		2) No			2) Yes	2) Yes
Non-Posted Request	Read Request	No	Yes	Yes	Yes	Yes
	I/O or Configuration	No	Yes	Yes	Yes	Yes
Completion	Read Completion	1) No	Yes	Yes	1) Yes	Yes
		2) Yes			2) Yes	
	I/O or Configuration Write Completion	No	Yes	Yes	Yes	Yes



---

## 7. PCI/X Arbitration

Topics discussed include the following:

- “Overview”
  - “Block Diagram”
  - “PCI/X Arbitration Scheme”
- 

### 7.1 Overview

The PCI/X internal bus arbiter manages access to the PCI/X bus for up to five requesters, including the Tsi384. The bus arbiter has the following features:


- Supports five requests (four external and one internal, the Tsi384)
- Can be programmed to give high and low priorities for requesters
- Arbiter is enabled with a power-up signal, PWRUP\_EN\_ARB
- Bus is parked on latest master given grant

### 7.2 Block Diagram

The bus arbiter handles internal requests from the PCI/X Core and external requests from devices on the PCI/X bus (see [Figure 18](#)). When the arbiter is enabled, the Tsi384 asserts the grant for PCI/X devices and for the PCI Core. When the arbiter is disabled, there must be an external arbiter on the PCI/X bus that handles Tsi384 requests through the PCI\_REQ[0]n signal, and grants bus access using the PCI\_GNT[0] signal. Grant for the PCI Core is the muxed output of internal arbiter grant and external arbiter grant with PWRUP\_EN\_ARB as select signal.

Grants and Requests are bi-directional pins. PCI\_REQ[0]n is output enabled when the internal arbiter is disabled. Enable of PCI\_REQ[3:1]n are always hardcoded to 1'h0. PCI\_GNT[0] is an input pin when the internal arbiter is disabled.

Figure 18: PCI/X Arbiter Block Diagram




### 7.3 PCI/X Arbitration Scheme

The PCI/X bus arbiter is enabled through the power-up signal, PWRUP\_EN\_ARB (see “**Power-up Signals**”). The arbiter can be programmed to enable or disable, and prioritize, each requester through configuration (see “**PCI Miscellaneous Control and Status Register**”).

The Tsi384, by default, is assigned a high priority and the other requesters are also assigned a high priority. Based on the arbitration priority setting, requesters are divided into two priority levels (see **Figure 19**). Within each level, priority is determined using a round-robin method. The low-priority group is handled as one member of the high-priority group. Initially, a snap shot of requesters with low and high priority is loaded and requests are arbitrated until all flags in the snap shot are cleared. A new snap shot is taken when all flags of the same level are cleared.

By default, the PCI/X arbiter initially parks the bus on the Tsi384. After servicing the requesters when the bus is in idle state, the arbiter is parked on the last served requester.

**Figure 19: PCI/X Arbitration Priority**



In **Figure 19**, it is assumed that all PCI/X bus masters, including the Tsi384, are requesting the bus at the same time. Since the Tsi384 and devices A and B are assigned a high priority they are granted access to the bus first. Once device B is granted access, one of the bus requests from the low priority group — in this example, device C — is granted access to the bus. After device C is granted access another snap shot of the requestors is taken. If a high priority device is requesting the bus then it is granted access before device D can become bus master. This process continues indefinitely on the PCI/X bus.



---

## 8. Interrupt Handling

Topics discussed include the following:

- “Overview”
  - “Interrupt Sources”
  - “Interrupt Routing”
- 

### 8.1 Overview

The Tsi384 supports the two types of interrupts that originate on a PCI/X bus:


- Legacy PCI/X interrupts, PCI\_INT[D:A]n
- Message-based interrupts
  - Message Signaled Interrupts (MSI)
  - Enhanced Message Signaled Interrupts (MSI-X)

The Tsi384’s PCI/X Interface forwards legacy INTx assertion/de-assertions in the form of Assert\_INTx and Deassert\_INTx messages on its PCIe link. The Tsi384 handles MSI and MSI-X transactions as PCI/X memory write transactions. When the bridge receives an MSI/MSI-X transaction on its PCI/X Interface, it forwards it as a memory write TLP on its PCIe link. Both INTx messages and MSI/MSI-X transactions flow through the Tsi384’s upstream posted buffer, as displayed in [Figure 20](#).



The Tsi384 does not contain an MSI capability structure. The bridge cannot generate MSIs; it can only forward them as posted memory writes.

**Figure 20: Interrupt Handling Diagram**



The Interrupt Message Generation module connects to the PCI/X Target Interface, external PCI\_INT[D:A]n interrupts, and the upstream posted buffer (see Figure 20). Assertion and de-assertion of interrupts are stored in the form of Assert\_INTx and Deassert\_INTx flags. These flags are kept asserted until the posted buffer can handle corresponding assert and de-assert messages. If an interrupt pin is toggled when the PCI/X Interface is engaged with a PCI/X-initiated posted transaction, assert or de-assert message loading into the upstream posted request buffer is stalled until the upstream posted transaction terminates. Posted transactions are retried on the AD bus while an interrupt message is loaded into the posted buffer. A De-assert message always follows an Assert message. More than one interrupt pin can toggle at any point of time; however, a round-robin arbitration schedules the interrupt message transmission.

There is no buffering for interrupt messages before loading them into the upstream posted buffer. Therefore, only one pair of Assert\_INTx and Deassert\_INTx messages is loaded into the buffer when allowed. In the worst case, the bridge may send duplicate messages; however, this is permitted according to the *PCI Express Base Specification (Revision 1.1)*.

## 8.2 Interrupt Sources

The Tsi384 does not have an internal source of interrupts: it forwards legacy PCI\_INT[D:A]n interrupts from the PCI/X Interface to the PCIe Interface in the form of Assert[D:A] and De-assert[D:A] messages with Tsi384 PCIe transaction IDs.

## 8.3 Interrupt Routing

Interrupt remapping is not performed by the Tsi384. Legacy interrupts, PCI\_INT[A:D]n, are routed to the upstream PCIe port in the form of Assert\_INTx and Deassert\_INTx [A,B,C,D] messages.

---

## 9. Error Handling

Topics discussed include the following:

- “Overview”
- “PCIe as Originating Interface”
- “PCI/X as Originating Interface”
- “Timeout Errors”
- “Other Errors”
- “Error Handling Tables”

---

### 9.1 Overview

This chapter discusses how the Tsi384 handles errors that occur during the processing of upstream and downstream transactions. For all errors that are detected by the bridge, it sets the appropriate Error Status bits – PCI/X Error bit(s) and PCIe Error status bit(s) – and generates an error message on PCIe, if enabled.

Each error condition has an error severity level programmable by software, and a corresponding error message generated on PCIe. Each detected error condition has a default error severity level (fatal or non-fatal) and, when enabled, has a corresponding error message generated on PCIe. The error severity level is software programmable.

PCIe link error message generation is controlled by the following bits:

- SERR\_EN in the “PCI Bridge Control and Interrupt Register”
- FTL\_ERR\_EN in the “PCIe Device Control and Status Register”
- NFTL\_ERR\_EN in the “PCIe Device Control and Status Register”
- COR\_ERR\_EN in the “PCIe Device Control and Status Register”

ERR\_FATAL PCIe messages are enabled for transmission if either of the following bits is set:

SERR\_EN in “PCI Control and Status Register”, or FTL\_ERR\_EN in “PCIe Device Control and Status Register”.

ERR\_NONFATAL messages are enabled for transmission if either of the following bits is set: SERR\_EN in “PCI Control and Status Register”, or NFTL\_ERR\_EN in “PCIe Device Control and Status Register”.


ERR\_COR messages are enabled for transmission if COR\_ERR\_EN is set in “PCIe Device Control and Status Register”.

FTL\_ERR\_DTD, NFTL\_ERR\_DTD, and COR\_ERR\_DTD bits in “PCIe Device Control and Status Register” are set for the corresponding errors on the PCIe Interface, regardless of the error reporting enable bits.

The Tsi384 also supports Advisory Non-Fatal error messages in the case where a TLP Error detected is a Advisory Non-Fatal Error and the Advisory Non-Fatal Error mask bit, ANFE, in the “PCIe Correctable Error Mask Register” is not masked then a Correctable error message is generated instead of a Non-Fatal error message.

Figure 21 depicts the high-level flowchart for error handling on PCIe. This is taken from Table 6-2 of the *PCI Express Base Specification (Revision 1.1)*, and includes advanced error handling. Additional error handling requirements for a PCIe bridge are described in subsequent sections of the specification.

Figure 21: PCIe Flowchart of Device Error Signaling and Logging Operations



## 9.2 PCIe as Originating Interface


This section describes how the Tsi384 handles error support for transactions that flow downstream from PCIe to PCI/X (see [Figure 22](#)).

In the case of reception of a Write Request or Read Completion with a Poisoned TLP, the entire data payload of the PCIe transaction is considered as corrupt and the parity is inverted on every data phase forwarded (see [Table 13](#)). In the case of reception of a request with ECRC error, the entire TLP is considered as corrupt and is dropped by the bridge.

**Table 13: Error Forwarding Requirements (Step A to Step B) for Received PCIe Errors**

Received PCIe Error (Step A)	Forwarded PCI/X Error Mode 1 (Parity) (Step B)
Write Request or Read Completion with Poisoned TLP	Poisoned Data Parity
Request with ECRC (Optional Support) Error	Do not forward

**Figure 22: Transaction Error Forwarding with PCIe as Originating Interface**



[Table 14](#) provides the translation a bridge has to perform when it forwards a non-posted PCIe request (read or write) to PCI/X and the request is completed immediately on PCI/X, either normally or with an error condition.

**Table 14: Bridge Requirements for Transactions Requiring a Completion (Immediate Response)**

Immediate PCI/X Termination	PCIe Completion Status
Data transfer with uncorrectable data error (reads)	Successful (Poisoned TLP)
Data transfer with uncorrectable data error (non-posted writes)	Unsupported Request

**Table 14: Bridge Requirements for Transactions Requiring a Completion (Immediate Response)**

Immediate PCI/X Termination	PCIe Completion Status
Master-Abort	Unsupported Request
Target-Abort	Completer Abort

In the case of an Advisory Non-Fatal Error detection, the following actions are taken by the Tsi384:

1. If the severity of the TLP Error detected in “PCIe Uncorrectable Error Severity Register” is Non-Fatal then:
  - a. COR\_ERR\_DTD is set in the “PCIe Device Control and Status Register”
  - b. ANFE is set in the “PCIe Correctable Error Status Register”
2. And if the ANFE bit is not masked in the “PCIe Correctable Error Mask Register” then:
  - a. TLP Error Status bit is set in the “PCIe Uncorrectable Error Status Register”
  - b. If the corresponding TLP Error Mask bit is clear in the “PCIe Uncorrectable Error Mask Register” and ERR\_PTR is not valid in the “PCIe Advanced Error Capabilities and Control Register”, then the TLP header is logged in the “PCIe Header Log 1 Register” and ERR\_PTR is updated in the “PCIe Advanced Error Capabilities and Control Register”.
  - c. If COR\_ERR\_EN is set in the “PCIe Device Control and Status Register” then it sends a Correctable error message.

### 9.2.1 Received Poisoned TLPs

When the bridge receives a poisoned TLP it completes the following while forwarding it to the PCI/X Interface:

1. If the severity of the PTLP in the “PCIe Uncorrectable Error Severity Register” is Non-Fatal and the ANFE Mask bit is clear in “PCIe Correctable Error Mask Register” then:
  - A Correctable error message is generated if the COR\_ERR\_EN bit is set in the “PCIe Device Control and Status Register”
  - ANFE bit is set in the “PCIe Correctable Error Status Register”
  - COR\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”
  - PTLP bit is set in the “PCIe Uncorrectable Error Status Register”
  - TLP header is logged in the Header Log register and ERR\_PTR is updated if the PTLP Mask bit in “PCIe Uncorrectable Error Mask Register” is clear and the ERR\_PTR is not valid
2. If the severity of the PTLP bit in “PCIe Uncorrectable Error Severity Register” is Non-Fatal and the ANFE Mask bit is set in “PCIe Correctable Error Mask Register” then:
  - No error message is generated
  - COR\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”
  - ANFE bit is set in the “PCIe Correctable Error Status Register”

3. If it is not an AFNE then:
  - Fatal error message is generated if PTLP Mask bit is clear in the “PCIe Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN bit is set in the “PCIe Device Control and Status Register”
  - FTL\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”
  - PTLP bit is set in the “PCIe Uncorrectable Error Status Register”
  - TLP header is logged in the Header Log register and ERR\_PTR is updated if the PTLP Mask bit is clear and the ERR\_PTR is not valid.
  - S\_SERR bit is set in the “PCI Control and Status Register” if Fatal error message is generated and the SERR\_EN bit is set in the “PCI Control and Status Register”.
4. In all three of the previous cases the following actions are also taken by the Tsi384:
  - D\_PE bit is set in “PCI Control and Status Register”
  - MDP\_D bit set in “PCI Control and Status Register” if the poisoned TLP is a read completion and the PERESP bit is set in the “PCI Control and Status Register”
  - Parity bit is inverted on the PCI/X bus with each associated data Dword
  - MDP\_D bit is set in the “PCI Secondary Status and I/O Limit and Base Register” if the S\_PERESP bit is set in the “PCI Bridge Control and Interrupt Register”, and the bridge sees the PCI\_PERRn pin asserted when forwarding a write request transaction with bad parity to the PCI/X bus. The PERR\_AD bit in the “PCIe Secondary Uncorrectable Error Status Register” is set, Secondary Header is Logged and Secondary First Error Pointer is updated if enabled. No error message is generated when PCI\_PERRn is seen asserted by the bridge when forwarding a Poisoned TLP transaction from PCIe to PCI/X with bad parity.

### 9.2.2 Received ECRC Errors

When the Tsi384 receives a TLP with ECRC error, it does the following:

1. Drops the transaction
2. D\_PE is set in the “PCI Control and Status Register”
3. ECRC bit is set in the “PCIe Uncorrectable Error Status Register”
4. Header is logged in the “PCIe Header Log 1 Register” and the ERR\_PTR field is updated in the “PCIe Advanced Error Capabilities and Control Register” if ECRC Error Mask bit is clear in the “PCIe Uncorrectable Error Mask Register” and ERR\_PTR is not valid.
5. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of ECRC bit in “PCIe Uncorrectable Error Severity Register” if the ECRC Mask bit is clear in “PCIe Uncorrectable Error Mask Register”, and either SERR\_EN bit is set in the “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN is set in the “PCIe Device Control and Status Register”
6. S\_SERR bit is set in the “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and SERR\_EN bit is set in the “PCI Control and Status Register”
7. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”

### 9.2.3 PCI/X Uncorrectable Data Errors

This section describes the bridge requirements for error handling when forwarding a downstream non-poisoned PCIe transaction to PCI/X and the bridge detects an uncorrectable data error. The error is detected on the PCI/X Interface.

#### 9.2.3.1 Immediate Reads and Split Responses

When the Tsi384 forwards a read request (I/O, Memory, or Configuration) downstream, it does the following when it detects an uncorrectable data error on the destination interface while receiving an immediate response or split response from the completer:

1. MDP\_D bit is set in the “PCI Secondary Status and I/O Limit and Base Register” if the S\_PERESP bit is set in the “PCI Bridge Control and Interrupt Register”
2. D\_PE in the “PCI Control and Status Register” is set
3. PCI\_PERRn is asserted on the PCI/X Interface if the S\_PERESP bit is set in the “PCI Bridge Control and Interrupt Register”
4. UDERR bit is set in “PCIe Secondary Uncorrectable Error Status Register”
5. Header is logged in the “PCIe Secondary Header Log 1 Register” and the SUFEP field is updated in the “PCIe Secondary Error Capabilities and Control Register” if UDERR Mask bit is clear in the “PCIe Secondary Uncorrectable Error Mask Register” and SUFEP is not valid
6. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of UDERR bit in “PCIe Secondary Uncorrectable Error Severity Register” if the UDERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in the “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in the “PCIe Device Control and Status Register”
7. S\_SERR bit is set in the “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and S\_SERR bit is set in the “PCI Control and Status Register”
8. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”

For an immediate read transaction, if the Tsi384 detects an uncorrectable data error on the destination bus it continues to fetch data until the byte count is satisfied, or the target on the destination bus ends the transaction. When the bridge creates the PCIe completion, it forwards it with successful completion status and poisons the TLP. For PCI-X, an uncorrectable data error on a split response does not affect the handling of subsequent split completions.

#### 9.2.3.2 Non-Posted Writes

When the Tsi384 detects PCI\_PERRn asserted on the PCI/X Interface while forwarding a non-poisoned non-posted write transaction from PCIe, it does the following:

1. If the target completes the transaction immediately with a data transfer, the Tsi384 generates a PCIe completion with Unsupported Request status to report the error to the requester
2. PERR\_AD bit is set in the “PCIe Secondary Uncorrectable Error Status Register”
3. MDP\_D bit in the “PCI Secondary Status and I/O Limit and Base Register” is set if S\_PERESP bit is set in the “PCI Bridge Control and Interrupt Register”

4. Header is logged in the “PCIe Secondary Header Log 1 Register” and the SUFEP field is updated in the “PCIe Secondary Error Capabilities and Control Register” if PERR\_AD Mask bit is clear in the “PCIe Secondary Uncorrectable Error Mask Register” and SUFEP is not valid
5. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of PERR\_AD bit in “PCIe Secondary Uncorrectable Error Severity Register” if the PERR\_AD Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in the “PCI Control and Status Register” or FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”
6. S\_SERR bit is set in the “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and SERR\_EN bit is set in the “PCI Control and Status Register”
7. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”

If the target signals split response, the Tsi384 terminates the transaction as it would for a split request that did not have an error and takes no further action. If the returned split completion is a split completion error message, the bridge returns a PCIe Completion with Unsupported Request status to the requester.

### 9.2.3.3 Posted Writes

When the Tsi384 detects PCI\_PERRn asserted on the PCI/X Interface while forwarding a non-poisoned posted write transaction from PCIe, it does the following:

1. Continues to forward the remainder of the transaction
2. MDP\_D bit in the “PCI Secondary Status and I/O Limit and Base Register” is set if S\_PERESP bit is set in the “PCI Bridge Control and Interrupt Register”
3. PERRn Assertion Detected Status bit is set in the “PCIe Secondary Uncorrectable Error Status Register”
4. Header is logged in the “PCIe Secondary Header Log 1 Register” and the SUFEP field is updated in the “PCIe Secondary Error Capabilities and Control Register” if PERR\_AD Mask bit is clear in the “PCIe Secondary Uncorrectable Error Mask Register” and SUFEP is not valid
5. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of PERR\_AD bit in “PCIe Secondary Uncorrectable Error Severity Register” if the PERR\_AD Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register”, and either SERR\_EN bit is set in the “PCI Control and Status Register” or FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”
6. S\_SERR bit is set in the “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and SERR\_EN bit is set in the “PCI Control and Status Register”
7. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”

### 9.2.3.4 PCI-X Split Read Completions

While forwarding a non-poisoned read completion from PCIe to PCI-X, if the Tsi384 detects PCI\_PERRn asserted by the PCI-X target, it does the following:

1. Continues to forward the remainder of the split completion
2. PERR\_AD bit is set in the “PCIe Secondary Uncorrectable Error Status Register”

3. Header is logged in the “PCIe Secondary Header Log 1 Register” and the SUFEP field is updated in the “PCIe Secondary Error Capabilities and Control Register” if PERR\_AD Mask bit is clear in the “PCIe Secondary Uncorrectable Error Mask Register” and SUFEP is not valid
4. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of PERR\_AD bit in “PCIe Secondary Uncorrectable Error Severity Register” if the PERR\_AD Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in the “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in the “PCIe Device Control and Status Register”
5. S\_SERR bit is set in the “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and SERR\_EN bit is set in the “PCI Control and Status Register”
6. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”

### 9.2.4 PCI/X Uncorrectable Address/Attribute Errors

When the Tsi384 forwards transactions from PCIe to PCI/X, address or attribute errors are reported through the PCI\_SERRn pin. When the Tsi384 detects PCI\_SERRn asserted it does the following:

1. Continues forwarding transaction
2. S\_SERR System bit is set in the “PCI Secondary Status and I/O Limit and Base Register”
3. SERR\_AD bit is set in the “PCIe Secondary Uncorrectable Error Status Register”
4. In this case Header is not logged but the SUFEP is updated in the “PCIe Secondary Error Capabilities and Control Register” if the SUFEP bit is not valid and SERR\_AD Mask bit is clear in the “PCIe Secondary Uncorrectable Error Mask Register”
5. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of SERR\_AD bit in “PCIe Secondary Uncorrectable Error Severity Register” if SERR\_AD Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” or SERR\_EN bit is set in “PCI Bridge Control and Interrupt Register”, and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
6. S\_SERR bit is set in the “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and SERR\_EN bit is set in the “PCI Control and Status Register”
7. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”

### 9.2.5 Received Master-Abort on PCI/X Interface

This section describes the actions taken by the Tsi384 when a Master-Abort is received on the PCI/X Interface.

#### 9.2.5.1 Master Abort on a Posted Transaction

When the Tsi384 receives a Master-Abort on the PCI/X bus while forwarding a posted write transaction from PCIe, it does the following:

1. Discards the entire transaction
2. R\_MA bit is set in “PCI Secondary Status and I/O Limit and Base Register”
3. R\_MA bit is set in the “PCIe Secondary Uncorrectable Error Status Register”

4. Header is logged in the “PCIe Secondary Header Log 1 Register” and SUFEP is updated in the “PCIe Secondary Error Capabilities and Control Register” if R\_MA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
5. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of R\_MA bit in “PCIe Secondary Uncorrectable Error Severity Register” if R\_MA Mask bit is clear in the “PCIe Secondary Uncorrectable Error Mask Register” or MA\_ERR bit is set in “PCI Bridge Control and Interrupt Register”, and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
6. S\_SERR bit is set in “PCI Control and Status Register” if the R\_MA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” or MA\_ERR bit is set in “PCI Bridge Control and Interrupt Register” and the SERR\_EN bit is set
7. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in the “PCIe Device Control and Status Register”

### 9.2.5.2 Master-Abort On PCI/X Interface for Non-Posted Transaction

When the Tsi384 receives a Master-Abort on the PCI/X bus while forwarding a non-posted PCIe request, it does the following:

1. Returns a completion with Unsupported Request status on the PCIe
2. R\_MA bit is set in “PCI Secondary Status and I/O Limit and Base Register”
3. R\_MA bit is set in “PCIe Secondary Uncorrectable Error Status Register”
4. Header is logged in the “PCIe Secondary Header Log 4 Register” and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if R\_MA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
5. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of R\_MA bit in “PCIe Secondary Uncorrectable Error Severity Register” if R\_MA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
6. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR Enable bit is set in “PCI Control and Status Register”
7. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

### 9.2.5.3 Master Abort on PCI-X Interface for Split Completion

When the Tsi384 forwards PCIe completions to the PCI-X Interface as split completions and it encounters a Master-Abort, the following actions are taken:

1. Discards the entire transaction
2. R\_MA bit is set in “PCI Secondary Status and I/O Limit and Base Register”
3. SCD bit is set in the “PCI-X Capability and Status Register”
4. MA\_SC bit is set in “PCIe Secondary Uncorrectable Error Status Register”

5. Header is logged in the Secondary Header log register and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if MA\_SC Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
6. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of Master Abort on Split Completion bit in “PCIe Secondary Uncorrectable Error Severity Register”, if MA\_SC Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
7. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
8. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

## 9.2.6 Received Target-Abort On PCI/X Interface

This section describes the functionality of the Tsi384 when a Target-Abort is received on the PCI/X Interface in response to posted, non-posted and split completion transactions.

### 9.2.6.1 Target Abort On A Posted Transaction

When the Tsi384 receives Target-Abort on the PCI/X Interface for posted requests, it takes the following actions:

1. Drops the entire transaction
2. R\_TA bit is set in “PCI Secondary Status and I/O Limit and Base Register”
3. R\_TA bit is set in “PCIe Secondary Uncorrectable Error Status Register”
4. Header is logged in the “PCIe Secondary Header Log 1 Register” and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if R\_TA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
5. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of R\_TA bit in the “PCIe Secondary Uncorrectable Error Severity Register” if R\_TA Mask bit is clear in the “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in the “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in the “PCIe Device Control and Status Register”
6. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set
7. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

### 9.2.6.2 Target-Abort On PCI/X Interface For Non-Posted Transaction

When the Tsi384 receives a Target-Abort while forwarding a PCIe non-posted request to the PCI/X Interface, it takes the following actions:

1. Returns a completion with Completer Abort status on the PCIe link
2. R\_TA bit is set in “PCI Secondary Status and I/O Limit and Base Register”
3. R\_TA bit is set in “PCIe Secondary Uncorrectable Error Status Register”

4. Header is logged in the “PCIe Secondary Header Log 1 Register” and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if R\_TA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
5. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of R\_TA bit in “PCIe Secondary Uncorrectable Error Severity Register” if R\_TA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
6. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
7. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

### 9.2.6.3 Target-Abort On PCI-X Interface For Split Completion

When the Tsi384 forwards PCIe completions to the PCI-X Interface as split completions and it encounters a Target Abort, it takes the following actions:

1. Discards the entire transaction
2. R\_TA bit is set in “PCI Secondary Status and I/O Limit and Base Register”
3. SCD bit is set in “PCI-X Capability and Status Register”
4. TA\_SC bit is set in the “PCIe Secondary Uncorrectable Error Status Register”
5. Header is logged in the Secondary Header log register and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if TA\_SC Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
6. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of TA\_SC bit in “PCIe Secondary Uncorrectable Error Severity Register” if TA\_SC Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
7. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set
8. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCI Control and Status Register”

### 9.2.7 PCIe Unsupported Request Completion Status

When the Tsi384 receives a completion with Unsupported Request status on the PCIe Interface in response to any forwarded non-posted PCI-X transaction, it takes the following actions:

1. R\_MA bit is set in the “PCI Control and Status Register”
2. Split completion message is generated

## 9.2.8 PCIe Completer Abort Completion Status

When the Tsi384 receives a completion with Completer Abort status on the PCIe Interface in response to any forwarded non-posted PCI-X transaction, it takes the following actions:

1. R\_TA bit is set in the “PCI Control and Status Register”
2. S\_TA bit is set in “PCI Secondary Status and I/O Limit and Base Register”
3. Split completion error message is generated

## 9.2.9 Receiver of an Unexpected Completion

The Tsi384 takes the following actions when it receives an Unexpected Completion from PCIe that matches the PCIe Interface Requester ID:

1. If the severity of the UXC bit in “PCIe Uncorrectable Error Severity Register” is Non-Fatal and the ANFE Mask bit is clear in “PCIe Uncorrectable Error Mask Register” then:
  - A Correctable error message is generated if COR\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
  - ANFE bit is set in “PCIe Correctable Error Status Register”
  - COR\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”
  - UXC bit is set in “PCIe Uncorrectable Error Mask Register”
  - TLP header is logged in the Header Log register and ERR\_PTR is updated if the UXC bit in “PCIe Uncorrectable Error Mask Register” is clear and the ERR\_PTR is not valid
2. If the severity of UXC in “PCIe Uncorrectable Error Severity Register” is Non-Fatal and the ANFE Mask bit is set in “PCIe Uncorrectable Error Mask Register” then:
  - No error message is generated
  - COR\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”
  - ANFE bit in “PCIe Correctable Error Status Register” is set
3. If not Advisory Non-Fatal Error then:
  - Fatal error message is generated if UXC Mask bit is clear in “PCIe Uncorrectable Error Mask Register” and either SERR\_EN bit in “PCI Control and Status Register” is set or FTL\_ERR\_EN bit in “PCIe Device Control and Status Register” is set
  - FTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”
  - UXC bit is set in “PCIe Uncorrectable Error Mask Register”
  - TLP header is logged in the Header Log register and ERR\_PTR is updated if the UXC Mask bit is clear and the ERR\_PTR is not valid
  - S\_SERR bit is set in the “PCI Control and Status Register” if Fatal error message is generated and the SERR\_EN bit in “PCI Control and Status Register” is set
  - The Tsi384 also sets the UXC bit in the “PCI-X Bridge Status Register” if the split completion is targeted at the bridge; that is, the requester ID carries the bridge’s PCI-X Bus Number, and has a Device Number and Function Number set to zero, but the tag field does not match that of any transactions owned by the bridge

### 9.3 PCI/X as Originating Interface

This section describes how the Tsi384 handles errors for upstream transactions from PCI/X to PCIe (see Figure 23). The bridge supports TLP poisoning as a Transmitter to permit proper forwarding of parity errors that occur on the PCI/X Interface.

**Figure 23: Transaction Error Forwarding with PCI/X as Originating Interface**




Table 15 provides the error forwarding requirements for Uncorrectable data errors detected by the Tsi384 when a transaction targets the PCIe Interface. Posted and non-posted write data, and split completion data, received on the secondary PCI/X Interface with bad parity are forwarded to PCIe as Poisoned TLPs.

**Table 15: Error Forwarding Requirements for Received PCI/X Errors**

Received PCI/X Error	Forwarded PCIe Error
Write with Uncorrectable Data Error	Write request with Poisoned TLP
Split Read Completion with Uncorrectable Data Error	Read Completion with Poisoned TLP
Split Completion message with Uncorrectable Data Error in Data Phase	Read/Write Completion with Completer Abort Status

Table 16 describes the Tsi384 behavior on a PCI Delayed transaction that is forwarded by a bridge to PCIe as a Memory Read request or an I/O Read/Write request, and the PCIe Interface returns a completion with Unsupported Request or Completer Abort Completion status for the request.

**Table 16: Error Forwarding Requirements for PCI Delayed Transaction**

PCIe Completion Status	PCI/X Immediate Response Master-Abort Mode = 1	PCI/X Immediate Response Master-Abort Mode = 0
Unsupported Request (on Memory or I/O Read)	Target Abort	Normal Completion, return 0xFFFF_FFFF
Unsupported Request (on I/O Write)	Target Abort	Normal Completion
Completer Abort	Target Abort	Target Abort

### 9.3.1 Received PCI/X Errors

This section describes how the Tsi384 handles PCI/X errors.

#### 9.3.1.1 Uncorrectable Data Error on a Non-Posted Write Transaction PCI Mode

When the Tsi384 receives non-posted write transaction that is addressed such that it crosses the bridge, and the bridge detects an uncorrectable data error on its PCI Interface, it does the following:

1. D\_PE bit is set in “PCI Secondary Status and I/O Limit and Base Register”
2. If S\_PERESP bit is set in the “PCI Bridge Control and Interrupt Register”, then the transaction is discarded and is not forwarded to PCIe and the PERR# pin is asserted on the PCI bus
3. If S\_PERESP bit is not set in “PCI Bridge Control and Interrupt Register”, then the data is forwarded to PCIe as a Poisoned TLP. M\_DPE bit is set in “PCI Control and Status Register” if the S\_PERESP bit is set. The PERR# pin is not asserted on the PCI bus
4. UDERR bit is set in “PCIe Secondary Uncorrectable Error Status Register”
5. Header is logged in the “PCIe Secondary Header Log 1 Register” and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if UDERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
6. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of Uncorrectable Data Error bit in “PCIe Secondary Uncorrectable Error Severity Register”, if UDERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
7. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set
8. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

### 9.3.1.2 Uncorrectable Data Error on a Non-Posted Write PCI-X Mode

When the Tsi384 receives non-posted write transaction that is addressed such that it crosses the bridge and the bridge detects an uncorrectable data error on its secondary PCI-X interface, it does the following:

1. D\_PE bit is set in “PCI Secondary Status and I/O Limit and Base Register”
2. The Tsi384 always signals Data Transfer for non-posted write transactions, and if there is an uncorrectable data error, the transaction is discarded
3. If S\_PERESP bit is set in “PCI Bridge Control and Interrupt Register”, the PERR# pin is asserted on the PCI bus
4. UDERR bit is set in “PCIe Secondary Uncorrectable Error Status Register”
5. Header is logged in the “PCIe Secondary Header Log 1 Register” and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if UDERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
6. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of UDERR bit in “PCIe Secondary Uncorrectable Error Severity Register” if UDERR Mask bit is clear in the “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in the “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
7. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set
8. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

### 9.3.1.3 Uncorrectable Data Error on a Posted Write

When the Tsi384 receives posted write transaction that is addressed such that it crosses the bridge and the bridge detects an uncorrectable data error on its secondary PCI/X Interface, it does the following:

1. D\_PE bit is set in “PCI Secondary Status and I/O Limit and Base Register”
2. If S\_PERESP bit is set in “PCI Bridge Control and Interrupt Register”, PERR# signal is asserted
3. MDP\_D bit is set in “PCI Secondary Status and I/O Limit and Base Register” if S\_PERESP bit is set in the “PCI Bridge Control and Interrupt Register”
4. UDERR bit is set in “PCIe Secondary Uncorrectable Error Status Register”
5. Header is logged in the “PCIe Secondary Header Log 1 Register” and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if UDERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
6. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of UDERR bit in “PCIe Secondary Uncorrectable Error Severity Register” if UDERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”

7. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
8. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

#### 9.3.1.4 Uncorrectable Data Error on Split Read Completion

When the Tsi384 receives a Split Read Completion that crosses the bridge and the bridge detects an Uncorrectable Data Error on the PCI-X secondary interface, it does the following:

1. If P\_PERESP bit is set in “PCI Bridge Control and Interrupt Register”, PCI PERR# signal is asserted
2. D\_PE status bit is set in “PCI Secondary Status and I/O Limit and Base Register”
3. Split Read Completion transaction is forwarded to PCIe as a poisoned TLP
4. MDP\_D bit is set in “PCI Secondary Status and I/O Limit and Base Register” if the P\_PERESP bit is set in “PCI Bridge Control and Interrupt Register”
5. UDERR error bit is set in “PCIe Secondary Uncorrectable Error Status Register”
6. Header is logged in the “PCIe Secondary Header Log 1 Register” and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if UDERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
7. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of UDERR bit in “PCIe Secondary Uncorrectable Error Severity Register” if UDERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
8. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
9. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

#### 9.3.1.5 Uncorrectable Data Error on PCI Delayed Read Completions

When the Tsi384 detects PERR# asserted by the initiating PCI master while forwarding a non-poisoned read completion from PCIe to PCI, it does the following:

1. Forwards the remainder of completion
2. PERR\_AD bit is set in “PCIe Secondary Uncorrectable Error Status Register”
3. Header is logged in the “PCIe Secondary Header Log 1 Register” and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if, PERR\_AD Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
4. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of PERR\_AD bit in “PCIe Secondary Uncorrectable Error Severity Register”, if PERR\_AD Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”

5. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
6. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

When the Tsi384 detects PERR# asserted by the initiating PCI master while forwarding a poisoned read completion from PCIe to PCI, it does the above mentioned actions but no error message is generated.

### 9.3.1.6 Uncorrectable Address Error

When the Tsi384 detects an Uncorrectable Address Error, and parity error detection is enabled using the S\_PERESP bit in “PCI Bridge Control and Interrupt Register”, the bridge takes the following actions:

1. Transaction is terminated with a Target Abort and discarded
2. D\_PE bit is set in “PCI Secondary Status and I/O Limit and Base Register” independent of S\_PERESP bit in “PCI Bridge Control and Interrupt Register”
3. S\_TA bit is set in “PCI Secondary Status and I/O Limit and Base Register”
4. UADD\_ERR bit is set in “PCIe Secondary Uncorrectable Error Status Register”
5. Header is logged in the Secondary Header Log register and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if UADD\_ERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
6. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of UADD\_ERR bit in “PCIe Secondary Uncorrectable Error Severity Register” if UADD\_ERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
7. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
8. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

### 9.3.1.7 Uncorrectable Attribute Error

When the Tsi384 detects an Uncorrectable Attribute Error and parity error detection is enabled via the Parity Error Response Enable bit in “PCI Bridge Control and Interrupt Register” then the bridge takes the following actions:

1. Transaction is terminated with a Target Abort and discarded
2. D\_PE bit is set in “PCI Secondary Status and I/O Limit and Base Register” independent of S\_PERESP bit in “PCI Bridge Control and Interrupt Register”
3. S\_TA bit is set in “PCI Secondary Status and I/O Limit and Base Register”
4. UATT\_ERR bit is set in “PCIe Secondary Uncorrectable Error Status Register”
5. Header is logged in the Secondary Header Log register and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if UATT\_ERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid

6. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of UATT\_ERR bit in “PCIe Secondary Uncorrectable Error Severity Register” if UATT\_ERR Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
7. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
8. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

### 9.3.2 Unsupported Request Completion Status

The Tsi384 provides two methods for handling a PCIe completion received with Unsupported Request status in response to a request originated by a secondary interface in PCI mode. The bridge’s response to this completion is controlled by the MA\_ERR bit in “PCI Bridge Control and Interrupt Register”:

- MA\_ERR bit set – When MA\_ERR is set the Tsi384 signals a Target-Abort to the originating master of an upstream read or a non-posted write transaction if the corresponding request on the PCIe link results in a completion with Unsupported Request status. The Tsi384 also sets the S\_TA bit in the “PCI Secondary Status and I/O Limit and Base Register”.
- MA\_ERR bit is cleared – This is the default PCI compatible mode where an Unsupported Request Error is not considered an error. When a Read transaction initiated on the secondary interface results in a completion with Unsupported Request status, the Tsi384 returns 0xFFFF\_FFFF to the originating master and normally terminates the read transaction on the originating interface (by asserting TRDY#). When a non-posted write transaction results in a completion with Unsupported Request status, the Tsi384 normally completes the write transaction on the originating bus (by asserting TRDY#) and discards the write data.

In all cases of receiving Unsupported Request completion status on PCIe in response to a PCI request initiated on the secondary interface, the Tsi384 sets the R\_MA in the “PCI Control and Status Register”.

### 9.3.3 Completer Abort Completion Status

When the Tsi384 receives a completion with Completer Abort status on the PCIe link in response to a forwarded non-posted PCI transaction, it sets the R\_TA bit in the “PCI Secondary Status and I/O Limit and Base Register”.

A Completer Abort response on PCIe translates to a Delayed Transaction Target-Abort if the secondary interface is in PCI mode. The Tsi384 provides data to the requesting agent up to the point where data was successfully returned from the PCIe interface, and then signals Target-Abort. R\_TA is set in “PCI Control and Status Register” when signaling a Target-Abort to a PCI agent.

### 9.3.4 Split Completion Message with Completer Errors

A transaction originating from the PCIe Interface that requires a completion may be forwarded to the PCI-X Interface where the target responds with split response. If the completer encounters an abnormal condition that prevents it from executing a split transaction, the completer must notify the requestor of the abnormal condition by sending a Split Completion Message with the Completer Error class.

Table 17 lists the abnormal conditions and the Tsi384’s response to the Split Completion Message.

When the bridge responds with Completer Abort status, it sets the S\_TA bit in the “PCI Secondary Status and I/O Limit and Base Register”.

**Table 17: Abnormal Conditions and Tsi384’s Response to Split Completion Message**

PCI-X Split Completion Message	Completer Error Code CLASS	Completer Error Code INDEX	PCIe Completion Status	Secondary Status Register	Secondary Uncorrectable Error Status Register
Master-Abort	0x1	0x00	Unsupported Request	Received Master Abort	Received Master Abort
Target-Abort	0x1	0x01	Completer Abort	Received Target Abort	Received Target Abort
Uncorrectable Write Data Error	0x1	0x02	Unsupported Request	Master Data Parity Error	PERR# Assertion Detected
Byte Count Out of Range	0x2	0x00	Unsupported Request	None	None
Uncorrectable Split Write Data Error	0x2	0x01	Unsupported Request	Master Data Parity Error	PERR# Assertion Detected
Device specific Error	0x2	0x8X	Completer Abort	None	None

#### 9.3.4.1 Split Completion Message with Master Abort

When the Tsi384 receives a Split Completion message with Master-Abort, it takes the following actions:

1. Completion with Unsupported request is returned to the requester
2. R\_MA is set in “PCI Secondary Status and I/O Limit and Base Register”
3. R\_MA is set in “PCIe Secondary Uncorrectable Error Status Register”
4. Header is logged in the Secondary Header log register and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if R\_MA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid

5. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of R\_MA bit in “PCIe Secondary Uncorrectable Error Severity Register” if R\_MA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
6. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
7. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

#### 9.3.4.2 Split Completion Message with Target Abort

When the Tsi384 receives a Split Completion message with Target Abort, it takes the following actions:

1. Completion with Completer Abort is returned to the requester
2. R\_TA is set in “PCI Secondary Status and I/O Limit and Base Register”
3. R\_TA is set in “PCIe Secondary Uncorrectable Error Status Register”
4. S\_TA bit is set in “PCI Control and Status Register”
5. Header is logged in the Secondary Header log register and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if R\_TA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid.
6. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of R\_TA bit in “PCIe Secondary Uncorrectable Error Severity Register” if R\_TA Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
7. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
8. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

#### 9.3.4.3 Split Completion Message with Uncorrectable Write Data Error or a Split Write Data Error

When the bridge receives Split Completion message with Uncorrectable Write Data Error or Split Write Data Error following actions are taken:

1. Completion with Unsupported request is returned to the requester
2. PERR\_AD bit is set in “PCIe Secondary Uncorrectable Error Status Register”
3. MDP\_D bit is set in “PCI Secondary Status and I/O Limit and Base Register” if S\_PERESP bit is set in “PCI Bridge Control and Interrupt Register”
4. Header is logged in the Secondary Header log register and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if PERR\_AD Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid.

5. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of PERR\_AD bit in “PCIe Secondary Uncorrectable Error Severity Register” if PERR\_AD Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
6. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
7. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

#### 9.3.4.4 Corrupted or Unexpected Split Completion Message

When the bridge receives a Corrupted or Unexpected Split Completion message following actions are taken:

1. USCE bit is set in “PCIe Secondary Uncorrectable Error Status Register”.
2. Header of the Corrupted or Unexposed Split Completion is logged in the Secondary Header log register and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if USCE Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and ERR\_PTR is not valid
3. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of USCE bit in “PCIe Secondary Uncorrectable Error Severity Register” if USCE Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
4. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
5. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

#### 9.3.4.5 Data Parity Error on Split Completion Message

When the bridge receives a Data Parity Error during the data phase of Split Completion message following actions are taken:

1. USCM status bit is set in “PCIe Secondary Uncorrectable Error Status Register”
2. Header of the Split Completion is logged in the Secondary Header log register and ERR\_PTR is updated in the “PCIe Secondary Error Capabilities and Control Register” if Uncorrectable Split Completion Message Data Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and First Error pointer is not valid
3. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of USCM bit in “PCIe Secondary Uncorrectable Error Severity Register” if USCM Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”

4. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”
5. FTL\_ERR\_DTD/NFTL\_ERR\_DTD bit is set in “PCIe Device Control and Status Register”

## 9.4 Timeout Errors

This section discusses how the Tsi384 handles PCIe and PCI/X timeout errors.

### 9.4.1 PCIe Completion Timeout Errors

The PCIe Completion Timeout function allows requestors to abort a non-posted request if the completion does not arrive within a reasonable period of time. When bridges act as initiators on PCIe on behalf of internally generated requests, and requests forwarded from a secondary interface in PCI mode, they act as endpoints for requests that they take ownership. When the Tsi384 detects a completion timeout it responds as if a completion with Unsupported Request status has been received and follows the rules for handling Unsupported Request Completions as described in “Unsupported Request Completion Status”. In addition, the bridge takes the following actions:

1. CTO bit is set in “PCIe Uncorrectable Error Status Register”
2. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of the CTO bit in “PCIe Uncorrectable Error Severity Register” if CTO Mask bit is clear in “PCIe Correctable Error Mask Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
3. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and the SERR\_EN bit is set in “PCI Control and Status Register”

### 9.4.2 PCI Delayed Transaction Timeout Errors

If a delayed transaction timeout is detected the Tsi384 does the following:

1. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of DTDTE bit in “PCIe Secondary Uncorrectable Error Severity Register”, if DTDTE Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” or DISCARD\_SERR bit is set “PCI Bridge Control and Interrupt Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
2. No Header is logged
3. S\_SERR bit is set in “PCI Control and Status Register” if an error message (Fatal/Non-Fatal) is generated and SERR\_EN bit is set in “PCI Control and Status Register”

## 9.5 Other Errors

PCI devices can assert SERR# when detecting errors that compromise system integrity. When the Tsi384 detects SERR# on the secondary interface, it does the following:

1. S\_SERR bit is set in “PCI Secondary Status and I/O Limit and Base Register”
2. Error Fatal or Non-Fatal message is generated on PCIe as per the severity level of SERR\_AD bit in “PCIe Secondary Uncorrectable Error Severity Register” if SERR\_AD Mask bit is clear in “PCIe Secondary Uncorrectable Error Mask Register” or SERR\_EN bit is set in “PCI Bridge Control and Interrupt Register” and either SERR\_EN bit is set in “PCI Control and Status Register” or FTL\_ERR\_EN/NFTL\_ERR\_EN bit is set in “PCIe Device Control and Status Register”
3. SERR\_AD bit is set in “PCIe Secondary Uncorrectable Error Status Register”
4. SUFEP field is updated in “PCIe Secondary Error Capabilities and Control Register”
5. No Header is Logged for SERR# assertion

## 9.6 Error Handling Tables

This section contains error handling information in a table format. Some of this information may overlap with error information discussed in previous sections of this chapter.

**Table 18: ECRC Errors**

Error Details	Primary Reporting Mechanism
ECRC Error	<ol style="list-style-type: none"> <li>1. "PCI Uncorrectable Error Status Register" [ECRC].</li> <li>2. "PCI Control and Status Register" [D_PE].</li> <li>3. "PCI Control and Status Register" [S_SERR] if an error message is generated and [SERR_EN] bit is set in same register.</li> <li>4. "PCI Device Control and Status Register" [FTL_ERR_DTD/NFTL_ERR_DTD].</li> <li>5. TLP is dropped.</li> </ol>

**Table 19: Poisoned TLP Errors**

Error Details	Primary Reporting Mechanism	Secondary Reporting Mechanism
Poisoned TLP Error	<ol style="list-style-type: none"> <li>1. "PCI Device Control and Status Register"[COR_ERR_DTD/FTL_ERR_DTD].</li> <li>2. "PCI Correctable Error Status Register" [ANFE] in case of Advisory Non-Fatal condition.</li> <li>3. "PCI Uncorrectable Error Status Register" [PTLP].</li> <li>4. "PCI Control and Status Register" [S_SERR] if a Fatal error message is sent and [SERR_EN] bit is set in same register.</li> <li>5. "PCI Control and Status Register" [D_PE].</li> <li>6. "PCI Control and Status Register" [MDP_D] is set if the Poisoned TLP is a read completion and [PERESP] is set in same register.</li> </ol>	<ol style="list-style-type: none"> <li>1. "PCI Secondary Status and I/O Limit and Base Register" [MDP_D] if [S_PERESP] is set in "PCI Bridge Control and Interrupt Register" and PCI_PERRn pin asserted when forwarding a write request transaction with bad parity to the PCI bus.</li> <li>2. "PCI Secondary Uncorrectable Error Status Register" [PERR_AD].</li> </ol>

**Table 20: Malformed TLP Errors**

Error Details	Primary Reporting Mechanism
Payload exceeds max_payload_size	1. "PCIe Uncorrectable Error Status Register" [MAL_TLP] 2. Optional ERR_FATAL or ERR_NONFATAL message sent. 3. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD]. 4. "PCI Control and Status Register" [S_SERR] if error message is generated and [SERR_EN] is set in same register. 5. TLP discarded.
Write TLP payload does not match length specified in	
Completion TLP payload does not match length	
Mismatch between TD and presence of ECRC	
Address/Length combination crosses 4KByte	
Received INTx message with TC > 0	
Received Power Management message with TC > 0	
Received Error message with TC > 0	
Received Unlock message with TC > 0	
TLP Type field uses undefined value	
Illegal byte enables: 1. FBE = 0 when Length > 1DW. 2. LBE!= 0 when length = 1DW. 3. LBE = 0 when length > 1DW. 4. Non-contiguous byte enables when length = 2DW, and non-Quadword aligned address. 5. Non-contiguous byte enables when length > 2DW.	
IO request with TC > 0, or Attribute > 0 or Length > 1DW or LBE > 0	
Configuration request with TC>0, or Attribute > 0 or Length >1DW or LBE > 0	
Violations of RCB rules	
CRS response to non-configuration request	

**Table 21: Link and Flow Control Errors**

Error Details	Primary Reporting Mechanisms
Receiver Overflow on header or data	<ol style="list-style-type: none"> <li>1. "PCIe Uncorrectable Error Status Register" [RXO].</li> <li>2. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD].</li> <li>3. Optional ERR_FATAL or ERR_NONFATAL message sent.</li> <li>4. "PCI Control and Status Register" [S_SERR] if error message is generated and [SERR_EN] is set in same register.</li> </ol>
Initial credits advertised are less than minimum	<ol style="list-style-type: none"> <li>1. "PCIe Uncorrectable Error Status Register" [FCPE].</li> </ol>
Received data credits > 2047, or header credits > 127	<ol style="list-style-type: none"> <li>2. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD].</li> </ol>
Initial infinite credit advertised, but subsequent UpdateFC contains non-zero credit value.	<ol style="list-style-type: none"> <li>3. Optional ERR_FATAL or ERR_NONFATAL message sent.</li> <li>4. "PCI Control and Status Register" [S_SERR] if error message is generated and [SERR_EN] is set in same register.</li> </ol>
Invalid (that is, non-outstanding) AckNack_Seq_Num in received Ack/Nak DLLP	<ol style="list-style-type: none"> <li>1. "PCIe Uncorrectable Error Status Register" [DLPE].</li> <li>2. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD].</li> <li>3. Optional ERR_FATAL or ERR_NONFATAL message sent.</li> <li>4. "PCI Control and Status Register" [S_SERR] if error message is generated and [SERR_EN] is set same register.</li> </ol>
TLP ends with EDB, but LCRC is not inverted	<ol style="list-style-type: none"> <li>1. "PCIe Correctable Error Status Register" [B_TLP].</li> </ol>
TLP ends with END, but LCRC is incorrect	<ol style="list-style-type: none"> <li>2. "PCIe Device Control and Status Register" [COR_ERR_DTD].</li> </ol>
TLP ends with END, LCRC is correct, but has invalid	<ol style="list-style-type: none"> <li>3. Optional ERR_COR message sent.</li> </ol>
DLLP has invalid CRC	<ol style="list-style-type: none"> <li>1. "PCIe Correctable Error Status Register" [B_DLLP].</li> <li>2. "PCIe Device Control and Status Register" [COR_ERR_DTD].</li> <li>3. Optional ERR_COR message sent.</li> </ol>
Replay number rolls over	<ol style="list-style-type: none"> <li>1. "PCIe Correctable Error Status Register" [RN_RO].</li> <li>2. "PCIe Device Control and Status Register" [COR_ERR_DTD].</li> <li>3. Optional ERR_COR message sent.</li> </ol>
Replay timer expires	<ol style="list-style-type: none"> <li>1. "PCIe Correctable Error Status Register" [RT_TO].</li> <li>2. "PCIe Device Control and Status Register" [COR_ERR_DTD].</li> <li>3. Optional ERR_COR message sent.</li> </ol>

**Table 22: Uncorrectable Data/Address/Attribute Errors**

Error Details	Primary Reporting Mechanism	Secondary Reporting Mechanism
<b>PCIe as Originating Interface</b>		
<p>Uncorrectable Data Error on the destination interface (PCI) while receiving an immediate response from the completer.</p>	<ol style="list-style-type: none"> <li>1. "PCI Control and Status Register" [D_PE].</li> <li>2. PCI_PERRn is asserted on the PCI Interface if the [S_PERESP] is set in "PCI Bridge Control and Interrupt Register".</li> <li>3. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD].</li> <li>4. "PCI Control and Status Register" [S_SERR] if an error message (Fatal/Non-Fatal) is generated and [S_SERR] is set in same register.</li> </ol>	<ol style="list-style-type: none"> <li>1. "PCI Secondary Status and I/O Limit and Base Register" [MDP_D] if "PCI Bridge Control and Interrupt Register" [S_PERESP] is set.</li> <li>2. "PCIe Secondary Uncorrectable Error Status Register" [UDERR].</li> </ol>
<p>PCI_PERRn asserted on the PCI Interface while forwarding a non-posted write transaction from PCIe.</p>	<ol style="list-style-type: none"> <li>1. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD].</li> <li>2. "PCI Control and Status Register" [S_SERR] if error message is sent and [SERR_EN] is set in same register.</li> </ol>	<ol style="list-style-type: none"> <li>1. "PCIe Secondary Uncorrectable Error Status Register" [PERR_AD]</li> <li>2. "PCI Secondary Status and I/O Limit and Base Register" [MDP_D] if "PCI Bridge Control and Interrupt Register" [S_PERESP]</li> </ol>
<p>PCI_PERRn asserted on the PCI Interface while forwarding a posted write transaction from PCIe.</p>		<ol style="list-style-type: none"> <li>1. "PCI Secondary Status and I/O Limit and Base Register" [MDP_D] if "PCI Bridge Control and Interrupt Register" [S_PERESP]</li> <li>2. "PCIe Secondary Uncorrectable Error Status Register" [PERR_AD]</li> </ol>
<p>PCI_SERRn detected on the PCI interface while forwarding transactions from PCIe.</p>		<ol style="list-style-type: none"> <li>1. "PCI Secondary Status and I/O Limit and Base Register" [S_SERR].</li> <li>2. "PCIe Secondary Uncorrectable Error Status Register" [SERR_AD].</li> </ol>
<b>PCI as Originating Interface</b>		
<p>Uncorrectable data error on a non-posted write transaction PCI mode.</p>	<ol style="list-style-type: none"> <li>1. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD].</li> <li>2. "PCI Control and Status Register" [S_SERR] if error message is sent and [SERR_EN] is set in same register.</li> </ol>	<ol style="list-style-type: none"> <li>1. "PCI Secondary Status and I/O Limit and Base Register" [D_PE].</li> <li>2. "PCIe Secondary Uncorrectable Error Status Register" [UDERR].</li> </ol>
<p>Uncorrectable data error on a posted write transaction.</p>	<ol style="list-style-type: none"> <li>1. If S_PERESP bit is set in "PCI Bridge Control and Interrupt Register", PERR# signal is asserted.</li> <li>2. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD].</li> <li>3. "PCI Control and Status Register" [S_SERR] if error message is sent and [SERR_EN] is set in same register.</li> </ol>	<ol style="list-style-type: none"> <li>1. "PCI Secondary Status and I/O Limit and Base Register" [D_PE].</li> <li>2. "PCI Secondary Status and I/O Limit and Base Register" [MDP_D] if [S_PERESP] bit is set in the "PCI Bridge Control and Interrupt Register".</li> <li>3. "PCIe Secondary Uncorrectable Error Status Register" [UDERR].</li> </ol>

**Table 22: Uncorrectable Data/Address/Attribute Errors (Continued)**

Error Details	Primary Reporting Mechanism	Secondary Reporting Mechanism
Uncorrectable data error on PCI delayed read completions.	1. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD].	1. "PCIe Secondary Uncorrectable Error Status Register" [PERR_AD]
Uncorrectable Address Error	2. "PCI Control and Status Register" [S_SERR] if error message is sent and [SERR_EN] is set in same register.	1. "PCI Secondary Status and I/O Limit and Base Register" [D_PE]. 2. "PCI Secondary Status and I/O Limit and Base Register" [S_TA]. 3. "PCIe Secondary Uncorrectable Error Status Register" [UADD_ERR].

**Table 23: Received Master/Target Abort Error**

Error Details	Primary Reporting Mechanism	Secondary Reporting Mechanism
Master-Abort on the PCI bus while forwarding a posted write transaction from PCIe	1. "PCI Control and Status Register" [S_SERR] if R_MA Mask bit is clear in "PCIe Secondary Uncorrectable Error Mask Register" or MA_ERR bit is set in "PCI Bridge Control and Interrupt Register" and "PCI Control and Status Register" [SERR_EN] is set. 2. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD].	1. "PCI Secondary Status and I/O Limit and Base Register" [R_MA]. 2. "PCIe Secondary Uncorrectable Error Status Register" [R_MA].
Master-Abort on the PCI bus while forwarding a non-posted write transaction from PCIe	1. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD]. 2. "PCI Control and Status Register" [S_SERR] if error message is sent and [SERR_EN] is set in same register.	
Target-Abort on the PCI bus while forwarding a posted transaction from PCIe	1. "PCIe Device Control and Status Register" [FTL_ERR_DTD]/[NFTL_ERR_DTD]. 2. "PCI Control and Status Register" [S_SERR] if error message is sent and [SERR_EN] is set in same register.	1. "PCI Secondary Status and I/O Limit and Base Register" [R_TA]. 2. "PCIe Secondary Uncorrectable Error Status Register" [R_TA].
Target-Abort on the PCI bus while forwarding a non-posted transaction from PCIe		

**Table 24: Completion Errors**

Error Details	Primary Reporting Mechanism	Secondary Reporting Mechanism
Completion received with Unsupported Request in response to a request originated by a secondary interface in PCI mode.	1. "PCI Control and Status Register" [R_MA].	1. "PCI Secondary Status and I/O Limit and Base Register" [S_TA] is set if [MA_ERR] bit in "PCI Bridge Control and Interrupt Register" is set.
Completion received with Completer Abort status on the PCIe link in response to a forwarded non-posted PCI transaction.	1. "PCI Control and Status Register" [R_TA].	1. "PCI Secondary Status and I/O Limit and Base Register" [S_TA].
Received Unexpected Completion Error	1. "PCIe Uncorrectable Error Status Register" [UXC] if not masked. 2. "PCIe Device Control and Status Register" [COR_ERR_DTD] if ANFE.	N/A
Completion Timeout Error	1. "PCIe Uncorrectable Error Status Register" [CTO] if not masked. 2. "PCIe Device Control and Status Register" [COR_ERR_DTD] if ANFE.	N/A

**Table 25: Request Errors**

Error Details	Primary Reporting Mechanism	Secondary Reporting Mechanism
Received vendor message (Type 0).	1. "PCIe Uncorrectable Error Status Register" [UR] if not masked. 2. "PCIe Device Control and Status Register" [UNS_REQ_DTD]. 3. "PCIe Device Control and Status Register" [COR_ERR_DTD] if ANFE.	N/A
Non-configuration or message received while in D1, D2 or D3 hot.		
Configuration Type 0 access with a non-zero function.		

## 10. Reset, Clocking, and Initialization

Topics discussed include the following:

- “Reset”
- “Clocking”
- “Initialization”

### 10.1 Reset

The Tsi384 inputs resets from upstream devices, and drives reset to downstream devices. PCIE\_PERSTn is the reset input to the bridge, and is normally connected to a power-on reset controller at the system level. The Tsi384 drives reset onto the PCI/X bus using PCI\_RSTn (see Table 26).

**Table 26: Reset Summary**

Reset Level	PCI Definition	Trigger	EEPROM Load	Tsi384 Actions
0	Cold reset Warm reset	PCIE_PERSTn	Yes	<ul style="list-style-type: none"> <li>• Initialize all registers to known state (including sticky)</li> <li>• Drive and release PCI_RSTn 1 ms after PCIE_PERSTn is released</li> </ul>
1	Hot reset	Reset message or DL_down state	Yes	<ul style="list-style-type: none"> <li>• Initialize all registers to known state (except sticky)</li> <li>• Drive and release PCI_RSTn 1 ms after Tsi384 is completed reset</li> </ul>
2	PCI/X bus reset	Set reset bit in CSR through configuration cycle	No	<ul style="list-style-type: none"> <li>• Hold PCI_RSTn low for 1 ms, or until bit is cleared by software, which ever is longer</li> <li>• Drain traffic</li> <li>• Drop request TLPs</li> <li>• Enumerate bus mode and clock speed (if clock master)</li> <li>• Do not initialize CSR</li> </ul>

### 10.1.1 PCIe Link Reset

PCIe resets flow from upstream devices. The PCIe Interface is a slave to resets through a system-level power-on reset controller connected to PCIE\_PERSTn, or through inband messages from the root complex. After release of reset the external EEPROM is loaded. During the loading process, configuration requests will receive a “configuration request retry status” completion status.

#### 10.1.1.1 Cold Reset – Level 0

A cold reset is applied after power up. This is a traditional power-on reset that is generally driven at the system level by a power-on reset controller. After release of PCIE\_PERSTn, all of Tsi384’s registers are in their power-on reset state, including sticky bits. Clock (PCIE\_REFCLK\_n/p) and power must be valid prior to the release of PCIE\_PERSTn. The timing diagram for a cold reset is displayed in [Figure 24](#), while its values are listed in [Table 27](#).

Figure 24: Reset Timing




Table 27: Reset Timing

Parameter	Value	Min./Max.	Description
$T_{pvperl}$	10 ms	Minimum	Power valid to release of reset
$T_{perst-clk}$	10 ms	Minimum	Clock valid to releases of reset
$T_{perst}$	1 ms	Minimum	Minimum pulse for reset (warm reset)
$T_{fail}$	1 ms	Maximum	Time to assert reset after power is not valid

#### 10.1.1.2 Warm Reset – Level 0

A warm reset occurs without cycling power. This is achieved by bringing PCIE\_PERSTn low for the minimum specified time,  $T_{perst}$ . After release of PCIE\_PERSTn, all of Tsi384’s registers are in there power-on reset state, including sticky bits.

### 10.1.1.3 Hot Reset – Level 1

A hot reset is triggered by an in-band message from the root complex over the PCIe link. After application of hot reset, all registers are in their power-on reset state, except sticky bits which maintain their pre-reset values in order to aid in system diagnostics.

A hot reset is also be initiated during a DL\_down condition. DL\_down means that the Tsi384 has lost communications at the physical or data link layer with the upstream device.

### 10.1.2 PCI/X Bus Reset

The Tsi384 drives reset on the PCI/X bus using PCI\_RSTn. There are four conditions that cause the bridge to drive reset onto the PCI/X bus:

1. Assertion of PCIE\_PERSTn (cold/warm reset)
2. Receipt of a hot reset message on the PCIe link (hot reset)
3. PCIe link going into a DL\_down state (hot reset)
4. Setting the PCI/X bus reset bit, S\_RESET, in the “PCI Bridge Control and Interrupt Register” (level 2).

Software must ensure there are no requests pending in the device buffers before setting the PCI/X reset bit. If software fails to do so, the Tsi384 drains its buffers as follows.

- Drops all upstream requests and associated completions pending in the PCI Core buffers. Requests pending in PCIe core buffers, however, are transmitted normally.
- Drops all downstream requests and returns the credits, and also returns completions with UR completion status for non-posted requests.


## 10.2 Clocking

This section discusses clocking information for the Tsi384's PCIe and PCI/X Interfaces.

### 10.2.1 PCIe Clocking

The PCIe clocking is shown in **Figure 25**. The 100-MHz reference clock, PCIE\_REFCLK\_n/p, drives a x(5/4) PLL to create a 125-MHz clock. The 125-MHz clock is further multiplied to create the Tx parallel to serial conversion, and clocking out the Tx pins, PCIE\_TXD\_n/p[3:0] (note that only one lane is shown). The receive data is clocked into the Tsi384 with the recovered clock. The elastic buffer operates on the recovered byte clock (from K28.5) and the internal generated 125-MHz clock. The two clocks can vary by twice the ppm tolerance of the reference clock tolerance on any one device (300ppm). Buffer overflow is prevented by discarding skip characters.


**Figure 25: PCIe Clocking**



### 10.2.2 PCI/X Clocking

The PCI/X clocking is shown in the **Figure 26**. The Tsi384 supports clock master and slave mode, and is configured by the PWRUP\_CLK\_MST signal. The bridge drives up to four external clocks, PCI\_CLKO[3:0], which are individually enabled through the “**Clock Out Enable Function and Debug Register**”. PCI\_CLKO[4] can be used for external clock compensation. The Tsi384 uses internal clock insertion compensation to achieve I/O timing for PCI/X bus speeds greater than 33 MHz.

Figure 26: PCI/X Clocking



The PCI-X capability of the Tsi384 is determined by the choice of external components connected to the PCI\_PCIXCAP signal (see Table 28). During initialization, logic controls PCI\_PCIXCAP\_PU, which is initially tri-stated. If a logic high is sensed on PCI\_PCIXCAP, PCI\_PCIXCAP\_PU is driven to 3.3V, which allows the Tsi384 to distinguish between PCI-X 66/133-MHz operation through the new logic level on PCI\_PCIXCAP.

Prior to the configuration of the PCI/X bus speed, the PCI clock is in bypass mode, which generates a 25-MHz clock on the PCI bus. After the release of reset, the PLL locks to a new frequency based on settings in Table 29.


10.2.2.1 Master Mode Clocking

Table 28: PCI/X Bus Mode and Speed Capability

PCIXCAP	Mode and Speed
GND	PCI 66 MHz
10K to GND	PCI-X 66 MHz
Float	PCI-X 133 MHz

The following diagram is displayed with the master mode paths highlighted. The clock source is the 100-MHz reference, PCIE\_REFCLK\_n/p. This is multiplied by the programmable PLL according to the decoder logic described in Table 29. External clock compensation for the PCB routing, is optionally provided by setting PWRUP\_EXT\_CLK\_SEL to a logic high, and routing PCI\_CLKO[4] to PCI\_CLK with the same track lengths as PCI\_CLKO[3:0]. The PCB trace is only required when external clock compensation is used. PCI\_CLK should be tied to VSS if it is not connected to PCI\_CLKO[4].

Figure 27: Master Mode Clocking



The clock speed of the PCI/X bus is determined by the settings of PCI\_PCIXCAP, PCI\_SEL100, and PCI\_M66EN as described in Table 29. The clock speed and bus mode can be overwritten by setting the appropriate bits in the “PCI Miscellaneous Clock Straps Register”.

**Table 29: Master Mode and Clock Rate**

Mode and Bus Rate	PCI_PCIXCAP	PCI_SEL100	PCI_M66EN
PCI 25 MHz	GND	1	0
PCI 33 MHz	GND	0	0
PCI 50 MHz	GND	1	1
PCI 66 MHz	GND	0	1
PCI-X 50 MHz	10K to ground	1	1
PCI-X 66 MHz	10K to ground	0	1
PCI-X 100 MHz	High	1	1
PCI-X 133 MHz	High	0	1


**Table 30: Master Mode External Clock Compensation**

Mode	PWRUP_CLK_MST	PWRUP_EXT_CLK_SEL
Master with external clock compensation	1	1
Master without external clock compensation	1	0

10.2.2.2 Slave Mode Clocking

Figure 28 shows the slave mode paths highlighted. The clock source is PCI\_CLK. Clock compensation for the internal clock tree delay inside the Tsi384 is provided when the PCI/X bus is determined to be operating at greater than 33 MHz (for more information, see Table 31). Note that the PCI\_CLKO[4:0] are not driven in this case; they are held at VSS to save power.

Figure 28: Slave Clocking



The clock speed of the PCI/X bus is determined by the settings of PCI\_PCIXCAP, PCI\_SEL100, and PCI\_M66EN, as described in Table 31. Since this is clock slave mode, this is only used for determining if Tsi384 clock tree insertion compensation should be used. The PLL used in the clock insertion compensation block is specified for performance above 33 MHz. The main issue with a PCI clock at or below 33 MHz is that it may stop being clocked. This makes the PLL design problematic, and thus, clock insertion compensation is not used.

**Table 31: Slave Mode and Clock Rate**

Mode and Bus Rate	PCI_PCIXCAP	PCI_SEL100	PCI_M66EN	Clock Insertion Compensation
PCI 25 MHz	GND	1	0	No
PCI 33 MHz	GND	0	0	No
PCI 50 MHz	GND	1	1	Yes
PCI 66 MHz	GND	0	1	Yes
PCI-X 50 MHz	10K to ground	1	1	Yes
PCI-X 66 MHz	10K to ground	0	1	Yes
PCI-X 100 MHz	High	1	1	Yes
PCI-X 133 MHz	High	0	1	Yes

Table 32 summarizes the slave behavior of the Tsi384. If the decoded clock speed is above 33 MHz then clock tree compensation is used.

**Table 32: Slave Mode Clock Insertion Compensation**

Mode	PWRUP_EXT_CLK_SEL	Bus Speed
Slave without Tsi384 Clock tree compensation	0	≤33 MHz
Slave with Tsi384 Clock tree compensation	0	>33 MHz

## 10.3 Initialization

When the Tsi384 comes out of reset (level 0, 1, or 2), its clock speed and capabilities are determined according to Table 29 when in clock master mode, and Table 31 when in clock slave mode. This allows the Tsi384 to set its programmable PLL divided ratios when it is clock master, or muxing in/out the clock compensation when it is clock slave.

The Tsi384 drives the initialization pattern onto the PCI/X bus prior to the de-assertion of PCI\_RSTn according to the following table.

**Table 33: Initialization Pattern**

DEVSEL	STOP	TRDY	Mode	Bus Rate
De-asserted	De-asserted	De-asserted	PCI 33	25-33
			PCI 66	50-66
De-asserted	De-asserted	Asserted	PCI-X	50-66
De-asserted	Asserted	De-asserted	PCI-X	100
De-asserted	Asserted	Asserted	PCI-X	133

The Tsi384 performs the following sequence to achieve initialization:

1. PCIe reset is released, sense state of PCI\_PCIXCAP, PCI\_M66EN, and PCI\_SEL100.
2. Configure internal PLLs.
3. Apply PCI/X initialization pattern. The Tsi384 acts as the central resource and will also drive REQ64 low during reset since it is a 64-bit bridge.
4. De-assert PCI\_RSTn.

# 11. Power Management

Topics discussed include the following:

- “Overview”
- “Power Management Capabilities”
- “Power States”

## 11.1 Overview

The Tsi384 provides basic power management support to its PCI/X bus and PCIe link. PCI/X power management states are mapped to specific PCIe link states. The bridge also supports Active State Power Management (ASPM), where the device enters into power saving state and initiates exit when needed. The Tsi384 transmits power management messages during power management events.

The Power Management (PM) module connects with the Physical Layer sub block to transition the Link State into low-power states when it receives a power state change request from an upstream component, or when an internal event forces the link state entry into low-power states in ASPM. PCIe link states are not visible directly to legacy bus driver software but are derived from the Power Management state of the components residing on those links. Power saving increases as Link state transitions from L0 through L3.

### 11.1.1 Features

- Compliant with the *PCI Bus Power Management Interface Specification (Revision 1.2)*
- Supports the following PCI/X device power states:
  - D0
  - D3 hot
  - D3 cold
- Supports the following PCIe link power states:
  - L0
  - L0s
  - L1
  - L2/3 ready
  - L3

### 11.1.2 Unsupported Features

- PCI/X power states: D1 and D2
- PCIe link states: L2, and L1 entry from ASPM
- PCI/X bus states
- WAKE# to beacon
- PME in D3<sub>cold</sub>
- Auxiliary power

## 11.2 Power Management Capabilities

The Tsi384 supports software driven D-state power management: D0, D3Hot, and D3Cold. It supports L0s state in Active state power management method; L0s entry should be enabled through configuration of ASPM\_CTL in the “PCIe Link Control Register”. It also support L1, L2/L3 Ready and L3 PCIe power saving link states.

Since the Tsi384 does not support Auxiliary power it does not support power management events in the D3Cold state. The Tsi384 enters into link power management states in response to the software driven D-state.

The power management related registers reside at “PCI Power Management Capability Register” and “PCI Power Management Control and Status Register”.

## 11.3 Power States

This section discusses the Tsi384’s support of PCI/X and PCIe power states.

### 11.3.1 ASPM

Active state power management, or ASPM, enables power savings even when the Tsi384 is in the D0 state. After a period of idle link time, the ASPM function engages the physical layer protocol that places idle link in the power saving state. Once in the lower power state, transitions to the fully operative L0 state can be triggered by transactions from the PCIe or PCI/X Interface. The L0entry capability of the Tsi384 is determined by the Root Complex reading the Tsi384 configuration space “PCIe Link Capabilities Register”. The Root Complex can enable entry into this state through configuration. L0s is not applicable to the PCI-PM compatible power management.

All main power supplies, component reference clocks, and component internal PLLs, must be active at all time during L0s. DLLP and TLP transmission through the Tsi384 in L0s is prohibited. The Tsi384’s PCIe Transmit module can be in L0s state while the Transmit module of the other device on the PCIe link is in the L0 state. In the Tsi384, L0s entry is disabled by default. When L0s entry is enabled and the Tsi384 Transmit module is in idle state for more then 6 micro seconds – that is, there is no transmission of packets for 6 micro seconds – the Tsi384 Transmit module enters the L0s state. The bridge initiates exit from the L0s state when it has pending TLPs or DLLPs for transmission. The ASPM function of the Tsi384 does not support L1 entry.

### 11.3.2 L0 State

This is the normal operational mode.

### 11.3.3 L0s State

A low resume latency, energy-saving standby state. L0s support is required for ASPM. It is not applicable to PCI-PM compatible power management.

### 11.3.4 L1 State

L1 is a high latency and low-power standby state. It is required for PCI-PM compatible power management. The Tsi384 does not support L1 entry in ASPM. The L1 may be entered whenever the bridge is programmed to a D3 state. TLP and DLLP communication over the link is prohibited when the Tsi384 is in the L1 state. L1 exit can be initiated by the Tsi384 or an upstream device.

### 11.3.5 L2/L3 Ready

The L2/L3 Ready state is a staging point for the L2 or L3 states. The process is initiated after the PM module software transitions the Tsi384 into the D3 state and requests power management software to initiate the removal of power and clocks. After the PCIe link enters the L2/L3 Ready state the Tsi384 is ready for power removal. TLP and DLLP communication over link cannot occur while the Tsi384 is in this state. It is also possible to remove power without first placing the Tsi384 in the D3Hot state. System software causes the root complex to broadcast the PME\_Turn\_Off message in preparation for removing the main power source, and the Tsi384 responds in order to complete entry into the L2/L3 Ready state.

### 11.3.6 L3 State

When the Tsi384 is in L2/L3 Ready state, the removal of main power and clocks places the device into the L3 state. The Tsi384 does not support auxiliary power, therefore L2 power management state is not supported.

### 11.3.7 LDn State

This is a PCIe link down pseudo state prior to L0.

### 11.3.8 Link State Summary


The link states are summarized in [Table 34](#).

**Table 34: PCIe Link States**

L state	Description	Software directed PM	ASPM	100-MHz Reference	Power	internal PLL
L0	Fully active link	Yes (D0)	Yes (D0)	On	On	On
L0s	Standby state	No	Yes (D0)	On	On	On
L1	Low-power standby	Yes (D3 <sub>hot</sub> )	No	On	On	On
L2/L3 ready	Stagging point for power removal	Yes	No	On	On	On
L3	Off	N/A	N/A	Off	Off	Off

The link state diagram is shown in [Figure 29](#).

**Figure 29: PCIe Link Power Management States**



### 11.3.9 Device Power States

The Tsi384 supports the PCIe PCI-PM D0, D3Hot, and D3Cold (no Auxiliary power) device power management states. The bridge does not support the D1 and D2 power management states.

#### 11.3.10 D0 State

D0 is divided into two distinct sub states: the uninitialized sub-state and the active sub-state. When power is initially applied to the Tsi384, it enters the D0\_uninitialized state. The bridge enters the D0\_active state when either of the following is set by system software:

- Memory space enable
- I/O space enable
- Bus Master enable

#### 11.3.11 D3<sub>Hot</sub> State

A device that is in the D3Hot state must be able to respond to configuration accesses so that it can be moved to the D0\_uninitialized state by software through configuration. Once in the D3Hot state, the device can later be transitioned into the D3Cold state by removing power from the device. D3Hot is a useful state for reducing power consumption by idle components in an otherwise running system.

Once the Tsi384 is programmed to the D3Hot state, it initiates L1 entry process. The NO\_SOFT\_RST bit in the “PCI Power Management Control and Status Register” is set to 1 in the Tsi384 when software programs the bridge back to the D0 state. L1 exit can be initiated by the Tsi384 or an upstream device.


#### 11.3.12 D3<sub>Cold</sub> State

The Tsi384 transitions to the D3Cold state when its power is removed. Re-applying power causes the device to transition from the D3Cold state into the D0\_uninitialized state. The D3Cold state assumes that all previous contexts are lost, so software must save the necessary context while the device is still in the D3Hot state. A power-on sequence with its associated cold reset transitions the Tsi384 from the D3Cold state to the D0 uninitialized state. Software must perform a full initialization of the Tsi384 in order to restore the function to its D0 active state.

### 11.3.13 D State Transitions

The device power state transitions are shown in Figure 30. Software is responsible for controlling the state diagram through PWR\_ST in the “PCI Power Management Control and Status Register”.

Figure 30: D State Transitions



### 11.3.14 Power Management Event

Power management events are generated by the Tsi384 as a means of requesting a PM state change. The Tsi384 sends a PM\_PME message to the root complex during a power management event. The bridge does not support a wake-up function through Beacon and WAKE#. It does not support PME generation from the D3Cold state since the Tsi384 does not support Auxiliary power. A PM\_PME message are posted TLP packets that are always routed in the direction of the root complex. To send a PM\_PME message on its upstream link, the Tsi384 must transition the link to the L0 state if the link is not already in the L0 state. The PCI\_PME<sub>n</sub> pin is sampled every 100 microseconds for PM\_PME message generation.

### 11.3.15 Power State Summary

The state summary is shown in [Table 35](#).

**Table 35: Power Management State Summary**

Tsi384 State	Link State	Upstream State	PCI/X Bus	Description
D0	L0	D0	Operational	Fully operational
D0	L0s	D0	Operational	PCIe link in standby
D0	L1	D0	Operational	Not supported; no L1 using ASPM
D3 <sub>hot</sub>	L0	D3 <sub>hot</sub> -D0	PME only <sup>a</sup>	Tsi384 sending PME message when in D3hot or when injecting a PME_TO_Ack TLP when Tsi384 transitions between L1 and L2/L3 ready.
D3 <sub>hot</sub>	L1	D3 <sub>hot</sub> -D0	PME only	Power saving mode, or waiting to transition to L2/L3 ready
D3 <sub>hot</sub>	L2/L3 ready	D3 <sub>hot</sub> -D0	Not operational	Ready to remove power, will not respond to PME
D3 <sub>cold</sub>	N/A	D3 <sub>cold</sub> -D0	N/A	Power removed

- a. The Tsi384 drives PCI\_CLKO[4:0], does not assert PCI\_RSTn, responds to PCI\_PME<sub>n</sub>, does not participate in bus transactions.



---

## 12. Serial EEPROM

Topics discussed include the following:

- “Overview”
- “System Diagram”
- “EEPROM Image”
- “Functional Timing”

---

### 12.1 Overview

The Tsi384 uses an internal serial EEPROM Controller to configure its configuration space register (CSR) block with the values stored in an external serial EEPROM. The Controller is compatible with EEPROM devices that use the Serial Peripheral Interface, such as the Atmel AT25010A, AT25020A, AT25040A, AT25080A, AT25160A, AT25320A, and AT25640A.


The primary purpose of the EEPROM Controller is to modify some of the default values of the Read-only and Read/Write registers in the Tsi384’s CSR space (for more information, see “[Register Descriptions](#)”). After reset is de-asserted, the Controller initiates the read instructions to the external EEPROM and reads its contents. If an EEPROM is present the Controller writes its data into the Tsi384’s register space depending on the offset address provided in the EEPROM location.

The EEPROM Controller can write data into an external EEPROM using the “[EEPROM Control Register](#)”. It supports 9-bit and 16-bit addressing modes to read and write the external EEPROM.

## 12.2 System Diagram

Figure 31 shows the EEPROM Controller interfacing an external EEPROM to the Tsi384 configuration space.

Figure 31: EEPROM Interface



The Tsi384 internal clock block generates an EEPROM clock of 7.8 MHz to supply to the external EEPROM. This clock is derived from the PCIe clock of frequency 125 MHz.

The first two locations in the EEPROM – byte address 0x0000 and 0x0001 – contain the identification code. The next two locations contain the byte count, which indicates the number of bytes to be read from the EEPROM locations. After this, the next two locations of the EEPROM contain the CSR address, and the byte enables to indicate the valid byte locations to be loaded from the EEPROM. The next four locations after this contain the 4 bytes of data to be loaded into configuration space. Thereafter, the data structure is maintained in the EEPROM, per register, as 2 bytes of address and byte enables followed by 4 bytes of data. Therefore, the value in the third and fourth locations of the EEPROM, which is the byte count, should always be a multiple of 6 since 6 bytes of information (which includes address, byte enables, and data) is required to program one CSR register. Table 36 describes the data structure to be maintained by the external EEPROM.



If the byte count value is programmed to 0 or greater and is a non-multiple of 6, then the EEPROM Controller rounds up this value to the next nearest value (which is a multiple of 6). The EEPROM Controller then proceeds to program the CSR as per this new byte count value.

After the reset is de-asserted, the EEPROM Controller initiates a read of the first two locations of the external EEPROM to get the identification code. The identification code must be 0x28AA. Initially, it initiates a read transaction with 9-bit address, and reads the identification code. If the identification code results in a wrong value – that is, other than above value – then it initiates another read transaction with a 16-bit address to read the identification code. If the value read is other than the identification code, then it determines that an EEPROM is not present. It then sets this information in ADD\_WIDTH of the “EEPROM Control Register”, and aborts the programming of the configuration space by signaling the completion of the loading.



If a blank EEPROM is used, the ADD\_WIDTH bits in the “EEPROM Control Register” must be written with the correct bit pattern for the type of EEPROM *before* accessing the EEPROM.

If the identification code obtained through the first read is a correct value, then the EEPROM Controller determines that the EEPROM supports 9-bit addressing. The Controller then initiates one more read transaction to read the third and fourth locations of the EEPROM, where the value of the total number of bytes to be read (byte count) is located. Thereafter, it continuously reads all the bytes and programs the CSR registers depending on the address provided in the EEPROM location. The Tsi384 has now determined the EEPROM Controller supports 9-bit addressing (it uses this mode for writes as well).

If the identification code read after first read is a wrong value, and after the second read is a correct value, then it initiates one more read transaction to get the value of total number of bytes to be read (byte count). Thereafter it reads all the bytes from the EEPROM locations and programs the CSR registers according to the addresses given in the EEPROM locations. The Tsi384 has now determined the EEPROM Controller supports 16-bit addressing (it uses this mode for writes as well).

In both cases just discussed, the Controller updates the “EEPROM Control Register” with the address width of the EEPROM detected and signals the completion of the loading to the CSR block. During the process of programming the CSR by the EEPROM, any configuration transactions on the PCIe Interface that are initiated by the root complex are completed with CRRS completions (Configuration Request Retry Status completions). All other transactions are completed with UR completions.

The root complex can access the external EEPROM through the EEPROM Controller; that is, EEPROM locations can be written and read by the root complex. The root complex initiates configuration write transactions to program the “EEPROM Control Register” using a write command. The EEPROM Controller initiates a WREN (Write Enable) instruction first, followed by a WRITE instruction. The Controller sets the BUSY bit in the register when it initiates a write instruction to the external EEPROM. It obtains the status of the write cycle from the external EEPROM by initiating RDSR (Read Status Register) instruction to it after every write instruction. If the external EEPROM finishes the write operation it would return the status in the form of BUSY bit as 1'b0. This information from the external EEPROM is updated in the “EEPROM Control Register”; that is, this bit would reset once the external EEPROM completes the WRITE operation. Therefore, software should poll this bit to get BUSY status before initiating another transaction to the serial EEPROM. As a result, this bit should indicate 1'b0 before initiating any other instruction to the external EEPROM. Software should ensure that the CMD\_VLD bit in this register is high in order to trigger the EEPROM Controller to initiate Read/Write instructions. If a configuration write is initiated to overwrite the command in the “EEPROM Control Register” during the busy state, the EEPROM Controller will ignore the command.

To read the EEPROM location, the root complex initiates a configuration write transaction to the “EEPROM Control Register” with the READ command; this prompts the EEPROM to initiate a READ instruction to the external EEPROM.



The EEPROM Controller does not support the WRDI (Write Disable) and WRSR (Write Status Register) instructions.

When the PCIe reset signal is asserted, all the CSR register values are set to their default values. When this reset is de-asserted, the EEPROM Controller starts the EEPROM loading process in order to re-program its CSR registers.

## 12.3 EEPROM Image

The data structure to be maintained in the external EEPROM for successful operation of the EEPROM Controller is shown in Table 36. Note that the *m* and *n* in the Description column indicate the register number: they can point to any register in the entire CSR space.

The byte enable[3:0] is active high; a 1 enables the byte. For example, a byte enable of 0b0001 would enable the low order byte, bits[7:0] of the DWORD.

**Table 36: EEPROM Image**

Serial EEPROM Location	Description	Value
0000h	Identification code [7:0]	0xAA
0001h	Identification code [15:8]	0x28
0002h	Byte count [7:0]	Any value
0003h	Byte count [15:8]	Any value, but total value of Byte count[15:0] should be multiple of 6
0004h	CSR register m Address [7:0]	Any number
0005h	CSR register m byte enable [3:0], CSR register m Address [11:8]	Any number
0006h	CSR register m Data [7:0]	Any number
0007h	CSR register m Data [15:8]	Any number
0008h	CSR register m Data [23:16]	Any number
0009h	CSR register m Data [31:24]	Any number
000Ah	CSR register n Address [7:0]	Any number
000Bh	CSR register n byte enable [3:0], CSR register n Address [11:8]	Any number
000Ch	CSR register n Data [7:0]	Any number
000Dh	CSR register n Data [15:8]	Any number
000Eh	CSR register n Data [23:16]	Any number
000Fh	CSR register n Data [31:24]	Any number
...	...	...
FFFAh	CSR register r Address [7:0]	Any number
FFFBh	CSR register r byte enable [3:0], CSR register r Address [11:8]	Any number
FFFCh	CSR register r Data [7:0]	Any number
FFFDh	CSR register r Data [15:8]	Any number

**Table 36: EEPROM Image (Continued)**


Serial EEPROM Location	Description	Value
FFFEh	CSR register r Data [23:16]	Any number
FFFFh	CSR register r Data [31:24]	Any number

## 12.4 Functional Timing


The EEPROM Controller outputs the data on the SR\_DIN signal on every negative edge of the SR\_CLK clock. The external EEPROM samples this output on every positive edge of SR\_CLK. Similarly, the external EEPROM outputs the data on SR\_DOUT on every negative edge of SR\_CLK, while the Controller samples it on every positive edge of the clock.

For read or write instructions in support of addresses greater than 0xFFH (in 9-bit addressing mode), the 8th bit of the address is transmitted in place of the third bit of the opcode of that instruction; thus, the address phase consists of 8 clock cycles. The timing for different instructions of the EEPROM Controller are provided in the following figures.


**Figure 32: 9-bit EEPROM Read Timing**




**Figure 33: 16-bit EEPROM Read Timing**




**Figure 34: 9-bit EEPROM Write Timing**




**Figure 35: 16-bit EEPROM Write Timing**



**Figure 36: EEPROM WREN Instruction Timing**



**Figure 37: EEPROM RDSR Instruction Timing**



Note: RDSR means Read Status Register Instruction.



---

## 13. JTAG

Topics discussed include the following:

- “Overview”
- “TAP Controller Initialization”
- “Instruction Register”
- “Bypass Register”
- “JTAG Device ID Register”
- “JTAG Register Access”
- “Dedicated Test Pins”
- “Accessing SerDes TAP Controller”

---

### 13.1 Overview

The JTAG Interface is compliant with IEEE 1149.6 *Boundary Scan Testing of Advanced Digital Networks*, as well as IEEE 1149.1 *Standard Test Access Port and Boundary Scan Architecture* standards. There are five standard pins associated with the interface (JTAG\_TMS, JTAG\_TCK, JTAG\_TDI, JTAG\_TDO, and JTAG\_TRSTn) that allow full control of the internal TAP (Test Access Port) controller.

The JTAG Interface has the following features:

- Contains a 5-pin Test Access Port (TAP) controller, with support for the following registers
  - Instruction register (IR)
  - Boundary scan register
  - Bypass register
  - Device ID register
  - User test data register (DR)
- Supports debug access of the Tsi384's configuration registers
  - During mission mode or not
  - Bus arbitration with configuration cycles
- Supports the following instruction opcodes
  - Sample/Preload
  - Extest
  - EXTEST\_PULSE (1149.6)
  - EXTEST\_TRAIN (1149.6)

- Bypass
- IDCODE
- Clamp
- User data select

## 13.2 TAP Controller Initialization

After power-up of the Tsi384, the TAP controller must be put into its test-logic-reset state to disable the JTAG logic and allow the bridge to function normally. This can be completed by driving the JTAG\_TMS signal high and pulsing the JTAG\_TCK signal five or more times, or by asserting the JTAG\_TRSTn signal.

## 13.3 Instruction Register

The Tsi384 uses an Instruction register to control the operation of the JTAG logic. Bit combinations that are not equivalent to any instruction are equivalent to the BYPASS instruction.

## 13.4 Bypass Register

This register is a 1-bit shift register that provides a single bit scan path between the JTAG\_TDI input and the JTAG\_TDO output. This abbreviated scan path is selected by the BYPASS instruction code, and is used to shorten the overall scan ring length during board-level testing when the Tsi384 is not involved.

## 13.5 JTAG Device ID Register

The JTAG device identification number for the Tsi384 is as follows:

- Version [31:28] – 0010
- Part number [27:12] – 0000\_0011\_1000\_0100
- Manufacturer identity [11:1] – 000\_1011\_0011
- Mandatory LSB [0] – 1

## 13.6 JTAG Register Access

The JTAG Interface can be used for debug purposes in order to perform read and write access of the Tsi384's configuration registers. It also can perform read accesses on the performance registers without impacting active transactions.

A user-defined command enables the read and write capabilities of the JTAG Interface. This is in the User Test Data Register (DR) set in the Tsi384.



For more information about the test data register, see Test Technology Standards Committee: IEEE Computer Society, *IEEE Standard Test Access Port and Boundary-Scan Architecture*, IEEE Std. 1149.1-1990, 1149.1a-1993, October, 1993., Section 8.3.

### 13.6.1 Register Access from JTAG

The format for access the Tsi384's DR register using JTAG is shown in the following figures. The same DR register is used for read and write access.

**Figure 38: Read/Write Access from JTAG — Serial Data In**



**Figure 39: Observe from JTAG — Serial Data Out**



### 13.6.2 Write Access to Registers from the JTAG Interface

Complete the following steps to write to a device register through the JTAG Interface:

1. Move to the TAP controller “Shift-IR” state and program the instruction register with the instruction of the DR by writing into Instruction Register bits with 0x3F\_FFFF\_FFFF\_FFFD.
2. Move to the “Shift-DR” state and shift the data[31:0], R/W = 1 and the address[9:0] serially in the TDI pin. To prevent corruption of unused bits, the full DR bits have to be written as follows (see also [Figure 38](#)):
  - DR[68:64] = 5b'0
  - DR[63:54] = ADDR[9:0]<sup>1</sup>
  - DR[53] = R/W
  - DR[52:21] = DATA[31:0]
  - DR[20:19] = 2b'0

1. Note that the address here is the DWORD address, not the byte address. Take the byte address and remove the 2 LSBs, >>2.

- DR[18:0] = 19b'0

*Note:* Bit 0 is shifted first, and bit 68 is shifted last.

3. Move to the “Run-test idle” state and loop in this state for a minimum of 20 TCK cycles.
4. Move to the “Shift-DR” state again and shift the Ready bit and Error bit through JTAG\_TDO (see [Figure 39](#)).
  - First bit shifted out is the Ready bit.
  - Second bit shifted out is the Error bit.
  - Verify that the Ready bit is at logic high and the Error bit is at logic low.

*Note:* To prevent corruption, the DR register must be loaded as described in step 2 while shifting out through JTAG\_TDO for observation.
5. Go back to step 2 to perform another write.

### 13.6.3 Read Access to Registers from JTAG Interface

Complete the following steps to read a device register through the JTAG Interface:

1. Move to the TAP controller “Shift-IR” state and program the instruction register with IRAC instruction by writing into Instruction Register bits with 0x3F\_FFFF\_FFFF\_FFFD.
 

This step is optional if the instruction register is already programmed during the write cycle.
2. Move to the “Shift-DR” state and shift the R/W = 0 and the address[9:0] serially in the TDI pin. To prevent corruption of unused bits, the full DR bits have to be written as follows (see also [Figure 38](#)):
  - DR[68:64] = 5b'0
  - DR[63:54] = ADDR[9:0]<sup>1</sup>
  - DR[53] = R/W
  - DR[52:21] = DATA[31:0]
  - DR[20:19] = 2b'0
  - DR[18:0] = 19b'0

*Note:* Bit 0 is shifted first, and bit 68 is shifted last.
3. Move to the “Run-test idle” state and loop in this state for a minimum of 20 TCK cycles.
4. Move to the “Shift-DR” state again and shift the Ready bit, Error bit, and data[31:0] out through JTAG\_TDO (see [Figure 39](#)).
  - First bit shifted out is the Ready bit.
  - Second bit shifted out is the Error bit.

1. Note that the address here is the DWORD address, not the byte address. Take the byte address and remove the 2 LSBs, >>2.

- Verify that the Ready bit is at logic high and the Error bit is at logic low.

*Note:* To prevent corruption, the DR register must be loaded as described in step 2 while shifting out through JTAG\_TDO for observation.

5. Go back to step 2 to perform another read.

## 13.7 Dedicated Test Pins


The following pins are dedicated to test:

- TEST\_ON (Scan shift enable; this signal is tied high for normal operation)
- TEST\_BCE (Boundary scan compliance enable; this signal is tied high for normal operation) – This pin configures the SerDes built-in TAP controller and the Tsi384 top-level TAP controller into a daisy chain. TEST\_BCE uses a pad with a built-in pull-up. When TEST\_BCE is high, the bridge’s JTAG pins access only the top-level TAP controller. When TEST\_BCE is low, the daisy chain mode is selected (see Figure 40).
- TEST\_BIDIR\_CTRL (Global tri-state; this signal is tied high for normal operation) – This pin controls the direction of the bi-directional pins as input.

## 13.8 Accessing SerDes TAP Controller

The SerDes has an internal TAP controller that uses IDCODE instruction for the IP identification and CRSEL instruction for writing and reading registers in the IP. To access the SerDes TAP controller through JTAG pins, JTAG\_TDI pin of SerDes is connected to the JTAG\_TDI pin and the TDO of SerDes is connected to the JTAG\_TDI of the Tsi384’s top-level TAP controller through a mux with JTAG\_BCE pin as selector. Figure 40 shows the connections between the bridge’s TAP controller and the SerDes TAP controller.

**Figure 40: PCIe SerDes Connections**





---

## 14. Register Descriptions

Topics discussed include the following:

- “Overview”
- “PCI Configuration Space”
- “Register Map”
- “Opaque Addressing Registers”
- “Upstream Non-transparent Address Remapping Registers”
- “PCI Capability Registers”
- “PCIe Capability Registers”
- “Downstream Non-transparent Address Remapping Registers”
- “Advanced Error Reporting Capability Registers”
- “PCIe and SerDes Control and Status Registers”

---

### 14.1 Overview

The following terms describe the Tsi384’s register attributes:

- R - Read only.
- RE - Read only; however, it can be modified by power-up signals or serial EEPROM.
- R/W - Read/write.
- R/W1C - Read/Write 1 to clear; writing a 0 has no effect. These register bits are only set by the Tsi384.
- RW1CS - Sticky Read Only, Write-1-to-Clear - Not initialized or modified by hot reset.
- R/WS Sticky Read / Write - Not initialized or modified by hot reset.
- R/W1S - Read 0/Write 1 to set (writing a 1 triggers an event such as an interrupt). These register bits are only cleared by the Tsi384.
- RC - Clear after read.
- RS - Sticky Read Only. Not initialized or modified by hot reset.
- Reserved - Do not write any value other than 0 to this field. Reads return 0.
- ReservedP - The value in this field must be preserved during a write access.
- Undefined - This value is undefined after reset because it is based on a bit setting, a pin setting, or a power-up setting.

## 14.2 PCI Configuration Space

The Tsi384 device uses a standard PCI Type 1 configuration header. [Table 37](#) shows the PCI 3.0 compatible Type 1 configuration space with constant values shown populated in the appropriate header fields. The PCIe 1.1 compatible capabilities options are located later in the configuration space starting at offset 0xC0 (see [Table 40](#)).

**Table 37: PCI Type 1 Configuration Header**

31				0	Offset	Page
Device ID		Vendor ID		0x000	150	
Status		Command		0x004	151	
Class Code			Revision ID	0x008	155	
BIST	Header Type	Master Latency Timer	CacheLine Size	0x00C	156	
Base Address Register 0 (Reserved 0x00000000)				0x010		
Base Address Register 1 (Reserved 0x00000000)				0x014	-	
Secondary Latency Timer	Subordinate Bus Number	Secondary Bus Number	Primary Bus Number	0x018	157	
Secondary Status		I/O Limit	I/O Base	0x01C	158	
Memory Status		Memory Base		0x020	161	
Prefetchable Memory Limit		Prefetchable Memory Base		0x024	162	
Prefetchable Base Upper 32 Bits				0x028	163	
Prefetchable Limit Upper 32 Bits				0x02C	163	
I/O Limit Upper 16 Bits		I/O Base Upper 16 Bits		0x030	164	
Reserved			Capability Pointer	0x034	165	
Expansion ROM Base Address (Reserved 0x00000000)				0x038	-	
Bridge Control		Interrupt Pin	Interrupt Line	0x03C	166	

PCI-X capability registers are shown below.

**Table 38: PCI-X Capability Registers**

31			0	Offset	Page
PCI-X Command		Next Pointer	Capability ID	0x080	187
PCI-X Status				0x084	189
Upstream Split Transaction Control				0x088	191
Downstream Split Transaction Control				0x08C	192

The power management capability registers are shown below.

**Table 39: Power Management Capability Registers**

31			0	Offset	Page
Power Management Capabilities		Next Pointer	Capability ID	0x0A0	193
Data (Reserved 0x00)	bridge support extensions (Reserved 0x00)	PMCSR		0x0A4	195

The PCIe capability registers are shown below.

**Table 40: PCIe Capability Registers**

31			0	Offset	Page
PCIe Capability Register		Next Pointer	Capability ID	0x0C0	204
Device Capability				0x0C4	205
Device Status		Device Control		0x0C8	207
Link Capability				0x0CC	210
Link Status		Link Control		0x0D0	212

The advanced error reporting capability register is shown below.

**Table 41: Advanced Error Reporting Capability Registers**

31	0	Offset	Page
PCIe Enhanced Capability Header		0x100	218
Uncorrectable Error Status Register		0x104	219
Uncorrectable Error Mask Register		0x108	220
Uncorrectable Error Severity Register		0x10C	221
Correctable Error Status Register		0x110	222
Correctable Error Mask Register		0x114	223
Advanced Error Capabilities and Control Register		0x118	224
Header Log Register		0x11C	225
		0x120	225
		0x124	226
		0x128	226
Secondary Uncorrectable Error Status Register		0x12C	227
Secondary Uncorrectable Error Mask Register		0x130	228
Secondary Uncorrectable Error Severity Register		0x134	229
Secondary Error Capabilities and Control Register		0x138	230
Secondary Header Log Register		0x13C	230
		0x140	231
		0x144	232
		0x148	232

## 14.3 Register Map

The following table lists the register map for the Tsi384.

**Table 42: Register Map**

Offset	Name	See
0x000	PCI_ID	"PCI Identification Register"
0x004	PCI_CSR	"PCI Control and Status Register"
0x008	PCI_CLASS	"PCI Class Register"
0x00C	PCI_MISC0	"PCI Miscellaneous 0 Register"
0x010	Reserved	
0x014	Reserved	
0x018	PCI_BUSNUM	"PCI Bus Number Register"
0x01C	PCI_MISC1	"PCI Secondary Status and I/O Limit and Base Register"
0x020	PCI_MIO_BL	"PCI Memory Base and Limit Register"
0x024	PCI_PFM_BL	"PCI PFM Base and Limit Register"
0x028	PCI_PFM_B_UPPER	"PCI PFM Base Upper 32 Address Register"
0x02C	PCI_PFM_L_UPPER	"PCI PFM Limit Upper 32 Address Register"
0x030	PCI_IO_UPPER	"PCI I/O Address Upper 16 Register"
0x034	PCI_CAP	"PCI Capability Pointer Register"
0x038	Reserved	
0x03C	PCI_MISC2	"PCI Bridge Control and Interrupt Register"
0x040	SEC_RETRY_CNT	"Secondary Retry Count Register"
0x044	PCI_MISC_CSR	"PCI Miscellaneous Control and Status Register"
0x048	PCI_MISC_CLK_STRAPS	"PCI Miscellaneous Clock Straps Register"
0x04C	UPST_PWR_THRES	"Upstream Posted Write Threshold Register"
0x050	CPL_TIMEOUT	"Completion Timeout Register"
0x054	CLKOUT_ENB_FUNC_DBG	"Clock Out Enable Function and Debug Register"
0x058	SERRDIS_OPQEN_DTC	"SERRDIS_OPQEN_DTC Register"
0x05C	PCI_OPQMEMB_OPQMEML	"Opaque Memory Lower Register"
0x060	PCI_OPQMEMBUP	"Opaque Memory Upper Base Register"
0x064	PCI_OPQMEMLUP	"Opaque Memory Upper Limit Register"

**Table 42: Register Map (Continued)**

Offset	Name	See
0x068	NTMA_CTRL	"NTMA Control Register"
0x06C	NTMA_PRI_BASEUPPER	"NTMA Primary Upper Base Register"
0x070	NTMA_SEC_LBASE	"NTMA Secondary Lower Base Register"
0x074	NTMA_SEC_BASEUPPER	"NTMA Secondary Upper Base Register"
0x078	NTMA_SEC_LIMIT	"NTMA Secondary Lower Limit Register"
0x07C	NTMA_SEC_UPPER_LIMIT	"NTMA Secondary Upper Limit Register"
0x080	PCIX_CAP_STAT	"PCI-X Capability and Status Register"
0x084	PCIX_BRDG_STAT	"PCI-X Bridge Status Register"
0x088	PCIX_UP_CTRL	"PCI-X Upstream Split Transaction Control Register"
0x08C	PCIX_DOWN_CTRL	"PCI-X Downstream Split Transaction Control Register"
0x090-09C	Reserved	
0x0A0	PCI_PMC	"PCI Power Management Capability Register"
0x0A4	PCI_PMCS	"PCI Power Management Control and Status Register"
0x0A8	Reserved	
0x0AC	EE_CTRL	"EEPROM Control Register"
0x0B0	SBUS_DEVMSK	"Secondary Bus Device Mask Register"
0x0B4	STC_PERIOD	"Short-term Caching Period Register"
0x0B8	RTIMER_STATUS	"Retry Timer Status Register"
0x0BC	PREF_CTRL	"Prefetch Control Register"
0x0C0	PCIE_CAP	"PCIe Capabilities Register"
0x0C4	PCIE_DEV_CAP	"PCIe Device Capabilities Register"
0x0C8	PCIE_DEV_CSR	"PCIe Device Control and Status Register"
0x0CC	PCIE_LNK_CAP	"PCIe Link Capabilities Register"
0x0D0	PCIE_LNK_CSR	"PCIe Link Control Register"
0x0E4	AR_SBNPCTRL	"Secondary Bus Non-prefetchable Address Remap Control Register"
0x0E8	AR_SBNPBASE	"Secondary Bus Non-prefetchable Upper Base Address Remap Register"
0x0EC	AR_SBPPRECTRL	"Secondary Bus Prefetchable Address Remap Control Register"
0x0F0	AR_SBPBASEUPPER	"Secondary Bus Prefetchable Upper Base Address Remap Register"

**Table 42: Register Map (Continued)**

Offset	Name	See
0x0F4	AR_PBNPBASEUPPER	"Primary Bus Non-prefetchable Upper Base Address Remap Register"
0x0F8	AR_PBNPLIMITUPPER	"Primary Bus Non-prefetchable Upper Limit Remap Register"
0x0FC	Reserved	
0x100	PCIE_AERR_CAP	"PCIe Advanced Error Reporting Capability Register"
0x104	PCIE_UERR_STAT	"PCIe Uncorrectable Error Status Register"
0x108	PCIE_UERR_MASK	"PCIe Uncorrectable Error Mask Register"
0x10C	PCIE_UERR_SEV	"PCIe Uncorrectable Error Severity Register"
0x110	PCIE_COR_ERR	"PCIe Correctable Error Status Register"
0x114	PCIE_COR_MASK	"PCIe Correctable Error Mask Register"
0x118	PCIE_AERR_CAP_CTRL	"PCIe Advanced Error Capabilities and Control Register"
0x11C	PCIE_HL1	"PCIe Header Log 1 Register"
0x120	PCIE_HL2	"PCIe Header Log 2 Register"
0x124	PCIE_HL3	"PCIe Header Log 3 Register"
0x128	PCIE_HL4	"PCIe Header Log 4 Register"
0x12C	PCIE_SERR_STAT	"PCIe Secondary Uncorrectable Error Status Register"
0x130	PCIE_SERR_MASK	"PCIe Secondary Uncorrectable Error Mask Register"
0x134	PCIE_SERR_SEV	"PCIe Secondary Uncorrectable Error Severity Register"
0x138	PCIE_ECAP_CTRL	"PCIe Secondary Error Capabilities and Control Register"
0x13C	PCIE_SEC_HL1	"PCIe Secondary Header Log 1 Register"
0x140	PCIE_SEC_HL2	"PCIe Secondary Header Log 2 Register"
0x144	PCIE_SEC_HL3	"PCIe Secondary Header Log 3 Register"
0x148	PCIE_SEC_HL4	"PCIe Secondary Header Log 4 Register"
0x14C-204	Reserved	
0x208	REPLAY_LATENCY	"Replay Latency Register"
0x20C	ACKNAK_UPD_LAT	"ACK/NACK Update Latency Register"
0x210	N_FTS	"N_FTS Register"

### 14.3.1 PCI Identification Register

This register contains device and vendor identifiers.

<b>Register name: PCI_ID</b> <b>Reset value: 0x8114_10E3</b>	<b>Register offset: 0x000</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	DID							
23:16	DID							
15:08	VID							
07:00	VID							

Bits	Name	Description	Type	Reset value
31:16	DID	Device ID This field indicates the silicon device identification number. This value can be overridden through serial EEPROM programming.	RE	0x8114
15:0	VID	Vendor ID This field indicates the silicon vendor identification number. By default, the Tsi384 device reports a value of 0x10E3 indicating the vendor as IDT (formerly Tundra). This value can be overridden through serial EEPROM programming.	RE	0x10E3

### 14.3.2 PCI Control and Status Register

This register defines configurable parameters for how devices interact with the PCI/X bus, and indicates status information for PCI/X bus events.

<b>Register name: PCI_CSR</b> <b>Reset value: 0x_0010_0000</b>	<b>Register offset: 0x004</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	D_PE	S_SERR	R_MA	R_TA	S_TA	DEVSEL		MDP_D
23:16	TFBBC	Reserved	DEV66	CAP_L	INT_STAT	Reserved		
15:08	Reserved					INT_DIS	MFBBC	SERR_EN
07:00	WAIT	PERESP	VGAPS	MWI_EN	SC	BM	MS	IOS

Bits	Name	Description	Type	Reset value
31	D_PE	Detected Parity Error This bit is set by the bridge whenever it receives a poisoned TLP or a TLP with bad ECRC (Read Completion or Write Request) on the PCIe Interface, regardless of the state the Parity Error Response bit in the Command register. 0 = Data poisoning and bad ECRC not detected by the bridge on its PCIe Interface 1 = Data poisoning or bad ECRC detected by the bridge on its PCIe Interface	R/W1C	0
30	S_SERR	Signaled System Error This bit is set when the bridge sends an ERR_FATAL or ERR_NONFATAL message to the Root Complex and the SERR# Enable bit is set in the Command register. 0 = Neither ERR_FATAL nor ERR_NONFATAL transmitted on the PCIe Interface 1 = ERR_FATAL or ERR_NONFATAL transmitted on the PCIe Interface	R/W1C	0
29	R_MA	Received Master-Abort This bit is set when the bridge receives a Completion with Unsupported Request Completion Status on its PCIe Interface. 0 = Unsupported Request Completion Status not received on the PCIe Interface 1 = Unsupported Request Completion Status received on the PCIe Interface	R/W1C	0

(Continued)

Bits	Name	Description	Type	Reset value
28	R_TA	Received Target-Abort This bit is set when the bridge receives a Completion with Completer Abort Completion Status on its PCIe Interface. 0 = Completer Abort Completion Status not received on the PCIe Interface 1 = Completer Abort Completion Status received on the PCIe Interface	R/W1C	0
27	S_TA	Signaled Target-Abort This bit is set when the bridge generates a Completion with Completer Abort Completion Status in response to a request received on its PCIe Interface. 0 = Completer Abort Completion not transmitted on the PCIe Interface 1 = Completer Abort Completion transmitted on the PCIe Interface	R/W1C	0
26:25	DEVSEL	DEVSEL# Timing This field is not applicable for PCIe. It always reads 0.	R	00
24	MDP_D	Master Data Parity Error 0 = No uncorrectable data error detected on the PCIe Interface 1 = Uncorrectable data error detected on the PCIe Interface This field is set by the Tsi384 if its Parity Error Response Enable bit is set and either of the following conditions occurs: <ul style="list-style-type: none"> <li>The Tsi384 receives a Completion marked poisoned on the PCIe Interface.</li> <li>The Tsi384 poisons a write request on the PCIe Interface</li> </ul> Note: If the Parity Error Response Enable bit is cleared, this bit is never set.	R/W1C	0
23	TFBBC	Fast Back-to-Back Capable This field is not applicable for PCIe. It always reads 0.	R	0
22	Reserved	Status Reserved 1. It always reads 0.	R	0
21	DEV66	66-MHz Capable This field is not applicable for PCIe. It always reads 0.	R	0
20	CAP_L	Capabilities List 1 = Capabilities list is supported	R	1
19	INT_STAT	Interrupt Status The Tsi384 does not generate internal interrupts.	R	0
18:11	Reserved	Reserved	R	0x0

(Continued)

Bits	Name	Description	Type	Reset value
10	INT_DIS	Interrupt Disable The Tsi384 does not generate internal interrupts.	R	0
09	MFBBC	Fast Back-to-Back Enable This field does not apply for PCIe bridges. It always reads 0.	R	0
08	SERR_EN	SERR# Enable This bit enables reporting of non-fatal and fatal errors to the Root Complex. In addition, this bit enables transmission by the PCIe Interface of ERR_NONFATAL and ERR_FATAL error messages on behalf of SERR# assertions detected on the PCI/X Interface. Note that errors are reported if enabled either through this bit or through the PCIe specific bits in the Device Control register. 0 = Disable the reporting of bridge non-fatal errors and fatal errors to the Root Complex. 1 = Enable the reporting of bridge non-fatal errors and fatal errors to the Root Complex.	R/W	0
07	WAIT	IDSEL Stepping / Wait Cycle Control This field does not apply for PCIe bridges. It always reads 0.	R	0
06	PERESP	Parity Error Response Enable This bit controls the Tsi384's setting of the Master Data Parity Error bit in the Status register in response to a received poisoned TLP from PCIe. 0 = Disable the setting of the Master Data Parity Error bit. 1 = Enable the setting of the Master Data Parity Error bit.	R/W	0
05	VGAPS	VGA Palette Snoop This field does not apply for PCIe bridges. It always reads 0.	R	0
04	MWI_EN	Memory Write Invalidate Enable This bit controls the Tsi384's ability to translate PCIe Memory Write Requests into PCI Memory Write and Invalidate transactions. 0 = Do not translate Memory Write requests into PCI Memory Write and Invalidate transactions. 1 = Promote Memory Write requests to PCI Memory Write and Invalidate transactions.	R	0
03	SC	Special Cycles This field does not apply for PCIe bridges. It always reads 0.	R	0
02	BM	Bus Master Enable This field allows the Tsi384 to perform bus-mastered transactions on the PCIe link. The host or software driver must ensure this bit is set to 1 for correct NTMA operation.	R/W	0

(Continued)

Bits	Name	Description	Type	Reset value
01	MS	<p>Memory Space Enable</p> <p>This bit controls the Tsi384's response as a target to memory accesses on the PCIe Interface that address a device that resides behind the bridge in both the non-prefetchable and prefetchable memory ranges, or targets a memory-mapped location within the bridge itself.</p> <p>0 = Respond to all Memory Requests on the PCIe Interface as Unsupported Request Received. Forward all memory requests from the PCI/X Interface to the PCIe Interface.</p> <p>1 = Enable forwarding of memory transactions to the PCI/X Interface and any internal function.</p>	R/W	0
00	IOS	<p>I/O Space Enable</p> <p>This bit controls the Tsi384's response as a target to I/O transactions on the PCIe Interface that address a device that resides behind the bridge.</p> <p>0 = Respond to all I/O Requests on the PCIe Interface with an Unsupported Request Completion.</p> <p>1 = Enable forwarding of I/O Requests to the PCI/X Interface.</p>	R/W	0

### 14.3.3 PCI Class Register

This register indicates the PCI classification of the Tsi384.

<b>Register name: PCI_CLASS</b> <b>Reset value: 0x0604_0002</b>	<b>Register offset: 0x008</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	BASE							
23:16	SUB							
15:08	PROG							
07:00	RID							

Bits	Name	Description	Type	Reset value
31:24	BASE	Base Class This field indicates the device is a bridge.	R	0x06
23:16	SUB	Sub Class This field indicates the device is a PCI-to-PCI bridge.	R	0x04
15:08	PROG	Program Interface This field is not applicable for a bridge. It always reads 0.	R	0x00
07:00	RID	Revision ID This field indicates the hardware silicon revision identifier.	RE	0x02

### 14.3.4 PCI Miscellaneous 0 Register

This register controls miscellaneous PCI/X functions, such as the latency timer value and cacheline size.

<b>Register name: PCI_MISC0</b> <b>Reset value: 0x0001_0000</b>	<b>Register offset: 0x00C</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	BISTC	SBIST	Reserved		CCODE			
23:16	H_TYPE							
15:08	Reserved							
07:00	CLINE							

Bits	Name	Description	Type	Reset value
31	BISTC	BIST Capable; 0 = Tsi384 is not BIST capable	R	0
30	SBIST	Start BIST; 0 = Tsi384 is not BIST capable	R	0
29:28	Reserved	Reserved	R	0
27:24	CCODE	Completion Code; 0 = Tsi384 is not BIST capable	R	0
23:16	H_TYPE	Header Type This field indicates the Tsi384 is a single-function bridge.	R	0x01
15:08	Reserved	Reserved (Latency timer in PCI/X Interface)	R	0
07:00	CLINE	Cacheline Size <sup>a</sup> 04 = 4 x 32-bit word (16 bytes) 08 = 8 x 32-bit word (32 bytes) 10 = 16 x 32-bit word (64 bytes) 20 = 32 x 32-bit word (128 bytes)  This field specifies the system cacheline size in units of 32-bit words. It is used by the PCI/X master to determine the PCI/X read transaction - that is, memory read, memory read line, or memory read multiple - it should generate on the PCI/X bus. CLINE is also used by the PCI/X target to decide how much data to read on the destination bus.  Note: This field is set to 0 if CLINE is programmed to a value not specified above.	R/W	0x0

- a. Software programs the system cacheline size in DWORD counts. The value programmed is used by the Tsi384 for prefetching data from memory for Memory Read Line and Memory Line Multiple transactions on the primary bus interface. Software should set only one bit at anytime. If multiple bits are set, the register defaults to 0.

### 14.3.5 PCI Bus Number Register

<b>Register name:</b> PCI_BUSNUM <b>Reset value:</b> Undefined	<b>Register offset:</b> 0x018
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	S_LTIMER					S_LTIMER_8		
23:16	SUB_BUS_NUM							
15:08	S_BUS_NUM							
07:00	P_BUS_NUM							

Bits	Name	Description	Type	Reset value
31:27	S_LTIMER	<p>Secondary Latency Timer</p> <p>This value is used by the Tsi384 to perform burst transfers on the PCI/X Interface. The lower 3 bits are hardwired to 0 so that the timer is limited to 8-cycle granularity.</p> <p>This field defines the minimum amount of time in PCI clock cycles that the Tsi384 can retain ownership as a bus master on the PCI/X Interface.</p> <p>00000 = PCI reset value 01000 = PCI-X reset value</p>	R/W	Undefined
26:24	S_LTIMER_8	Set to 000 to force 8-cycle increments for the Secondary Latency Timer.	R	000
23:16	SUB_BUS_NUM	<p>Subordinate Bus Number</p> <p>The system software programs this field with the Tsi384's highest-numbered downstream secondary bus number. This value is used by the Tsi384 to respond to Type 1 Configuration transactions on the primary bus interface.</p>	R/W	0x00
15:08	S_BUS_NUM	<p>Secondary Bus Number</p> <p>The system software programs this field with the number of the bridge's immediate downstream secondary bus. This value is used by the Tsi384 to convert Type 1 Configuration transactions received on its primary bus interface to Type 0 Configuration transactions.</p>	R/W	0x00
07:00	P_BUS_NUM[7:0]	<p>Primary Bus Number</p> <p>The system software writes to this field with the primary bus number of the Tsi384.</p>	R/W	0x00

### 14.3.6 PCI Secondary Status and I/O Limit and Base Register

<b>Register name: PCI_MISC1_P</b> <b>Reset value: 0x02A0_0101</b>	<b>Register offset: 0x01C</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	D_PE	S_SERR	R_MA	R_TA	S_TA	DEVSEL		MDP_D
23:16	TFBBC	Reserved	DEV66	Reserved				
15:08	IO_LA				ADD_CAP1			
07:00	IO_BA				ADD_CAP2			

Bits	Name	Description	Type	Reset value
31	D_PE	Data Parity Error Detected This bit reports the detection of an address or data parity error on the Tsi384's PCI/X Interface. The Tsi384 sets this bit when it detects one of the following: <ul style="list-style-type: none"> <li>• Address parity error as a potential target</li> <li>• Data parity error as a target of a write transaction</li> <li>• Data parity error as a master of a read transaction</li> </ul> 0 = Device did not detect a parity error. 1 = Device detected a parity error.	R/W1C	0
30	S_SERR	Received System Error This bit reports the assertion of PCI_SERRn on the PCI/X Interface. 1 = PCI_SERRn was detected on the PCI/X Interface. 0 = PCI_SERRn was not detected.	R/W1C	0
29	R_MA	Received Master Abort This bit reports the detection of a Master-Abort termination by the Tsi384 when it is the master of a transaction on its PCI/X Interface. 0 = No Master-Abort detected. 1 = Master-Abort detected on the PCI/X Interface.	R/W1C	0
28	R_TA	Received Target Abort This bit reports the detection of a Target-Abort termination by the Tsi384 when it is the master of a transaction on its PCI/X Interface. 0 = No Target-Abort detected. 1 = Target-Abort detected on the PCI/X Interface.	R/W1C	0

(Continued)

Bits	Name	Description	Type	Reset value
27	S_TA	<p>Signaled Target Abort</p> <p>The Tsi384 sets this bit to report the signaling of Target-Abort as target of a transaction on the PCI/X Interface.</p> <p>0 = No Target-Abort signaled.</p> <p>1 = Target-Abort signaled by the Tsi384 on its PCI/X Interface.</p>	R/W1C	0
26:25	DEVSEL	<p>Device Select Timing</p> <p>The Tsi384 uses medium-speed decoding on its PCI/X Interface.</p>	R	01
24	MDP_D	<p>Master Data Parity Error</p> <p>This bit reports the detection of an uncorrectable data error by the Tsi384.</p> <p>0 = No uncorrectable data error detected on the PCI/X Interface.</p> <p>1 = Uncorrectable data error detected on the PCI/X Interface.</p>	R/W1C	0
23	TFBBC	<p>Fast Back-to-Back Capability</p> <p>0 = Not supported</p> <p>1 = Supported</p> <p>This bit is hardwired to 1 when the secondary bus interface operates in PCI mode, indicating that the bridge can decode fast back-to-back transactions when the transactions are from the same master but to different targets.</p> <p>This bit is hardwired to 1 in PCI-X mode but is not important because fast back-to-back transactions are not supported by PCI-X devices.</p>	R	1
22	Reserved	Reserved	R	0
21	DEV66	<p>66-MHz Capable PCI Bus</p> <p>This bit is hardwired to 1, indicating that the secondary bus interface can operate at a 66-MHz clock rate.</p>	R	1
20:16	Reserved	Reserved	R	00000
15:12	IO_LA[3:0]	<p>I/O Limit Address</p> <p>The Tsi384 uses this field for I/O address decoding. These bits define the upper bound of the address range used by the bridge to forward an I/O transaction from one interface to the other. These 4 bits correspond to address bits &lt;15:12&gt;. The address bits &lt;11:0&gt; are assumed equal to 12'hFFF.</p>	R/W	0x0
11:08	ADD_CAP1	<p>Addressing Capability</p> <p>The Tsi384 supports 32-bit I/O addressing.</p>	R	0x1

(Continued)

Bits	Name	Description	Type	Reset value
07:04	IO_BA[3:0]	<p>I/O Base Address</p> <p>The Tsi384 uses this field for I/O address decoding. These bits define the lower bound of address range used by the bridge to forward an I/O transaction from one interface to the other. These 4 bits correspond to address bits &lt;15:12&gt;. The address bits &lt;11:0&gt; are assumed equal to 12'h0.</p>	R/W	0x0
03:00	ADD_CAP2	<p>Addressing Capability</p> <p>The Tsi384 supports 32-bit I/O addressing.</p>	R	0x1

**14.3.7 PCI Memory Base and Limit Register**

<b>Register name: PCI_MIO_BL</b> <b>Reset value: 0x0000_0000</b>	<b>Register offset: 0x020</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	LA							
23:16	LA				Reserved			
15:08	BA							
07:00	BA				Reserved			

Bits	Name	Description	Type	Reset value
31:20	LA	Memory Limit Address This field is used in conjunction with the Memory Base Address for forwarding memory-mapped I/O transactions. These bits define the upper bound for the memory address range. The upper 12 bits correspond to address bits <31:20> of the address range. Bits <19:0> of the address range are 0xFFFF.	R/W	0
19:16	Reserved	Reserved	R	0
15:04	BA	Memory Base Address This field defines the lower bound of the address range for forwarding memory-mapped I/O transactions. These bits correspond to address bits <31:20> of the address range. The lower 20 address bits (19:0) are 20'h0.	R/W	0
03:00	Reserved	Reserved	R	0

### 14.3.8 PCI PFM Base and Limit Register

Register name: PCI_PFM_BL Reset value: 0x0001_0001	Register offset: 0x024
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	LA							
23:16	LA				ADD_LA_64			
15:08	BA							
07:00	BA				ADD_BA_64			

Bits	Name	Description	Type	Reset value
31:20	LA	Prefetchable Memory Limit Address This field is used in conjunction with Memory Base Address for forwarding memory-mapped I/O transactions. These bits define the upper bound for the memory address range. The upper 12 bits correspond to address bits <31:20> of the address range. Bits <19:0> of the address range are 0xFFFFF.	R/W	0
19:16	ADD_LA_64	Addressing Capability — Memory Base Address The Tsi384 supports 64-bit addressing.	R	0x1
15:04	BA	Prefetchable Memory Base Address This field defines the lower bound of the prefetchable memory address range. These bits correspond to address bits <31:20> of the Prefetchable Address range. The lower 20 address bits (19:0) are 20'h0.	R/W	0
03:00	ADD_BA_64	Addressing Capability — Memory Range Limit Address The Tsi384 supports 64-bit addressing.	R	0x1

### 14.3.9 PCI PFM Base Upper 32 Address Register

Register name: PCI_PFM_B_UPPER Reset value: 0x0000_0000	Register offset: 0x028
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	BA							
23:16	BA							
15:08	BA							
07:00	BA							

Bits	Name	Description	Type	Reset value
31:00	BA	Prefetchable Memory Base Upper 32-bit Address This field is used in conjunction with BA in the “PCI PFM Base and Limit Register” to specify the lower bound of the 64-bit prefetchable address range. The 32 bits relate to address bits <63:32> of the Prefetchable Base Address bits.	R/W	0x0

### 14.3.10 PCI PFM Limit Upper 32 Address Register

Register name: PCI_PFM_L_UPPER Reset value: 0x0000_0000	Register offset: 0x02C
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	LA							
23:16	LA							
15:08	LA							
07:00	LA							

Bits	Name	Description	Type	Reset value
31:00	LA	Prefetchable Memory Limit Upper 32-bit Address This field is used in conjunction with LA in the “PCI PFM Base and Limit Register” to specify the upper bound of the 64-bit prefetchable address range. The 32 bits relate to address bits <63:32> of the Prefetchable Limit Address.	R/W	0x0

**14.3.11 PCI I/O Address Upper 16 Register**

Register name: PCI_IO_UPPER Reset value: 0x0000_0000	Register offset: 0x030
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	IO_LA							
23:16	IO_LA							
15:08	IO_BA							
07:00	IO_BA							

Bits	Name	Description	Type	Reset value
31:16	IO_LA	I/O Limit Address Upper 16-bits This field is used in conjunction with IO_LA in the “PCI Secondary Status and I/O Limit and Base Register” to define the upper bound 32-bit address range used for decoding I/O transactions from the PCIe Interface to the PCI/X Interface. These bits relate to address bits <31:16> of I/O Limit Address.	R/W	0x0000
15:00	IO_BA	I/O Base Address Upper 16-bits This field is used in conjunction with IO_BA in the “PCI Secondary Status and I/O Limit and Base Register” to define the lower bound 32-bit address range used for decoding I/O transaction from the PCIe Interface to the PCI/X Interface. These bits relate to address bits <31:16> of I/O Base Address.	R/W	0x0000

**14.3.12 PCI Capability Pointer Register**

<b>Register name: PCI_CAP</b> <b>Reset value: 0x0000_0080</b>	<b>Register offset: 0x034</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved							
07:00	CAP_PTR							

Bits	Name	Description	Type	Reset value
31:08	Reserved	Reserved	R	0x0
07:00	CAP_PTR	Capabilities Pointer This register contains the head pointer for the capability list in the PCI configuration space (see "PCI-X Capability and Status Register").	R	0x080

**14.3.13 PCI Bridge Control and Interrupt Register**

<b>Register name: PCI_MISC2</b> <b>Reset value: 0x0000_00FF</b>	<b>Register offset: 0x03C</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved				DISCARD_SERR	DISCARD_STAT	DISCARD2	DISCARD1
23:16	S_FFTP_EN	S_RESET	MA_ERR	VGA_16BIT_EN	VGA_EN	ISA_EN	SERR_EN	S_PERESP
15:08	INT_PIN							
07:00	INT_LINE							

Bits	Name	Description	Type	Reset value
31:28	Reserved	Reserved	R	0x0
27	DISCARD_SERR	<p>Discard Timer SERR# Enable</p> <p>This bit only applies in PCI mode. It enables the Tsi384 to generate either an ERR_NONFATAL (by default) or ERR_FATAL transaction on the PCIe Interface when the Secondary Discard Timer expires and a Delayed Transaction is discarded from a queue in the bridge. The severity is selectable only if Advanced Error Reporting is supported.</p> <p>0 = Do not generate ERR_NONFATAL or ERR_FATAL on the PCIe Interface as a result of the expiration of the Secondary Discard Timer. Note that an error message can still be sent if Advanced Error Reporting is supported and the Delayed Transaction Discard Timer Expired Mask bit is clear.</p> <p>1 = Generate ERR_NONFATAL or ERR_FATAL on the PCIe Interface if the Secondary Discard Timer expires and a Delayed Transaction is discarded from a queue in the bridge.</p>	R/W	0
26	DISCARD_STAT	<p>Discard Timer Status</p> <p>This bit only applies in PCI mode. It is set to 1 when the Secondary Discard Timer expires and a Delayed Completion is discarded from a queue in the bridge.</p> <p>0 = No discard timer error</p> <p>1 = Discard timer error</p>	R/W1C	0

(Continued)

Bits	Name	Description	Type	Reset value
25	DISCARD2	<p>Secondary Discard Timer</p> <p>Applies to PCI mode only. This bit determines the number of PCI clocks that the bridge waits for a master on the PCI/X Interface to repeat a Delayed Transaction request. The counter starts once the Completion (PCIe Completion associated with the Delayed Transaction Request) has reached the head of the downstream queue of the bridge (that is, all ordering requirements have been satisfied and the bridge is ready to complete the Delayed Transaction with the originating master on the secondary bus). If the originating master does not repeat the transaction before the counter expires, the bridge deletes the Delayed Transaction from its queue and sets the Discard Timer Status bit.</p> <p>0 = Secondary Discard Timer counts <math>2^{15}</math> PCI clock cycles                      1 = Secondary Discard Timer counts <math>2^{10}</math> PCI clock cycles</p>	R/W	0
24	DISCARD1	<p>Primary Discard Timer</p> <p>This bit does not apply to PCIe. It always reads 0.</p>	R	0
23	S_FFTP_EN	<p>Fast Back-to-Back Enable</p> <p>The Tsi384 cannot generate fast back-to-back transactions as a master on the PCI/X Interface.</p>	R	0
22	S_RESET	<p>Secondary Bus Reset</p> <p>This bit forces the assertion of PCI_RST# on the PCI/X Interface. The secondary PCI_RST# is asserted by the bridge whenever this bit is set. The bridge's secondary bus interface and any buffers between the two interfaces (primary and secondary) must be initialized back to their default state whenever this bit is set. The primary bus interface and all configuration space registers must not be affected by the setting of this bit. Because PCI_RST# is asserted for as long as this bit is set, software must observe proper PCI and PCI-X reset timing requirements.</p> <p>0 = Do not force the assertion of the PCI/X Interface PCI_RST#.                      1 = Force the assertion of the PCI/X Interface PCI_RST#.</p>	R/W	0

(Continued)

Bits	Name	Description	Type	Reset value
21	MA_ERR	<p>Master-Abort Mode</p> <p>This bit controls the behavior of a bridge when it receives a Master-Abort termination (for example, an Unsupported Request on PCIe) on either interface. This bit does not affect the behavior of the bridge when forwarding a UR completion from PCIe to the PCI/X Interface if the PCI/X Interface is operating in a PCI-X mode.</p> <p>0 = Do not report Master-Aborts. When a UR response is received from PCIe for non-posted transactions, and when the secondary side is operating in PCI mode, return 0xFFFF_FFFF on reads and complete I/O writes normally. When a Master-Abort is received on the PCI/X Interface for posted transactions initiated from the PCIe Interface, no action is taken (that is, all data is discarded).</p> <p>1 = Report UR Completions from PCIe by signaling Target-Abort on the PCI/X Interface when the PCI/X Interface is operating in PCI mode. For posted transactions initiated from the PCIe Interface and Master-Aborted on the PCI/X Interface, the bridge must return an ERR_NONFATAL (by default) or ERR_FATAL transaction (provided the SERR# Enable bit is set in the Command register). The severity is selectable only if Advanced Error Reporting is supported.</p>	R/W	0
20	VGA_16BIT_EN	<p>VGA 16-Bit Enable</p> <p>This bit enables the bridge to provide 16-bit decoding of VGA I/O address precluding the decoding of alias addresses every 1 KB. This bit has meaning only if VGA Enable bit is set.</p> <p>1 = Executes 16-bit address decodes on VGA I/O accesses</p> <p>0 = Executes 10-bit address decodes on VGA I/O accesses</p>	R/W	0

(Continued)

Bits	Name	Description	Type	Reset value
19	VGA_EN	<p>VGA Enable</p> <p>This bit modifies the response of the bridge to VGA-compatible addresses. If this bit is set, the bridge forwards the following accesses on the PCIe Interface to the PCI/X Interface (and, conversely, block the forwarding of these addresses from the secondary interface to the PCIe Interface):</p> <ul style="list-style-type: none"> <li>• Memory accesses in the range 0x000A_0000 to 000B_FFFF</li> <li>• I/O addresses in the first 64 Kbytes of the I/O address space (Address[31:16] for PCIe are 0x0000) and where Address[9:0] is in the range of 0x3B0 to 0x3BB or 0x3C0 to 0x3DF (inclusive of ISA address aliases - Address[15:10] may possess any value and is not used in the decoding)</li> </ul> <p>If this bit is set, the forwarding of VGA addresses is independent of the following:</p> <ul style="list-style-type: none"> <li>• The value of the ISA Enable bit</li> <li>• The I/O address range and memory address ranges defined by the I/O Base and Limit registers, the Memory Base and Limit registers, and the Prefetchable Memory Base and Limit registers of the bridge</li> </ul> <p>The forwarding of VGA addresses is qualified by the I/O Enable and Memory Enable bits in the “<b>PCI Control and Status Register</b>”.</p> <p>0 = Do not forward VGA compatible memory and I/O addresses from PCIe to the PCI/X (addresses defined above) unless they are enabled for forwarding by the defined I/O and memory address ranges.</p> <p>1 = Forward VGA compatible memory and I/O addresses (addresses defined above) from PCIe to PCI/X (if the I/O Enable and Memory Enable bits are set) independent of the I/O and memory address ranges, and independent of the ISA Enable bit.</p>	R/W	0

(Continued)

Bits	Name	Description	Type	Reset value
18	ISA_EN	<p>ISA Enable</p> <p>This bit modifies the response by the Tsi384 to ISA I/O addresses. This applies only to I/O addresses that are enabled by the I/O Base and Limit registers and are in the first 64 KB of PCI I/O address space (0000 0000h to 0000 FFFFh). If this bit is set, the bridge blocks any forwarding from primary to secondary of I/O transactions addressing the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary), I/O transactions are forwarded if they address the last 768 bytes in each 1-KB block.</p> <p>0 = Forward downstream all I/O addresses in the address range defined by the I/O Base and Limit registers.</p> <p>1 = Forward upstream ISA I/O addresses in the address range defined by the I/O Base and Limit registers that are in the first 64 KB of PCI I/O address space (top 768 bytes of each 1-KB block).</p>	R/W	0
17	SERR_EN	<p>SERR# Enable</p> <p>This bit controls the forwarding of PCI/X SERR# assertions to the PCIe Interface. The Tsi384 transmits an ERR_FATAL or ERR_NONFATAL cycle on the PCIe Interface when PCI_SERRn is asserted on the PCI/X Interface.</p> <p>This bit is set when Advanced Error Reporting is supported and the SERR# Assertion Detected Mask bit is clear in the "PCIe Secondary Uncorrectable Error Mask Register".</p> <p>The SERR# Enable bit is set in the "PCI Control and Status Register" or the PCIe-specific bits are set in the "PCIe Device Control and Status Register" of the PCIe Capability Structure.</p> <p>0 = Disable the forwarding of SERR# from the PCI/X Interface to ERR_FATAL and ERR_NONFATAL (SERR# can still be forwarded if the SERR Advanced Error mask bit is cleared).</p> <p>1 = Enable the forwarding of secondary SERR# to ERR_FATAL or ERR_NONFATAL.</p>	R/W	0

(Continued)

Bits	Name	Description	Type	Reset value
16	S_PERESP	<p>Parity Error Response Enable</p> <p>This bit controls the Tsi384's response to uncorrectable address, attribute, and data errors on the PCI/X Interface. If this bit is set, the bridge must take its normal action when one of these errors is detected. If this bit is cleared, the bridge must ignore any uncorrectable address, attribute, and data errors that it detects and continue normal operation.</p> <p>Note: A bridge must generate parity (or ECC, if applicable) even if parity error reporting is disabled. Also, a bridge must always forward data with poisoning from PCI/X to PCIe on an uncorrectable PCI/X data error, regardless of the setting of this bit.</p> <p>0 = Ignore uncorrectable address, attribute, and data errors on the PCI/X Interface.</p> <p>1 = Enable uncorrectable address, attribute, and data error detection and reporting on the PCI/X Interface.</p>	R/W	0
15:08	INT_PIN [7:0]	<p>Interrupt Pin</p> <p>The Tsi384 does not generate interrupts. Therefore, this register is hardwired to 0x00.</p>	R	0x00
07:00	INT_LINE [7:0]	<p>Interrupt Line</p> <p>The Tsi384 does not generate an interrupt. Therefore, the register is read only.</p>	R	0xFF

**14.3.14 Secondary Retry Count Register**

Register name: SEC_RETRY_CNT Reset value: 0x0000_0000	Register offset: 0x040
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:8	Reserved							
7:0	Reserved				SEC_RT_CNT			

Bits	Name	Description	Type	Reset value
31:4	Reserved	Reserved	R	0
3:0	SEC_RT_CNT	This field defines the number of retries that the Tsi384 will receive on the secondary bus for a requested transaction, before its internal retry counter expires. When the counter expires, the bridge discards the request. 0000 = Counting disabled (No expiration) 0001 = 256 retries before expiration 0010 = 64K retries before expiration 0100 = 16M retries before expiration 1000 = 2G retries before expiration	R/W	0000

**14.3.15 PCI Miscellaneous Control and Status Register**

<b>Register name: PCI_MISC_CSR</b> <b>Reset value: 0x7D10_1900</b>	<b>Register offset: 0x044</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved	EN_ARB	EN_ARB3	EN_ARB2	EN_ARB1	EN_ARB0	Reserved	P_ERR
23:16	STC_EN	Reserved		ARB_PRI	ARB_PRI3	ARB_PRI2	ARB_PRI1	ARB_PRI0
15:08	Reserved	CPL_INIT_COUNT				CFG_RT		
07:00	Reserved							

Bits	Name	Description	Type	Reset value
31	Reserved	Reserved	R	0
30	EN_ARB	Enable Internal Arbiter This bit enables arbitration for Tsi384 requests. 0 = Tsi384 disables internal requests. 1 = Tsi384 enables internal requests. 0	R/W	1
29	EN_ARB3	Enable Arbiter 3 0 = Tsi384 disables PCI_REQ3n for arbitration. 1 = The bridge enables PCI_REQ3n for arbitration.	R/W	1
28	EN_ARB2	Enable Arbiter 2 0 = Tsi384 disables PCI_REQ2# for arbitration. 1 = Tsi384 enables PCI_REQ2# for arbitration.	R/W	1
27	EN_ARB1	Enable Arbiter 1 0 = Tsi384 disables PCI_REQ1# for arbitration. 1 = Tsi384 enables PCI_REQ1# for arbitration.	R/W	1
26	EN_ARB0	Enable Arbiter 0 0 = Tsi384 disables PCI_REQ0# for arbitration. 1 = Tsi384 enables PCI_REQ0# for arbitration.	R/W	1
25	Reserved	Reserved	R	0
24	P_ERR	Parity Error Behavior This bit controls the behavior of the Tsi384 when it detects a data parity error during a non-posted write transaction. 0 = PCI_PERRn is asserted and the corrupted data is passed. 1 = PCI_PERRn is asserted and the transaction is asserted on the originating bus, appropriate status bits are set, data is discarded, and the request is not enqueued.	R	1

(Continued)

Bits	Name	Description	Type	Reset value
23	STC_EN	Short-term Caching Enable 0 = Disable short-term caching 1 = Enable short-term caching	R/W	0
22:21	Reserved	Reserved	R	00
20	ARB_PRI	Internal Arbiter Priority This bit sets priority for Tsi384 requests. 0 = Internal requests from the Tsi384 are assigned low priority 1 = Internal requests from the Tsi384 are assigned high priority	R/W	1
19	ARB_PRI3	Arbiter Priority 3 0 = Tsi384 assigns low priority to PCI_REQ3#. 1 = Tsi384 assigns high priority to PCI_REQ3#.	R/W	0
18	ARB_PRI2	Arbiter Priority 2 0 = Tsi384 assigns low priority to PCI_REQ2#. 1 = Tsi384 assigns high priority to PCI_REQ2#.	R/W	0
17	ARB_PRI1	Arbiter Priority 1 0 = Tsi384 assigns low priority to PCI_REQ1#. 1 = Tsi384 assigns high priority to PCI_REQ1#.	R/W	0
16	ARB_PRI0	Arbiter Priority 0 0 = Tsi384 assigns low priority to PCI_REQ0#. 1 = Tsi384 assigns high priority to PCI_REQ0#.	R/W	0
15	Reserved	Reserved	R	0
14:11	CPL_INIT_COUNT	This is applicable for upstream Non-Posted requests in PCI mode. It indicates the number of Dwords of response data to be accumulated before starting the data transfer. 0000 = 8 Dwords 0001 = 16 Dwords 0010 = 24 Dwords 0011 = 32 Dwords 0100 = 40 Dwords 0101 = 48 Dwords 0110 = 56 Dwords 0111 = 64 Dwords 1000 = 72 Dwords 1001 = 80 Dwords 1010 = 88 Dwords	R/W	0011

(Continued)

Bits	Name	Description	Type	Reset value
10:08	CFG_RT	Configuration Retry Timer The Tsi384 returns the Completion with CRS completion status for the received Type 1 configuration requests if this timer is expired before receiving the Completion from the targeted secondary device. 000 = 25 us 001 = 40 us 010 = 50 us 011 = 100 us 100 = 200 us 101 = 500 us 110 = 1 ms 111 = 10 ms	R/W	001
07:00	Reserved	Reserved	R	0x00

**14.3.16 PCI Miscellaneous Clock Straps Register**

Register name: PCI_MISC_CLK_STRAPS Reset value: 0x0000_0100	Register offset: 0x048
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved							CSR_SEL_400
07:00	Reserved				OP_MODE	CS_MODE		

Bits	Name	Description	Type	Reset value
31:9	Reserved	Reserved	R	0
8	CSR_SEL_400	This bit programs the PLL clock. 1 = PLL Clock is 400 MHz. This generates 50/50% nominal PCI_CLKO. 0 = PLL Clock is 200 MHz. This generates 33/66% nominal PCI_CLKO. Note: For normal operation, leave this bit in its default state.	R/W	1
7:4	Reserved	Reserved	R	0
3	OP_MODE	Operating Mode This bit overrides the PCIXCAP signal from PADS: 0 = Tsi384 samples the PCIXCAP from PADS 1 = Tsi384 overrides the PCIXCAP from PADS	R/W	0
2:0	CS_MODE	Clock Speed and Interface Mode This field defines the clock speed and Interface mode when OP_MODE is set to 1 according to the following code points: 0b000 = 25-MHz PCI mode 0b001 = 33-MHz PCI mode 0b010 = 50-MHz PCI mode 0b011 = 66-MHz PCI mode 0b100 = 50-MHz PCI-X mode 0b101 = 66-MHz PCI-X mode 0b110 = 100-MHz PCI-X mode 0b111 = 133-MHz PCI-X mode	R/W	000

### 14.3.17 Upstream Posted Write Threshold Register

Register name: UPST_PWR_THRES Reset value: 0x0000_0007	Register offset: 0x04C
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:8	Reserved							
7:0	Reserved			UPST_PWR_THRES				

Bits	Name	Description	Type	Reset value
31:5	Reserved	Reserved.	R	0
4:0	UPST_PWR_THRES	<p>This field defines the threshold for the upstream posted writes, and indicates the length of posted write data to be accumulated in the upstream posted buffer that triggers forwarding of a posted request onto the PCIe core.</p> <p>Note: Other events may also trigger forwarding. For more information, see "<a href="#">Upstream Posted Buffer</a>".</p> <p>This field is defined as follows:</p> <p>00000 = 16 bytes                      00001 = 32 bytes                      00010 = 48 bytes                      00011 = 64 bytes                      00100 = 80 bytes                      00101 = 96 bytes                      00110 = 112 bytes                      00111 = 128 bytes</p>	R/W	00111

### 14.3.18 Completion Timeout Register

<b>Register name: CPL_TIMEOUT</b> <b>Reset value: 0x8009_8968</b>	<b>Register offset: 0x050</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	CPL_TO_EN	CPL_TO_VALUE						
23:16	CPL_TO_VALUE							
15:08	CPL_TO_VALUE							
07:00	CPL_TO_VALUE							

Bits	Name	Description	Type	Reset value
31	CPL_TO_EN	Completion Timeout Enable This bit enables/disables the Completion Timeout function. The Tsi384 handles an upstream non-posted request as if completion is returned with UR if the completion is not returned before its Completion Timeout Timer is expired. 0 = Disable Completion Timeout Timer 1 = Enable Completion Timeout Timer	R/W	1
30:00	CPL_TO_VALUE	Completion Timeout Value This 31-bit register defines the Completion Timeout Value as follows: 0x0000_0000 = 0 ns 0x0000_0001 = 16 ns 0x0000_0002 = 32 ns 0x0000_0003 = 48 ns ----- 0x0009_8968 = 10 ms (default value) 0x7FFF_FFFF = 34 s	R/W	0x009_8968

**14.3.19 Clock Out Enable Function and Debug Register**

Register name: CLKOUT_ENB_FUNC_DBG Reset value: 0x0000_1F00	Register offset: 0x054
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved			CLKOUT_ENB				
07:00	Reserved						FUNC_DBG	

Bits	Name	Description	Type	Reset value
31:13	Reserved	Reserved.	R	0
12:08	CLKOUT_ENB	<p>This field enables and disables the five clocks (PCI_CLK_OUT[4:0]) supplied to the PCI/X secondary devices when the Tsi384 is enabled as clock master through the PWRUP_CLK_MST power-up signal.</p> <p><u>CLKOUT_ENB[0]</u> 0 = Disable PCI_CLK_OUT[0] 1 = Enable PCI_CLK_OUT[0]</p> <p><u>CLKOUT_ENB[1]</u> 0 = Disable PCI_CLK_OUT[1] 1 = Enable PCI_CLK_OUT[1]</p> <p><u>CLKOUT_ENB[2]</u> 0 = Disable PCI_CLK_OUT[2] 1 = Enable PCI_CLK_OUT[2]</p> <p><u>CLKOUT_ENB[3]</u> 0 = Disable PCI_CLK_OUT[3] 1 = Enable PCI_CLK_OUT[3]</p> <p><u>CLKOUT_ENB[4]</u> 0 = Disable PCI_CLK_OUT[4] 1 = Enable PCI_CLK_OUT[4]</p>	R/W	11111
07:02	Reserved	Reserved	R	0
01:00	FUNC_DBG	<p>These bits are for functional testing.</p> <p>01 = Disable scrambling functionality</p> <p>All other combinations are reserved.</p>	R/W	0

**14.3.20 SERRDIS\_OPQEN\_DTC Register**

Register name: SERRDIS_OPQEN_DTC Reset value: 0x0000_0100	Register offset: 0x058
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved					ST_DIST_EN	Reserved	SEC_DIST_EN
07:00	Reserved		OPQ_MEM_EN	Reserved				

Bits	Name	Description	Type	Reset value
31:11	Reserved	Reserved	R	0
10	ST_DIST_EN	Short Term Discard Timer Enable 0 = Secondary discard timer value sets to either 0x03FF (1K PCI clock cycles) or 0x7FFF (32 K PCI clock cycles) 1 = Secondary discard timer value sets to 0x003F (64 PCI clock cycles)	R/W	0
9	Reserved	Reserved	R	0
8	SEC_DIST_EN	Secondary Discard Timer Enable 0 = Disable Secondary Discard Timer 1 = Enable Secondary Discard Timer	R/W	1
07:06	Reserved	Reserved	R	0
5	OPQ_MEM_EN	Opaque Memory Address Enable 0 = Disable opaque range in memory address space. 1 = Enable opaque range in memory address space. Requests that fall in this range are handled with Unsupported Requests on primary interface and Master-Abort on secondary interface.	R/W	0
4:0	Reserved	Reserved	R	0

## 14.4 Opaque Addressing Registers

The Opaque address range is defined in the memory address space. Any memory transaction hitting this range is not claimed by the Tsi384. Base and limit values are programmed in following device-specific registers. Opaque addressing decoding enabled by setting OPQ\_MEM\_EN to 1 in the “SERRDIS\_OPQEN\_DTC Register”.

### 14.4.1 Opaque Memory Lower Register

Register name: PCI_OPQMEMP_OPQMEML Reset value: 0x0001_0001	Register offset: 0x05C
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	OPQ_LL							
23:16	OPQ_LL				OPQ_LL64			
15:08	OPQ_LB							
07:00	OPQ_LB				OPQ_LB64			

Bits	Name	Description	Type	Reset value
31:20	OPQ_LL	Opaque memory lower limit.	R/W	0
19:16	OPQ_LL64	Opaque memory lower limit. Set to 0x1 to indicate support for 64-bit addressing.	R	1
15:04	OPQ_LB	Opaque memory lower base.	R/W	0
03:00	OPQ_LB64	Opaque memory lower base. Set to 0x1 to indicate support for 64-bit addressing.	R	1

### 14.4.2 Opaque Memory Upper Base Register

<b>Register name:</b> PCI_OPQMEMBUP <b>Reset value:</b> 0x0000_0000	<b>Register offset:</b> 0x060
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	OPQ_UB							
23:16	OPQ_UB							
15:08	OPQ_UB							
07:00	OPQ_UB							

Bits	Name	Description	Type	Reset value
31:00	OPQ_UB	Opaque memory upper base.	R/W	0x0

### 14.4.3 Opaque Memory Upper Limit Register

<b>Register name:</b> PCI_OPQMEMLUP <b>Reset value:</b> 0x0000_0000	<b>Register offset:</b> 0x064
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	OPQ_UL							
23:16	OPQ_UL							
15:08	OPQ_UL							
07:00	OPQ_UL							

Bits	Name	Description	Type	Reset value
31:00	OPQ_UL	Opaque memory upper limit.	R/W	0x0

## 14.5 Upstream Non-transparent Address Remapping Registers

The Tsi384 supports address remapping, which is one of the requirements of non-transparent bridging. All transactions that fall in the non-transparent address range are mapped to different address locations according to following device-specific registers.

### 14.5.1 NTMA Control Register

<b>Register name:</b> NTMA_CTRL <b>Reset value:</b> 0x0000_0000	<b>Register offset:</b> 0x068
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	NTMA_LBA							
23:16	NTMA_LBA				Reserved			
15:08	Reserved							
07:00	Reserved				NTMA_RMP	Reserved		

Bits	Name	Description	Type	Reset value
31:20	NTMA_LBA	NTMA primary lower base address.	R/W	0x0
19:04	Reserved	Reserved	R	0x0
03	NTMA_RMP	0 = Disable NTMA address remapping. 1 = Enable NTMA address remapping.	R/W	0x0
02:00	Reserved	Reserved	R	0x0

### 14.5.2 NTMA Primary Upper Base Register

Register name: NTMA_PRI_BASEUPPER Reset value: 0x0000_0000	Register offset: 0x06C
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	NTMA_UBA							
23:16	NTMA_UBA							
15:08	NTMA_UBA							
07:00	NTMA_UBA							

Bits	Name	Description	Type	Reset value
31:00	NTMA_UBA	NTMA Primary upper base address.	R/W	0x0

### 14.5.3 NTMA Secondary Lower Base Register

Register name: NTMA_SEC_LBASE Reset value: 0x0000_0000	Register offset: 0x070
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	NTMA_LBA							
23:16	NTMA_LBA				Reserved			
15:08	Reserved							
07:00	Reserved							

Bits	Name	Description	Type	Reset value
31:20	NTMA_LBA	NTMA Secondary lower base address.	R/W	0x0
19:00	Reserved	Reserved	R	0x0

### 14.5.4 NTMA Secondary Upper Base Register

Register name: NTMA_SEC_BASEUPPER Reset value: 0x0000_0000	Register offset: 0x074
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	NTMA_UBA							
23:16	NTMA_UBA							
15:08	NTMA_UBA							
07:00	NTMA_UBA							

Bits	Name	Description	Type	Reset value
31:00	NTMA_UBA	NTMA Secondary upper base address.	R/W	0x0

### 14.5.5 NTMA Secondary Lower Limit Register

Register name: NTMA_SEC_LOWER_LIMIT Reset value: 0x0000_0000	Register offset: 0x078
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	NTMA_LLA							
23:16	NTMA_LLA				Reserved			
15:08	Reserved							
07:00	Reserved							

Bits	Name	Description	Type	Reset value
31:20	NTMA_LLA	NTMA Secondary lower limit address.	R/W	0x0
19:00	Reserved	Reserved	R	0x0

### 14.5.6 NTMA Secondary Upper Limit Register

Register name: NTMA_SEC_UPPER_LIMIT Reset value: 0x0000_0000	Register offset: 0x07C
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	NTMA_ULA							
23:16	NTMA_ULA							
15:08	NTMA_ULA							
07:00	NTMA_ULA							

Bits	Name	Description	Type	Reset value
31:00	NTMA_ULA	NTMA Secondary Upper limit address.	R/W	0x0

## 14.6 PCI Capability Registers

The Tsi384 device supports PCI/X and PCIe extended capabilities options. The Capabilities Pointer field in the “**PCI Capability Pointer Register**” (0x034) points to the first PCI/X capabilities option, while the first PCIe extended capability option is always located at 0x100 (see “**PCIe Advanced Error Reporting Capability Register**”).

### 14.6.1 PCI-X Capability and Status Register

Register name: PCIX_CAP_STAT Reset value: 0x0003_A007	Register offset: 0x080
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							S_FREQ
23:16	S_FREQ	SRD	SCO	USC	SCD	CAP133	D64	
15:08	NXT_PTR							
07:00	CAP_ID							

Bits	Name	Description	Type	Reset value
31:25	Reserved	Reserved	R	0x00
24:22	S_FREQ	<p>PCI-X Clock Frequency</p> <p>This field indicates the mode and maximum operating frequency of the PCI-X Interface.</p> <p>000 = PCI mode 001 = 66 MHz 010 = 100 MHz 011 = 133 MHz 100-111 = Reserved</p>	R	000
21	SRD	<p>Split Request Delayed</p> <p>The Tsi384 sets this bit when it delays the forwarding of a request from the PCIe Interface to the PCI-X Interface due to insufficient buffer space to accept the Split Completion.</p> <p>0 = Tsi384 has not delayed a Split Request. 1 = Tsi384 delayed a Split Request.</p> <p>Note: The Tsi384 does not support this feature, this bit always returns a 0.</p>	R	0
20	SCO	<p>Split Completion Overrun</p> <p>The Tsi384 sets this bit when it terminates a Split Completion on the PCI-X Interface with a Disconnect at Next ADB or Retry due to insufficient buffer space. Software uses this bit to optimize the setting of SPLIT_LMT in the "PCI-X Downstream Split Transaction Control Register".</p> <p>0 = Tsi384 accepted all Split Completions. 1 = Tsi384 terminated a Split Completion with Retry or Disconnect at Next ADB because its buffers were full.</p> <p>Note: The Tsi384 does not support this feature, this bit always returns a 0.</p>	R	0

(Continued)

Bits	Name	Description	Type	Reset value
19	USC	<p>Unexpected Split Completion</p> <p>The Tsi384 sets this bit when it encounters an Unexpected Split Completion from a secondary device, with Requester ID matching the Requester ID of the PCI-X Interface (Bus = bridge's secondary bus number, Device = 00, Function = 0).</p> <p>0 = Unexpected Split Completion has not been received 1 = Unexpected Split Completion is received</p>	R/W1C	0
18	SCD	<p>Split Completion Discarded</p> <p>The Tsi384 sets this bit when a Split Completion transaction initiated by the bridge on the PCI-X Interface results in a Master-Abort or a Target-Abort. The Tsi384 discards the Split Completion.</p> <p>0 = No Split Completion has been discarded. 1 = Split Completion is discarded.</p>	R/W1C	0
17	CAP133	<p>133-MHz Capable</p> <p>This bit is hardwired to 1 because the Tsi384 can operate at 133-MHz on the PCI-X Interface.</p>	R	1
16	D64	<p>64-bit Device</p> <p>This bit indicates the width of the PCI-X Interface.</p> <p>0 = PCI-X bus is 32-bit wide. 1 = PCI-X bus is 64-bit wide.</p>	R	1
15:08	NXT_PTR	<p>Next Pointer</p> <p>This field points to the next capability option: "PCI Power Management Capability Register" (0x0A0).</p>	R	0xA0
7:0	CAP_ID	<p>Capability ID</p> <p>This field indicates PCI-X capability.</p>	R	0x07

### 14.6.2 PCI-X Bridge Status Register

Register name: PCIX_BRDG_STAT Reset value: Undefined	Register offset: 0x084
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved		SRD	SCO	USC	SCD	CAP133	D64
15:08	BUS_NUM							
07:00	DEV_NUM				FUNC_NUM			

Bits	Name	Description	Type	Reset value
31:22	Reserved	Reserved	R	0x000
21	SRD	<p>Split Request Delayed</p> <p>The Tsi384 sets this bit when it has a request to forward a transaction on the PCIe Interface but cannot because there is insufficient room within the limit specified in SPLIT_LMT in "PCI-X Upstream Split Transaction Control Register".</p> <p>0 = Tsi384 has not delayed a Split Request. 1 = Tsi384 delayed a Split Request.</p> <p>Note: Tsi384 does not support this feature, this bit always returns a 0.</p>	R	0
20	SCO	<p>Split Completion Overrun</p> <p>The Tsi384 sets this bit when it is unable to return Completion (header and/or data) Flow Control credits to the transmitter due to insufficient buffer space for additional completions that are expected by the bridge. The Tsi384 does not set this bit if no additional completions are expected (for example, the bridge is operating with SPLIT_LMT set equal to SPLIT_CAP in "PCI-X Upstream Split Transaction Control Register".</p> <p>0 = Tsi384 has not encountered an overrun condition. 1 = Tsi384 encountered an overrun condition.</p> <p>Note: Tsi384 does not support this feature, this bit always returns a 0.</p>	R	0
19	USC	<p>Unexpected Split Completion</p> <p>The Tsi384 sets this bit if an unexpected Completion is targeted at the bridge from PCIe.</p> <p>0 = Unexpected Split Completion was not received. 1 = Unexpected Split Completion was received.</p>	R/W1C	0
18	SCD	<p>Split Completion Discarded</p> <p>This bit does not apply to PCIe. It always reads 0.</p>	R	0

(Continued)

Bits	Name	Description	Type	Reset value
17	CAP133	133-MHz Capable This bit does not apply to PCIe. It always reads 0.	R	0
16	D64	64-bit Device This bit does not apply to PCIe. It always reads 0.	R	0
15:08	BUS_NUM	Bus Number This field is read for diagnostic purposes only. It is an additional address from which the contents of Primary Bus Number in "PCI Bus Number Register" in the Type 0x01 Configuration Space header is read. The Tsi384 uses this number as described for the Function Number field.	R	Undefined
07:03	DEV_NUM	Device Number This field is read for diagnostic purposes only. It indicates the number of this device; that is, the number in the Device Number field (AD[15:11]) of the address of a Type 0 Configuration Write Request that is assigned to this bridge by the upstream PCIe device. The Tsi384 uses this number as described for the Function Number field.  Each time the bridge is addressed by a PCIe Type 0 Configuration Write Request, it must update this field with the contents of the Device Number field of the Configuration Write Request, regardless of which register in the bridge is addressed by the transaction.	R	0x00
02:00	FUNC_NUM	Function Number This field is read for diagnostic purposes only. It indicates the number of this function; that is, the number in the Function Number field of the address of a Type 0 configuration transaction to which this bridge responds.  The Tsi384 uses the Bus Number, Device Number, and Function Number fields to create the Completer ID when responding with a Completion to a read/write of an internal bridge register. These fields also are for forming the Requester ID when the bridge takes ownership of a transaction forwarded from PCIe to PCI-X.	R	0b000

### 14.6.3 PCI-X Upstream Split Transaction Control Register

Register name: PCIX_UP_CTRL Reset value: 0x0020_0020	Register offset: 0x088
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	SPLIT_LMT							
23:16	SPLIT_LMT							
15:08	SPLIT_CAP							
07:00	SPLIT_CAP							

Bits	Name	Description	Type	Reset value
31:16	SPLIT_LMT	Split Transaction Commitment Limit The value programmed in this field is used as the buffer size in ADQs for forwarding requests from the secondary bus interface. Software can program any value greater than or equal to Split Transaction Capacity. After reset, this field takes the value of Split Transaction Capacity.	R/W	0x0020
15:0	SPLIT_CAP	Split Transaction Capacity This field is hardwired to 0x0020, indicating the size of the buffer in ADQs (32 ADQs), available for buffering Split Completions from the secondary bus interface to the primary bus interface.	R	0x0020

### 14.6.4 PCI-X Downstream Split Transaction Control Register

Register name: PCIX_DOWN_CTRL Reset value: 0x0004_0004	Register offset: 0x08C
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	SPLIT_LMT							
23:16	SPLIT_LMT							
15:08	SPLIT_CAP							
07:00	SPLIT_CAP							

Bits	Name	Description	Type	Reset value
31:16	SPLIT_LMT	Split Transaction Commitment Limit The value programmed in this field is used as the buffer size in ADQs for forwarding requests from the primary bus interface. Software can program any value greater than or equal to Split Transaction Capacity. After reset, this field takes the value of Split Transaction Capacity.	R/W	0x0004
15:0	SPLIT_CAP	Split Transaction Capacity This field is hardwired to 0x0004, indicating the size of the buffer in ADQs (4 ADQs), available for buffering Split Completions from the primary bus interface to the secondary bus interface.	R	0x0004

### 14.6.5 PCI Power Management Capability Register

This register defines bytes 0 to 3 of the power management capability option.

<b>Register name: PCI_PMC</b> <b>Reset value: 0x7803_C001</b>	<b>Register offset: 0x0A0</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	PME_SUP					D2_SP	D1_SP	AUX_CUR
23:16	AUX_CUR	DSI	Reserved	PME_CK	PM_VER			
15:08	NXT_PTR							
07:00	CAP_ID							

Bits	Name	Description	Type	Reset value
31:27	PME_SUP	PME Support This field indicates the power management states from which the Tsi384 device can indicate PME#. The value reported by this field is based on Serial EEPROM programming that indicates how auxiliary power is routed to the Tsi384 device in the system. Given the right power supplies, the Tsi384 can assert the PME# signals in D3 <sub>COLD</sub> . In the absence of Serial EEPROM information, the Tsi384 will report PME support for power levels down to D3 <sub>HOT</sub> .	RE	01111
26	D2_SP	D2 Support This field always returns 0 since the Tsi384 does not support the D2 power management state.	R	0
25	D1_SP	D1 Support This field always returns 0 since the Tsi384 does not support the D1 power management state.	R	0
24:22	AUX_CUR	Aux Current This field returns a value 0 indicating the device is self powered.	R	000
21	DSI	Device Specific Initialization Hardwired to 0. No special initialization is required.	R	0
20	Reserved	Reserved. It always reads 0.	R	0
19	PME_CK	PME Clock This field is not applicable to devices with a PCIe Interface. It always reads 0.	R	0

(Continued)

Bits	Name	Description	Type	Reset value
18:16	PM_VER	Version This field indicates a version number of 011 indicating it supports the <i>PCI Bus Power Management Interface Specification (Revision 1.2)</i> .	R	011
15:8	NXT_PTR	Next Pointer This field points to the next capability option: "PCIe Capabilities Register" (0x0C0).	R	0xC0
7:0	CAP_ID	Capability ID This field contains the value 0x01 indicating a power management capability option.	R	0x01

### 14.6.6 PCI Power Management Control and Status Register

This register defines the control and status registers of the power management capability option.

<b>Register name: PCI_PMCS</b> <b>Reset value: 0x0000_0008</b>	<b>Register offset: 0x0A4</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	DATA							
23:16	Reserved							
15:08	PME_ST	DATA_SC		DATA_SEL			PME_EN	
07:00	Reserved			NO_SOFT_RST	Reserved		PWR_ST	

Bits	Name	Description	Type	Reset value
31:24	DATA	Power Data The Tsi384 does not support the Power Data field.	R	0x00
23:16	Reserved	Reserved. It always reads 0.	R	0x0
15	PME_ST	Power PME Status This field indicates whether this device can generate PME#. This field's value is independent of whether the Power PME Enable field is set to 1. 0 = No PME# is being asserted by this PCI function. 1 = A PME# status is reported by this PCI function. If PME_EN is also set to 1, this PCI function is also asserting the PME# signal. Writing 1 to this field clears the field. Note: The Tsi384 does not support this feature; this bit always returns a 0.	R	0
14:13	DATA_SC	Power Data Scale This field always returns 0 since the Tsi384 device does not support the DATA field.	R	00
12:9	DATA_SEL	Power Data Select This field always returns 0 since the Tsi384 device does not support the DATA field.	R	0x0

(Continued)

Bits	Name	Description	Type	Reset value
8	PME_EN	<p>Power PME Enable</p> <p>This field enables PME# assertion. The initial value of this field depends on whether the device woke from power-off or D3<sub>COLD</sub>.</p> <ul style="list-style-type: none"> <li>• From power-off, this field starts disabled.</li> <li>• From D3<sub>COLD</sub>, this field contains the enable condition going into the D3<sub>COLD</sub> state.</li> </ul> <p>0 = Disable PME# generation. 1 = Enable PME# generation.</p>	R/W	0
7:4	Reserved	Reserved 1. It always reads 0.	R	0x0
3	NO_SOFT_RST	<p>Power No Soft Reset</p> <p>This field indicates whether the device needs a soft reset after transitioning from D3<sub>HOT</sub> to D0. This field always returns 1 indicating a soft reset is not required.</p>	R	1
2	Reserved	Power Reserved 0. It always reads 0.	R	0
1:0	PWR_ST	<p>Power State</p> <p>This field determines the current power state of the PCI function, and sets a new state. If the new state is not supported, the change is ignored.</p> <p>00 = D0 01 = D1 10 = D2 11 = D3<sub>HOT</sub></p>	R/W	0

### 14.6.7 EEPROM Control Register

<b>Register name: EE_CTRL</b> <b>Reset value: Undefined</b>	<b>Register offset: 0x0AC</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved		CMD		ADD_WIDTH		BUSY	CMD_VLD
23:16	ADD							
15:08	ADD							
07:00	DATA							

Bits	Name	Description	Type	Reset value
31:30	Reserved	Reserved	R	0x0
29:28	CMD	Command 01 = Read 10 = Write	R/W	0x0
27:26	ADD_WIDTH	Address width This field indicates the address width of the serial EEPROM, and whether or not an EEPROM device is present. 00 = No EEPROM 01 = 9-bit address 10 = 16-bit address  Note: A blank EEPROM is indicated with 0b00. If this occurs, these bits must be written with the appropriate values before the EEPROM can be accessed.	R/W	Undefined
25	BUSY	This bit indicates the serial EEPROM is busy with Read/Write operation.  Software must poll this bit before initiating a write/read to the external EEPROM through a configuration write to the <b>“EEPROM Control Register”</b> . For information on software polling, see <b>“System Diagram”</b> .	R	0x0
24	CMD_VLD	This bit validates the command and side-band signals to the serial EEPROM.	R/W	0x0
23:08	ADD	Address This is the EEPROM address to be read from or written into.	R/W	0x0000
07:00	DATA	DATA This is the data to be written into the EEPROM.	R/W	0x00

### 14.6.8 Secondary Bus Device Mask Register

This register provides a method to support private devices on the PCI/X bus. The process of converting Type 1 configuration transactions to Type 0 configuration transactions is modified by the contents of this register. A configuration transaction that targets a device masked by this register is rerouted to device 15. Setting this register to all zeros disables device masking.

<b>Register name: SBUS_DEVMSK</b> <b>Reset value: 0x0000_0000</b>	<b>Register offset: 0x0B0</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved		DEVMSK_13	Reserved			DEVMSK_9	Reserved
23:16	DEVMSK_7	DEVMSK_6	DEVMSK_5	DEVMSK_4	Reserved		DEVMSK_1	Reserved
15:08	Reserved							
07:00	Reserved							

Bits	Name	Description	Type	Reset Value
31:30	Reserved	Reserved	R	0
29	DEVMSK_13	Device Mask 13 0 = Rerouting disabled for device 13. 1 = Block assertion of PCI_AD (Pin 29) for configuration transactions to device 13, assert pin PCI_AD (Pin 31) instead.	R/W	0
28:26	Reserved	Reserved. Masking for devices 12, 11, and 10 is not implemented. Operation of the Tsi384 is unaffected by the value of these bits.	R	0
25	DEVMSK_9	Device Mask 9 0 = Rerouting disabled for device 9. 1 = Block assertion of PCI_AD (Pin 25) for configuration transactions to device 9, assert pin PCI_AD (Pin 31) instead.	R/W	0
24	Reserved	Reserved. Masking for device 8 is not implemented. Operation of the Tsi384 is unaffected by the value of this bit.	R	0
23	DEVMSK_7	Device Mask 7 0 = Rerouting disabled for device 7. 1 = Block assertion of PCI_AD (Pin 23) for configuration transactions to device 7, assert pin PCI_AD (Pin 31) instead.	R/W	0

(Continued)

Bits	Name	Description	Type	Reset Value
22	DEVMSK_6	Device Mask 6 0 = Rerouting disabled for device 6. 1 = Block assertion of PCI_AD (Pin 22) for configuration transactions to device 6, assert pin PCI_AD (Pin 31) instead.	R/W	0
21	DEVMSK_5	Device Mask 5 0 = Rerouting disabled for device 5. 1 = Block assertion of PCI_AD (Pin 21) for configuration transactions to device 5, assert pin PCI_AD (Pin 31) instead.	R/W	0
20	DEVMSK_4	Device Mask 4 0 = Rerouting disabled for device 4. 1 = Block assertion of PCI_AD (Pin 20) for configuration transactions to device 4, assert pin PCI_AD (Pin 31) instead.	R/W	0
19:18	Reserved	Reserved. Masking for devices 3 and 2 is not implemented. Operation of the Tsi384 is unaffected by the value of these bits.	R	0
17	DEVMSK_1	Device Mask 1 0 = Rerouting disabled for device 1. 1 = Block assertion of PCI_AD (Pin 17) for configuration transactions to device 1, assert pin PCI_AD (Pin 31) instead.	R/W	0
16:0	Reserved	Reserved. Operation of the Tsi384 is unaffected by the value of these bits.	R	0

### 14.6.9 Short-term Caching Period Register

<b>Register name: STERM_CACHING_PERIOD</b> <b>Reset value: 0x0000_0040</b>	<b>Register offset: 0x0B4</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	ST_CACHE							
23:16	ST_CACHE							
15:08	ST_CACHE							
07:00	ST_CACHE							

Bits	Name	Description	Type	Reset value
31:00	ST_CACHE	Short Term caching period This field indicates the number of PCI clock cycles allowed before short-term caching is discarded.	R/W	0x0000_0040

### 14.6.10 Retry Timer Status Register

Register name: <b>TIMER_STATUS</b> Reset value: <b>0x0000_0000</b>	Register offset: <b>0x0B8</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved							
07:00	Reserved					SEC_DIS_STAT	Reserved	SEC_R_STAT

Bits	Name	Description	Type	Reset value
31:03	Reserved	Reserved	R	0x0
2	SEC_DIS_STAT	Secondary Discard Timer status For more information on this timer, see DISCARD2 in "PCI Bridge Control and Interrupt Register". 0 = Secondary discard timer has not expired. 1 = Secondary discard timer has expired.	R	0
1	Reserved	Reserved	R	0
0	SEC_R_STAT	Secondary Retry timer status For more information on this timer, see "Secondary Retry Count Register". 0 = Secondary retry timer has not expired 1 = Secondary retry timer has expired	R	0

**14.6.11 Prefetch Control Register**

<b>Register name: PREF_CTRL</b> <b>Reset value: 0x030C_1143</b>	<b>Register offset: 0x0BC</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved					P_MR	P_MRL	P_MRM
23:16	MRL_66						MRL_33	
15:08	MRL_33				MRM_66			
07:00	MRM_66		MRM_33					

Bits	Name	Description	Type	Reset value
31:27	Reserved	Reserved	R	0x00
26	P_MR	0 = The Tsi384 fetches a Dword of data in case of 32-bit PCI data bus mode, and two Dwords in case of 64-bit PCI data bus mode. 1 = The Tsi384 prefetches as per the value specified in MRL_66/MRL_33 fields on behalf of the PCI master for memory read command.	R/W	0
25	P_MRL	0 = The Tsi384 prefetches one cacheline of data. 1 = The Tsi384 prefetches as per the value specified in MRL_66/MRL_33 fields on behalf of the PCI master for memory read line command.	R/W	1
24	P_MRM	0 = The Tsi384 prefetches two cachelines of data. 1 = The Tsi384 prefetches as per the value specified in MRM_66/MRM_33 fields on behalf of PCI master for memory read multiple command.	R/W	1
23:18	MRL_66	This bit indicates the threshold parameter for Memory read line and memory read commands in 66-MHz PCI mode. Unit is 64-byte chunk. 6'h00 = 64 bytes 6'h01 = 128 bytes ... 6'h3F = 4096 bytes	R/W	0x03
17:12	MRL_33	This bit indicates the threshold parameter for Memory read line and memory read commands in 33-MHz PCI mode. Unit is 64-byte chunk. 6'h00 = 64 bytes 6'h01 = 128 bytes ... 6'h3F = 4096 bytes	R/W	0x01

(Continued)

Bits	Name	Description	Type	Reset value
11:6	MRM_66	This bit indicates the threshold parameter for Memory read multiple command in 66-MHz PCI mode. Unit is 64-byte chunk. 6'h00 = 64 bytes 6'h01 = 128 bytes ... 6'h3F = 4096 bytes	R/W	0x05
5:0	MRM_33	This bit indicates the threshold parameter for Memory read multiple command in 33-MHz PCI mode. Unit is 64-byte chunk. 6'h00 = 64 bytes 6'h01 = 128 bytes ... 6'h3F = 4096 bytes	R/W	0x03

## 14.7 PCIe Capability Registers

In the Tsi384, the PCIe capability is located in PCI 2.3 configuration space at 0x0C0 and contains 20 bytes.

### 14.7.1 PCIe Capabilities Register

The PCIe capabilities register defines bytes 0 to 3 of the PCIe capability option.

<b>Register name: PCIE_CAP</b> <b>Reset value: 0x0071_0010</b>	<b>Register offset: 0x0C0</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved		INT_MN				SLOT_IMP	
23:16	DP_TYPE				CAP_VER			
15:08	NXT_PTR							
07:00	CAP_ID							

Bits	Name	Description	Type	Reset value
31:30	Reserved	PCIe Reserved. It always reads 0.	R	00
29:25	INT_MN	PCIe Interrupt Message Number The Tsi384 device does not have slot status or root port status. It always reads 0.	R	00000
24	SLOT_IMP	PCIe Slot Implemented This field is not applicable for a bridge device. It always reads 0.	R	0
23:20	DP_TYPE	PCIe Device Port Type This field indicates the device is a PCIe bridge device.	R	0111
19:16	CAP_VER	PCIe Capability Version This field returns a version number of 1 indicating it supports PCIe 1.1 capabilities.	R	0001
15:08	NXT_PTR	Next Pointer This field points to the next capability option. In the Tsi384, this will contain a value of 0x00 indicating there are no more PCI compatible capabilities options.	R	0x00
07:00	CAP_ID	Capability ID This field contains the value 0x10 indicating a PCIe capability option.	R	0x10

### 14.7.2 PCIe Device Capabilities Register

This register defines bytes 4 to 7 of the PCIe capability option.

Register name: PCIE_DEV_CAP Reset value: 0x0000_8002	Register offset: 0x0C4
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved			PL_SCL		PL_VAL		
23:16	PL_VAL						Reserved	
15:08	ROL_BAS_ERR_REP	Reserved			L1_LAT			LOS_LAT
07:00	LOS_LAT		EXT_TAG	PH_FUNC		MAX_SIZE		

Bits	Name	Description	Type	Reset value
31:28	Reserved	PCIe Reserved. It always reads 0.	R	0000
27:26	PL_SCL	PCIe Captured Slot Power Limit Scale This field specifies the scale used for the Slot Power Limit Value. 00 = 1.0x 01 = 0.1x 10 = 0.01x 11 = 0.001x This value is set by the Set_Slot_Power_Limit Message. The default value is 00.	R	00
25:18	PL_VAL	PCIe Captured Slot Power Limit Value In combination with the Slot Power Limit Scale value, this field specifies the upper limit on power supplied by the slot. Power limit (in Watts) calculated by multiplying the value in this field by the value in the Slot Power Limit Scale field. This value is set by the Set_Slot_Power_Limit Message. The default value is 0x00.	R	0x00
17:16	Reserved	PCIe Reserved. It always reads 0.	R	000
15	ROL_BAS_ERR_REP	Role-based Error Reporting This bit, when set, indicates that the device uses the functionality defined in the Error Reporting ECN for the <i>PCIe Base Specification, (Revision 1.0a)</i> , and later incorporated into the <i>PCI Express Base Specification (Revision 1.1)</i> . This bit must be set by all devices conforming to the ECN, PCIe 1.1 Specification, or subsequent PCIe Base Specification revisions.	R	1

(Continued)

Bits	Name	Description	Type	Reset value
14:12	Reserved	The Value read from these bits is 0b000. Previous version of the PCI specification had defined these bits, they are now defined as read only, and return 0b000. System software is permitted to write any value to these bits.	R	000
11:9	L1_LAT	PCIe Endpoint L1 Acceptable Latency This field always returns 0 since the Tsi384 does not support the L1 ASPM state.	R	000
8:6	L0S_LAT	PCIe Endpoint L0s Acceptable Latency This field indicates the acceptable latency for transition from L0s to L0 state. This field is set to 0b000 since the Tsi384 is not an endpoint.	R	000
5	EXT_TAG	PCIe Extended Tag Field Supported This field contains the value 0 indicating 5-bit tag fields are supported.	R	0
4:3	PH_FUNC	PCIe Phantom Functions Supported This field is 0 indicating no phantom functions are used.	R	00
2:0	MAX_SIZE	PCIe Maximum Payload Size Supported 010 = 512 bytes	R	010

### 14.7.3 PCIe Device Control and Status Register

This register defines bytes 8 to 11 of the PCIe capability option.

<b>Register name: PCIE_DEV_CSR</b> <b>Reset value: 0x0000_2010</b>	<b>Register offset: 0x0C8</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved		TRAN_PND	AUX_PWR_DTD	UNS_REQ_DTD	FTL_ERR_DTD	NFTL_ERR_DTD	COR_ERR_DTD
15:08	CFG_RETR_Y_EN	MAX_RD_SIZE			EN_SNP_NREQ	AUX_PWR_PM_EN	PHN_EN	EXT_TAG_EN
07:00	MAX_PAY_SIZE			EN_RLX_ORD	UNS_REQ_EN	FTL_ERR_EN	NFTL_ERR_EN	COR_ERR_EN

Bits	Name	Description	Type	Reset value
31:22	Reserved	PCIe Reserved. It always reads 0.	R	0x000
21	TRAN_PND	PCIe Transaction Pending This field indicates the Tsi384 issued Non-Posted Requests that have not been completed. 0 = No pending completion of Non-Posted Requests. 1 = Pending completion of Non-Posted Requests.	R	0
20	AUX_PWR_DTD	PCIe Aux Power Detected This field indicates whether the Tsi384 detected AUX power. The Tsi384, however, does not require the Auxiliary Power. 0 = No Aux power detected. 1 = Aux power detected.	R	0
19	UNS_REQ_DTD	PCIe Unsupported Request Detected This field indicates whether an unsupported request was detected. 0 = No error detected. 1 = Error detected. Writing 1 clears this error.	R/W1C	0
18	FTL_ERR_DTD	PCIe Fatal Error Detected This field indicates whether a fatal error was detected. 0 = No error detected. 1 = Error detected. Writing 1 clears this error.	R/W1C	0

(Continued)

Bits	Name	Description	Type	Reset value
17	NFTL_ERR_DTD	PCIe Non-Fatal Error Detected This field indicates whether a non-fatal error was detected. 0 = No error detected. 1 = Error detected. Writing 1 clears this error.	R/W1C	0
16	COR_ERR_DTD	PCIe Correctable Error Detected This field indicates whether a correctable error was detected. 0 = No error detected. 1 = Error detected. Writing 1 clears this error.	R/W1C	0
15	CFG_RETRY_EN	Bridge Configuration Retry Enable 0 = Disable the Tsi384 to return Configuration Request Retry Status (CRS) in response to Configuration Requests to the target devices below the bridge. 1 = Enable the Tsi384 to return Configuration Request Retry Status (CRS) in response to Configuration Requests to the target devices below the bridge.	R/W	0
14:12	MAX_RD_SIZE	PCIe Max Read Request Size This field sets the maximum read request size for the Tsi384 as a requestor. 000 = 128 bytes 001 = 256 bytes 010 = 512 bytes 011 = 1024 bytes 100 = 2048 bytes 101 = 4096 bytes 110-111 = Reserved.	R/W	010
11	EN_SNP_NREQ	PCIe Enable Snoop Not Required The Tsi384 does not set the No Snoop attribute. This bit is hardwired to 0.	R	0
10	AUX_PWR_PM_EN	PCIe Aux Power PM Enable When this bit is set the Tsi384 can draw AUX power independent of PME AUX power. 0 = Do not allow use of AUX power other than PME AUX. 1 = Allow use of AUX power other than PME AUX.	R/W	0
9	PHN_EN	PCIe Phantom Functions Enable The Tsi384 does not use phantom functions. This bit always returns 0.	R	0
8	EXT_TAG_EN	PCIe Extended Tag Field Enable The Tsi384 does not support extended tag fields. This bit always returns 0.	R	0

(Continued)

Bits	Name	Description	Type	Reset value
7:5	MAX_PAY_SIZE	<p>PCIe Maximum Payload Size</p> <p>This field indicates the maximum payload size that can be used for data transmission by the Tsi384. This must be a subset of the size reported by MAX_SIZE in “PCIe Device Capabilities Register”.</p> <p>000 = 128 bytes                      001 = 256 bytes                      010-111 = 512 bytes</p>	R/W	000
4	EN_RLX_ORD	<p>PCIe Enable Relaxed Ordering</p> <p>This field controls whether relaxed ordering for transactions is enabled.</p> <p>0 = Relaxed ordering is disabled.                      1 = Relaxed ordering is enabled.</p> <p>Note that this bit is ignored as Tsi384 does not support relaxed ordering.</p>	R/W	1
3	UNS_REQ_EN	<p>PCIe Unsupported Request Reporting Enable</p> <p>This field controls reporting of unsupported requests.</p> <p>0 = No error reporting.                      1 = Error reporting enabled.</p>	R/W	0
2	FTL_ERR_EN	<p>PCIe Fatal Error Reporting Enable</p> <p>This bit, in conjunction with other bits, controls sending ERR_FATAL messages (for more information, see Figure 21).</p> <p>0 = No error reporting.                      1 = Error reporting enabled.</p>	R/W	0
1	NFTL_ERR_EN	<p>PCIe Non-Fatal Error Reporting Enable</p> <p>This bit, in conjunction with other bits, controls sending ERR_NONFATAL messages (for more information, see Figure 21).</p> <p>0 = No error reporting.                      1 = Error reporting enabled.</p>	R/W	0
0	COR_ERR_EN	<p>PCIe Correctable Error Reporting Enable</p> <p>This bit, in conjunction with other bits, controls sending ERR_COR messages (for more information, see Figure 21).</p> <p>0 = No error reporting.                      1 = Error reporting enabled.</p>	R/W	0

**14.7.4 PCIe Link Capabilities Register**

Register name: PCIE_LNK_CAP Reset value: 0x0000_3441	Register offset: 0x0CC
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	PORT_NUM							
23:16	Reserved			DLL_LNK_ACT_REP_CAP	SRP_DWN_ERR_REP_CAP	CLK_PWR_MGT	L1_EXIT	
15:08	L1_EXIT	LOS_EXIT			ASPM		MAX_WIDTH	
07:00	MAX_WIDTH				MAX_SPEED			

Bits	Name	Description	Type	Reset value
31:24	PORT_NUM	PCIe Port Number The Tsi384 always reports a port number of 0 for this field.	R	0x00
23:21	Reserved	PCIe Reserved. This field always reads 0.	R	0x00
20	DLL_LNK_ACT_REP_CAP	Data Link Layer Link Active Reporting Capable For a downstream port, this bit must be set to 1 if the component can report the DL_Active state of the Data Link Control and Management State Machine. For a hot-plug capable downstream port, this bit must be set to 1. For upstream ports and components that do not support this capability, this bit must be hardwired to 0. Note: The Tsi384 does not support DLL_LNK_ACT_REP_CAP. This field always reads 0.	R	0
19	SRP_DWN_ERR_REP_CAP	Surprise Down Error Reporting Capable For a downstream port, this bit must be set to 1 if the component can detect and report a Surprise Down error condition. For upstream ports and components that do not support this capability, this bit must be hardwired to 0. Note: The Tsi384 does not support SRP_DWN_ERR_REP_CAP. This field always reads 0.	R	0

(Continued)

Bits	Name	Description	Type	Reset value
18	CLK_PWR_MGT	<p>Clock Power Management</p> <p>0 = The component does not have this capability, and the reference clock(s) must not be removed in these link states.</p> <p>1 = The component tolerates the removal of any reference clock(s) via the “clock request” (CLKREQ#) mechanism when the link is in the L1 and L2/3 Ready link states.</p> <p>This capability is applicable only in form factors that support “clock request” (CLKREQ#) capability.</p> <p>For a multifunction device, each function indicates its capability independently. Power Management configuration software must only permit reference clock removal if all functions of the multifunction device indicates a 1 in this bit.</p> <p>Note: The Tsi384 does not support CLK_PWR_MGT. This field always reads 0.</p>	R	0
17:15	L1_EXIT	<p>PCIe L1 Exit Latency</p> <p>The Tsi384 does not support the L1 ASPM state. This field always returns 0.</p>	RE	000
14:12	LOS_EXIT	<p>PCIe L0s Exit Latency</p> <p>The Tsi384 L0s exit latency will be as 256-512ns which will be reported as 0b011. This value can be overwritten by the serial EEPROM.</p> <p>000 = Less than 64 ns                      001 = 64 ns to less than 128 ns                      010 = 128 ns to less than 256 ns                      011 = 256 ns to less than 512 ns                      100 = 512 ns to less than 1 us                      101 = 1 us to less than 2us                      110 = 2-4 us                      111 = More than 4 us</p>	RE	011
11:10	ASPM	<p>PCIe ASPM Support</p> <p>The Tsi384 supports only the L0s ASPM state. This field always returns 1.</p>	R	01
09:04	MAX_WIDTH	<p>PCIe Maximum Link Width</p> <p>This field indicates the maximum number of PCIe lanes that can be used for communicating with the Tsi384.</p> <p>0x04 = 4 PCIe lanes</p>	R	0x04
03:00	MAX_SPEED	<p>PCIe Maximum Link Speed</p> <p>This field is always 1 indicating a 2.5-Gbps link.</p>	R	0x1

### 14.7.5 PCIe Link Control Register

This register defines bytes 16 to 17 of the PCIe capability option.

<b>Register name: PCIE_LNK_CSR</b> <b>Reset value: 0x0041_0000</b>	<b>Register offset: 0x0D0</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved		DLL_LNK_ACT	SLT_CLK_CONFIG	Reserved		NEG_LNK_WIDTH	
23:16	NEG_LNK_WIDTH				LNK_SPEED			
15:08	Reserved							
07:00	E_SYNC	COM_CLK	RETRAIN	LNK_DIS	RCB	Reserved	ASPM_CTL	

Bits	Name	Description	Type	Reset value
31:30	Reserved	Reserved	R	00
29	DLL_LNK_ACT	Data Link Layer Active. This bit indicates the status of the Data Link Control and Management State Machine. This bit is hardwired to 0.	R	0
28	SLT_CLK_CONFIG	Slot Clock Configuration. This bit indicates the Tsi384 uses the same physical reference clock that the platform provides on the connector.  This bit can be loaded from the serial EEPROM as part of the PCB configuration information.	R	0
27:26	Reserved	Reserved	R	0
25:20	NEG_LNK_WIDTH	Negotiated Link Width. This field indicates the negotiated width of the PCIe Link.  000001 = x1 lane 000010 = x2 lane 000100 = x4 lane	R	0x04
19:16	LNK_SPEED	Link Speed. This field indicates the negotiated Link Speed of the PCIe Link.  0001 = 2.5-Gbps PCIe Link	R	0x1
15:8	Reserved	Reserved	R	0x00

(Continued)

Bits	Name	Description	Type	Reset value
7	E_SYNC	<p>PCIe Extended Synchronization</p> <p>This field is normally only used when attempting to capture the PCIe link on an analyzer since it allows the synchronization cycle to be extended allowing the analyzer to synchronize to the link.</p> <p>0 = Normal operation. 1 = Enable extended synchronization</p>	R/W	0
6	COM_CLK	<p>PCIe Common Clock Configuration</p> <p>This field selects between a distributed common reference clock or an asynchronous reference clock. After setting both ends of the link to the same value, the link must be retrained from the bridge side of the link.</p> <p>Components use this common clock configuration information to report the correct L0s and L1 Exit Latencies.</p> <p>0 = Asynchronous reference clock 1 = Distributed common reference clock</p>	R/W	0
5	RETRAIN	<p>PCIe Retrain Link</p> <p>This field is reserved for a bridge device. It always reads 0.</p>	R	0
4	LNK_DIS	<p>PCIe Link Disable</p> <p>This field is reserved for a bridge device. It always reads 0.</p>	R	0
3	RCB	<p>PCIe Read Completion Boundary</p> <p>This field is set by system software to indicate the read completion boundary value of the upstream root port.</p> <p>0 = 64 bytes 1 = 128 bytes</p>	R/W	0
2	Reserved	PCIe Reserved. It always reads 0.	R	0
1:0	ASPM_CTL	<p>PCIe ASPM Control</p> <p>This field enables different levels of ASPM.</p> <p>00: Disabled 01:L0s Entry enabled 10-11: = Reserved (not supported)</p>	R/W	00

## 14.8 Downstream Non-transparent Address Remapping Registers

### 14.8.1 Secondary Bus Non-prefetchable Address Remap Control Register

Register name: AR_SBNPCTRL Reset value: 0x0000_0000	Register offset: 0x0E4
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	SEC_NP_LBASE							
23:16	SEC_NP_LBASE				Reserved			
15:08	Reserved			IO_SIZE				
07:00	Reserved				NP_REMA PP_EN	Reserved		

Bits	Name	Description	Type	Reset value
31:20	SEC_NP_LBASE	Secondary non-prefetchable lower base.	R/W	0x000
19:13	Reserved	Reserved.	R	0x00
12:8	IO_SIZE	This field describes how many upper bits of a downstream I/O address are discarded.	R/W	0x00
7:4	Reserved	Reserved.	R	0x0
3	NP_REMAPP_EN	1 = Enable non-prefetchable address remapping	R/W	0x0
2:0	Reserved	Reserved.	R	0x0

### 14.8.2 Secondary Bus Non-prefetchable Upper Base Address Remap Register

Register name: AR_SBNPBASE Reset value: 0x0000_0000	Register offset: 0x0E8
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	SEC_NP_UBA							
23:16	SEC_NP_UBA							
15:08	SEC_NP_UBA							
07:00	SEC_NP_UBA							

Bits	Name	Description	Type	Reset value
31:00	SEC_NP_UBA	Secondary bus non-prefetchable upper base.	R/W	0x000

### 14.8.3 Secondary Bus Prefetchable Address Remap Control Register

Register name: AR_SBPPRECTRL Reset value: 0x0000_0000	Register offset: 0x0EC
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	SEC_PRE_LBA							
23:16	SEC_PRE_LBA				Reserved			
15:08	Reserved							
07:00	Reserved				PRE_REMAP AP_EN	Reserved		

Bits	Name	Description	Type	Reset value
31:20	SEC_PRE_LBA	Secondary bus prefetchable lowerbase.	R/W	0x000
19:4	Reserved	Reserved.	R	0x0000
3	PRE_REMAP_EN	0 = Disable prefetchable address remapping 1 = Enable prefetchable address remapping	R/W	0x0
2:0	Reserved	Reserved.	R	0x0

### 14.8.4 Secondary Bus Prefetchable Upper Base Address Remap Register

Register name: AR_SBPBASEUPPER Reset value: 0x0000_0000	Register offset: 0x0F0
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	SEC_PRE_UBA							
23:16	SEC_PRE_UBA							
15:08	SEC_PRE_UBA							
07:00	SEC_PRE_UBA							

Bits	Name	Description	Type	Reset value
31:00	SEC_PRE_UBA	Secondary bus non-prefetchable upper base.	R/W	0x000

### 14.8.5 Primary Bus Non-prefetchable Upper Base Address Remap Register

Register name: AR_PBNPBASEUPPER Reset value: 0x0000_0000	Register offset: 0x0F4
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	PRI_NP_UBA							
23:16	PRI_NP_UBA							
15:08	PRI_NP_UBA							
07:00	PRI_NP_UBA							

Bits	Name	Description	Type	Reset value
31:00	PRI_NP_UBA	Primary bus non-prefetchable upper base.	R/W	0x0000_000 0

### 14.8.6 Primary Bus Non-prefetchable Upper Limit Remap Register

Register name: AR_PBNPLIMITUPPER Reset value: 0x0000_0000	Register offset: 0x0F8
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	PRI_NP_ULA							
23:16	PRI_NP_ULA							
15:08	PRI_NP_ULA							
07:00	PRI_NP_ULA							

Bits	Name	Description	Type	Reset value
31:00	PRI_NP_ULA	Primary bus non-prefetchable upper Limit	R/W	0x0000_0000

## 14.9 Advanced Error Reporting Capability Registers

### 14.9.1 PCIe Advanced Error Reporting Capability Register

<b>Register name: PCIE_ADV_ERR_CAP</b> <b>Reset value: 0x0001_0001</b>	<b>Register offset: 0x100</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	NXT_CAP_OFF							
23:16	NXT_CAP_OFF				CAP_VER			
15:08	EXT_CAP_ID							
07:00	EXT_CAP_ID							

Bits	Name	Description	Type	Reset value
31:20	NXT_CAP_OFF	Next Capability Offset This field contains the offset to the next PCIe capability structure or 0x000 if no other items exist in the linked list of capabilities. For Extended Capabilities implemented in device configuration space, this offset is relative to the beginning of PCI compatible configuration space and thus must always be either 0x000 (for terminating list of capabilities) or greater than 0x0FF.	R	0x000
19:16	CAP_VER	Capability Version This field is a PCI-SIG defined version number that indicates the version of the capability structure present.	R	0x1
15:0	EXT_CAP_ID	PCIe Extended Capability ID This field is a PCI-SIG defined ID number that indicates the function and format of the extended capability. The Extended Capability ID for the Advanced Error Reporting Capability is 0x0001.	R	0x0001

**14.9.2 PCIe Uncorrectable Error Status Register**

Register name: PCIE_UNC_ERR_STAT Reset value: 0x0000_0000	Register offset: 0x104
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved			UR	ECRC	MAL_TLP	R XO	U XC
15:08	CA	CTO	FCPE	PTLP	Reserved			
07:00	Reserved			DLPE	Reserved			Undefined

Bits	Name	Description	Type	Reset value
31:21	Reserved	Reserved	R	0x000
20	UR	Unsupported Request Error Status	R/W1CS	0
19	ECRC	ECRC Error Status	R/W1CS	0
18	MAL_TLP	Malformed TLP Status	R/W1CS	0
17	R XO	Receiver Overflow Status	R/W1CS	0
16	U XC	Unexpected Completion Status	R/W1CS	0
15	CA	Completer Abort Status	R/W1CS	0
14	CTO	Completion Timeout Status	R/W1CS	0
13	FCPE	Flow Control Protocol Error Status	R/W1CS	0
12	PTLP	Poisoned TLP Status	R/W1CS	0
11:5	Reserved	Reserved	R	0x00
4	DLPE	Data Link Protocol Error Status	R/W1CS	0
3:1	Reserved	Reserved	R	000
0	Undefined	Undefined	R	0

### 14.9.3 PCIe Uncorrectable Error Mask Register

Register name: PCIE_UERR_MASK Reset value: 0x0000_0000	Register offset: 0x108
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved			UR	ECRC	MAL_TLP	R XO	U XC
15:08	CA	CTO	FCPE	PTLP	Reserved			
07:00	Reserved			DLPE	Reserved			Undefined

Bits	Name	Description	Type	Reset value
31:21	Reserved	Reserved	R	0x000
20	UR	Unsupported Request Error Mask	R/WS	0
19	ECRC	ECRC Error Mask	R/WS	0
18	MAL_TLP	Malformed TLP Mask	R/WS	0
17	R XO	Receiver Overflow Mask	R/WS	0
16	U XC	Unexpected Completion Mask	R/WS	0
15	CA	Completer Abort Mask	R/WS	0
14	CTO	Completion Timeout Mask	R/WS	0
13	FCPE	Flow Control Protocol Error Mask	R/WS	0
12	PTLP	Poisoned TLP Mask	R/WS	0
11:5	Reserved	Reserved	R	0x00
4	DLPE	Data Link Protocol Error Mask	R/WS	0
3:1	Reserved	Reserved	R	000
0	Undefined	Undefined	R	0

14.9.4 PCIe Uncorrectable Error Severity Register

Register name: PCIE_UNC_ERR_SEV Reset value: 0x0006_2030	Register offset: 0x10C
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved			UR	ECRC	MAL_TLP	R XO	UXC
15:08	CA	CTO	FCPE	PTLP	Reserved			
07:00	Reserved		SDES	DLPE	Reserved			Unused

Bits	Name	Description	Type	Reset value
31:21	Reserved	Reserved	R	0x000
20	UR	Unsupported Request Error Severity	R/WS	0
19	ECRC	ECRC Error Severity	R/WS	0
18	MAL_TLP	Malformed TLP Severity	R/WS	1
17	R XO	Receiver Overflow Severity	R/WS	1
16	UXC	Unexpected Completion Severity <b>Note:</b> In the <i>PCI Express Base Specification (Revision 1.1)</i> , Unexpected Completions are only reported as correctable errors: this bit should not be set to 1.	R/WS	0
15	CA	Completer Abort Severity	R/WS	0
14	CTO	Completion Timeout Severity	R/WS	0
13	FCPE	Flow Control Protocol Error Severity	R/WS	1
12	PTLP	Poisoned TLP Severity	R/WS	0
11:6	Reserved	Reserved	R	0x00
5	SDES	Surprise Down Error Severity	R/WS	1
4	DLPE	Data Link Protocol Error Severity	R/WS	1
3:1	Reserved	Reserved	R	000
0	Unused	Reserved <b>Note:</b> Bit 0 is Training Error Status for PCIe 1.0a, but is not defined for the <i>PCI Express Base Specification (Revision 1.1)</i> .	R	0

### 14.9.5 PCIe Correctable Error Status Register

Register name: PCIE_COR_ERR Reset value: 0x0000_0000	Register offset: 0x110
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved		ANFE	RT_TO	Reserved			RN_RO
07:00	B_DLLP	B_TLP	Reserved					RXE

Bits	Name	Description	Type	Reset value
31:14	Reserved	Reserved	R	0x00000
13	ANFE	Advisory Non-Fatal Error Status	R/W1CS	0
12	RT_TO	Replay Timer Timeout Status	R/W1CS	0
11:9	Reserved	Reserved	R	000
8	RN_RO	REPLAY_NUM Rollover Status	R/W1CS	0
7	B_DLLP	Bad DLLP Status This bit is set to indicate the following conditions: • Calculated CRC was not equal to received CRC.	R/W1CS	0
6	B_TLP	Bad TLP Status This bit is set to indicate the following conditions: • Physical layer indicated errors with the TLP • TLP ended with EDB, but calculated CRC was not the logical NOT of the received CRC • Calculated CRC was not equal to the received CRC	R/W1CS	0
5:1	Reserved	Reserved	R	0x0
0	RXE	Receiver Error Status	R/W1CS	0

**14.9.6 PCIe Correctable Error Mask Register**

Register name: PCIE_COR_MASK Reset value: 0x0000_2000	Register offset: 0x114
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved		ANFE	RT_TO	Reserved			RN_RO
07:00	B_DLLP	B_TLP	Reserved					RXE

Bits	Name	Description	Type	Reset value
31:14	Reserved	Reserved	R	0x00000
13	ANFE	Advisory Non-Fatal Error Mask	R/WS	1
12	RT_TO	Replay Timer Timeout Mask	R/WS	0
11:9	Reserved	Reserved	R	000
8	RN_RO	REPLAY_NUM Rollover Mask	R/WS	0
7	B_DLLP	Bad DLLP Mask	R/WS	0
6	B_TLP	Bad TLP Mask	R/WS	0
5:1	Reserved	Reserved	R	0x0
0	RXE	Receiver Error Mask	R/WS	0

### 14.9.7 PCIe Advanced Error Capabilities and Control Register

Register name: PCIE_ADV_ERR_CAP_CTRL Reset value: 0x0000_00A0	Register offset: 0x118
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved							EC_EN
07:00	EC_CAP	EG_EN	EG_CAP	ERR_PTR				

Bits	Name	Description	Type	Reset value
31:9	Reserved	Reserved	R	0x0000_00
8	EC_EN	ECRC Check Enable 0 = Disable 1 = Enable	R/WS	0
7	EC_CAP	ECRC Check Capable This bit indicates the Tsi384 can check ECRC.	R	1
6	EG_EN	ECRC Generation Enable 0 = Disable 1 = Enable	R/WS	0
5	EG_CAP	ECRC Generation Capable This bit indicates the Tsi384 can generate ECRC.	R	1
4:0	ERR_PTR	First Error Pointer This pointer is a read-only field that identifies the bit position of the first error reported in the "PCIe Uncorrectable Error Status Register".	RS	0

### 14.9.8 PCIe Header Log 1 Register

Register name: PCIE_HL1 Reset value: 0x0000_0000	Register offset: 0x11C
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	HEADER[127:120]							
23:16	HEADER[119:112]							
15:08	HEADER[111:104]							
07:00	HEADER[103:96]							

Bits	Name	Description	Type	Reset value
31:00	HEADER[127:96]	Header of TLP associated with error.	RS	0

### 14.9.9 PCIe Header Log 2 Register

Register name: PCIE_HL2 Reset value: 0x0000_0000	Register offset: 0x120
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	HEADER[95:88]							
23:16	HEADER[87:80]							
15:08	HEADER[79:72]							
07:00	HEADER[71:64]							

Bits	Name	Description	Type	Reset value
31:00	HEADER[95:64]	Header of TLP associated with error.	RS	0

### 14.9.10 PCIe Header Log 3 Register

Register name: PCIE_HL3 Reset value: 0x0000_0000	Register offset: 0x124
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	HEADER[63:56]							
23:16	HEADER[55:48]							
15:08	HEADER[47:40]							
07:00	HEADER[39:32]							

Bits	Name	Description	Type	Reset value
31:00	HEADER[63:32]	Header of TLP associated with error.	RS	0

### 14.9.11 PCIe Header Log 4 Register

Register name: PCIE_HL4 Reset value: 0x0000_0000	Register offset: 0x128
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	HEADER[31:24]							
23:16	HEADER[23:16]							
15:08	HEADER[15:08]							
07:00	HEADER[07:00]							

Bits	Name	Description	Type	Reset value
31:00	HEADER[31:00]	Header of TLP associated with error.	RS	0

**14.9.12 PCIe Secondary Uncorrectable Error Status Register**

<b>Register name: PCIE_SEC_UERR_STAT</b> <b>Reset value: 0x0000_0000</b>	<b>Register offset: 0x12C</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved		IB_ERR	SERR_AD	PERR_AD	DTDTE	UADD_ERR	UATT_ERR
07:00	UDERR	USCM	USCE	Reserved	R_MA	R_TA	MA_SC	TA_SC

Bits	Name	Description	Type	Reset value
31:14	Reserved	Reserved	R	0x0000_0
13	IB_ERR	Internal Bridge Error Status (No Header Log). The Tsi384 never sets this bit.	R	0
12	SERR_AD	SERR# Assertion Detected (No Header Log)	R/W1CS	0
11	PERR_AD	PERR# Assertion Detected	R/W1CS	0
10	DTDTE	Delayed Transaction Discard Timer Expired Status (No Header Log)	R/W1CS	0
9	UADD_ERR	Uncorrectable Address Error Status	R/W1CS	0
8	UATT_ERR	Uncorrectable Attribute Error Status	R/W1CS	0
7	UDERR	Uncorrectable Data Error Status	R/W1CS	0
6	USCM	Uncorrectable Split Completion Message Data Error Status	R/W1CS	0
5	USCE	Unexpected Split Completion Error Status	R/W1CS	0
4	Reserved	Reserved	R	0
3	R_MA	Received Master-Abort Status	R/W1CS	0
2	R_TA	Received Target-Abort Status	R/W1CS	0
1	MA_SC	Master-Abort on Split Completion Status	R/W1CS	0
0	TA_SC	Target-Abort on Split Completion Status	R/W1CS	0

**14.9.13 PCIe Secondary Uncorrectable Error Mask Register**

Register name: PCIE_SEC_UERR_MASK Reset value: 0x0000_17A8	Register offset: 0x130
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved		IB_ERR	SERR_AD	PERR_AD	DTDTE	UADD_ERR	UATT_ERR
07:00	UDERR	USCM	USCE	Reserved	R_MA	R_TA	MA_SC	TA_SC

Bits	Name	Description	Type	Reset value
31:14	Reserved	Reserved	R	0x0000_0
13	IB_ERR	Internal Bridge Error Mask (No Header Log)	R/WS	0
12	SERR_AD	SERR# Assertion Detected Mask (No Header Log)	R/WS	1
11	PERR_AD	PERR# Assertion Detected Mask	R/WS	0
10	DTDTE	Delayed Transaction Discard Timer Expired Mask (No Header Log)	R/WS	1
9	UADD_ERR	Uncorrectable Address Error Mask	R/WS	1
8	UATT_ERR	Uncorrectable Attribute Error Mask	R/WS	1
7	UDERR	Uncorrectable Data Error Mask	R/WS	1
6	USCM	Uncorrectable Split Completion Message Data Error Mask	R/WS	0
5	USCE	Unexpected Split Completion Error Mask	R/WS	1
4	Reserved	Reserved	R	0
3	R_MA	Received Master-Abort Mask	R/WS	1
2	R_TA	Received Target-Abort Mask	R/WS	0
1	MA_SC	Master-Abort on Split Completion Mask	R/WS	0
0	TA_SC	Target-Abort on Split Completion Mask	R/WS	0

**14.9.14 PCIe Secondary Uncorrectable Error Severity Register**

Register name: PCIE_SEC_UERR_SEV Reset value: 0x0000_1340	Register offset: 0x134
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved		IB_ERR	SERR_AD	PERR_AD	DTDTE	UADD_ERR	UATT_ERR
07:00	UDERR	USCM	USCE	Reserved	R_MA	R_TA	MA_SC	TA_SC

Bits	Name	Description	Type	Reset value
31:14	Reserved	Reserved	R	0x0000_0
13	IB_ERR	Internal Bridge Error Severity (No Header Log)	R/WS	0
12	SERR_AD	SERR# Assertion Detected Severity (No Header Log)	R/WS	1
11	PERR_AD	PERR# Assertion Detected Severity	R/WS	0
10	DTDTE	Delayed Transaction Discard Timer Expired Severity (No Header Log)	R/WS	0
9	UADD_ERR	Uncorrectable Address Error Severity	R/WS	1
8	UATT_ERR	Uncorrectable Attribute Error Severity	R/WS	1
7	UDERR	Uncorrectable Data Error Severity	R/WS	0
6	USCM	Uncorrectable Split Completion Message Data Error Severity	R/WS	1
5	USCE	Unexpected Split Completion Error Severity	R/WS	0
4	Reserved	Reserved	R	0
3	R_MA	Received Master-Abort Severity	R/WS	0
2	R_TA	Received Target-Abort Severity	R/WS	0
1	MA_SC	Master-Abort on Split Completion Severity	R/WS	0
0	TA_SC	Target-Abort on Split Completion Severity	R/WS	0

### 14.9.15 PCIe Secondary Error Capabilities and Control Register

Register name: PCIE_ERR_CAP_CTRL Reset value: 0x0000_0000	Register offset: 0x138
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved							
07:00	Reserved				SUFEP			

Bits	Name	Description	Type	Reset value
31:05	Reserved	Reserved	R	0
04:00	SUFEP	Secondary Uncorrectable First Error Pointer.	RS	0x00

### 14.9.16 PCIe Secondary Header Log 1 Register

Register name: PCIE_SEC_HL1 Reset value: 0x0000_0000	Register offset: 0x13C
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	TRAN_ATT[31:24]							
23:16	TRAN_ATT[23:16]							
15:08	TRAN_ATT[15:08]							
07:00	TRAN_ATT[07:00]							

Bits	Name	Description	Type	Reset value
31:00	TRAN_ATT[31:00]	Transaction Attribute This field is [31:0] of the 36-bit value transferred on C/BE[3:0]# and AD[31:0] during the attribute phase.	RS	0x0

**14.9.17 PCIe Secondary Header Log 2 Register**

Register name: PCIE_SEC_HL2 Reset value: 0x0000_0000	Register offset: 0x140
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved				TRAN_CU			
07:00	TRAN_CL				TRAN_ATT[35:32]			

Bits	Name	Description	Type	Reset value
31:12	Reserved	Reserved	R	0
11:08	TRAN_CU	Transaction Command Upper This value is transferred on C/BE[3:0]# during the second address phase of a DAC transaction.	RS	0x0
07:04	TRAN_CL	Transaction Command Lower This value is transferred on C/BE[3:0]# during the first address phase.	RS	0x0
3:0	TRAN_ATT[35:32]	Transaction Attribute This field is [35:32] of the 36-bit value transferred on C/BE[3:0]# and AD[31:0] during the attribute phase.	RS	0x0

### 14.9.18 PCIe Secondary Header Log 3 Register

Register name: PCIE_SEC_HL3 Reset value: 0x0000_0000	Register offset: 0x144
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	TRAN_ADD[31:24]							
23:16	TRAN_ADD[23:16]							
15:08	TRAN_ADD[15:08]							
07:00	TRAN_ADD[07:00]							

Bits	Name	Description	Type	Reset value
31:00	TRAN_ADD[31:00]	Transaction Address This is the first 32 bits of the 64-bit value transferred on AD[31:0] during the first and second address phases. The first address phase is logged in this field, and the second address is logged in "PCIe Secondary Header Log 4 Register".	RS	0x0

### 14.9.19 PCIe Secondary Header Log 4 Register

Register name: PCIE_SEC_HL4 Reset value: 0x0000_0000	Register offset: 0x148
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	TRAN_ADD[63:56]							
23:16	TRAN_ADD[55:48]							
15:08	TRAN_ADD[47:40]							
07:00	TRAN_ADD[39:32]							

Bits	Name	Description	Type	Reset value
31:00	TRAN_ADD[63:32]	Transaction Address This is the second 32 bits of the 64-bit value transferred on AD[31:0] during the first and second address phases. The first address phase is logged in "PCIe Secondary Header Log 3 Register", and the second address phase is logged in this field. In the case of a 32-bit address, this field is set to 0.	RS	0x0

### 14.9.20 Replay Latency Register

Register name: <b>REPLAY_LATENCY</b> Reset value: <b>0x0000_0000</b>	Register offset: <b>0x208</b>
---	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	REPLAY_L AT_EN	REPLAY_LATENCY						
07:00	REPLAY_LATENCY							

Bits	Name	Description	Type	Reset value
31:16	Reserved	Reserved	R	0
15	REPLAY_LAT_EN	Replay Latency Enable	R/W	0
14:00	REPLAY_LATENCY	Replay Latency timer value is overwritten by this value if REPLAY_LAT_EN is set to b1.	R/W	0x0000

**14.9.21 ACK/NACK Update Latency Register**

Register name: ACKNAK_UPD_LAT Reset value: 0x0009_0009	Register offset: 0x20C
---	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	UPDATE_LAT_EN	Reserved			UPDATE_LATENCY			
23:16	UPDATE_LATENCY							
15:08	ACKNAK_LAT_EN	Reserved			ACKNAK_LATENCY			
07:00	ACKNAK_LATENCY							

Bits	Name	Description	Type	Reset value
31	UPDATE_LAT_EN	Update Latency Enable	R/W	0x0
30:28	Reserved	Reserved.	R	0
27:16	UPDATE_LATENCY	Update Latency timer value is overwritten with this value if UPDATE_LAT_EN is set to b1.	R/W	0x009
15	ACKNAK_LAT_EN	Ack/Nak Latency Enable	R/W	0x0
14:13	Reserved	Reserved.	R	0
12:00	ACKNAK_LATENCY	Ack/Nak Latency timer value is overwritten with this value if ACKNAK_LAT_EN is set to b1.	R/W	0x0009

### 14.9.22 N\_FTS Register

Register name: N_FTS Reset value: 0x0000_0020	Register offset: 0x210
--	------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved							
07:00	N_FTS							

Bits	Name	Description	Type	Reset value
31:08	Reserved	Reserved	R	0x0
07:00	N_FTS	This register indicates the N_FTS count value to be advertised to the other end component. Note: This value should fall in the L0s exit latency value range reported by the Tsi384.	R/W	0x20

## 14.10 PCIe and SerDes Control and Status Registers

The following table outlines the PCIe SerDes and PCS layer registers. These registers are mainly for status reporting and testing. Caution should be taken when modifying any of these registers during normal operation. Any unused offset space should be treated as reserved.



The SerDes Control and Status Registers must not be accessed if the SerDes is in reset nor when the reference clock is stopped.

### 14.10.1 Base Offset Address Calculation

The PCIE SerDes control register addressees are calculated according to the following formula.

$$\text{Address} = \text{Base} + \text{Offset}$$

$$\text{Base} = 0x800$$

**Table 43: SerDes Per-lane and Clock Control and Status Register Map**

Offset	Register Name	See
<b>“PCIe Per-Lane Transmit and Receive Registers”</b>		
0x000	PCIE_TXRX_STAT_0{0..3}	“PCIe Transmit and Receive Status Register”

**Table 43: SerDes Per-lane and Clock Control and Status Register Map (Continued)**

Offset	Register Name	See
0x004	PCIE_OUT_STAT_0{0..3}	"PCIe Output Status and Transmit Override Register"
0x008	PCIE_RX_OVRD_0{0..3}	"PCIe Receive and Output Override Register"
0x00C	PCIE_DBG_CTL{0..3}	"PCIe Debug and Pattern Generator Control Register"
0x02C	PCIE_PM_CTL{0..3}	"PCIe Pattern Matcher Control and Error Register"
0x030	PCIE_SS_EC_CTL{0..3}	"PCIe SS Phase and Error Counter Control Register"
0x034	PCIE_SCTL_FI{0..3}	"PCIe Scope Control and Frequency Integrator Register"
<b>"PCIe Clock Module Control and Status Registers"</b>		
0x420	PCIE_CTL_STAT	"PCIe Control and Level Status Register"
0x428	PCIE_CTL_OVRD	"PCIe Control and Level Override Register"

## 14.10.2 PCIe Per-Lane Transmit and Receive Registers

### 14.10.3 PCIe Transmit and Receive Status Register

This register reflects the default state of the SerDes transmit and receive control inputs at power-up. Its reset value depends on various inputs. When its accompanying override registers are used, however (see “PCIe Output Status and Transmit Override Register” and “PCIe Receive and Output Override Register”), the relevant status bits are no longer valid.

<b>Register name: PCIE_TXRX_STAT{0..3}</b> <b>Reset value: Undefined</b>	<b>Register offset: 0x000, 100, 200, 300</b>
---	--

Bits	7	6	5	4	3	2	1	0
31:24	Reserved		LOS_CTL		Reserved			
23:16	RX_EQ_VAL			Reserved	RX_ALIGN_EN	Reserved		HALF_RATE
15:08	Reserved						TX_BOOST	
07:00	TX_BOOST		Reserved					

Bits	Name	Description	Type	Reset Value
31:30	Reserved	Reserved	R	01
29:28	LOS_CTL	LOS filtering mode control	R	Undefined
27:24	Reserved	Reserved	R	Undefined
23:21	RX_EQ_VAL	Receive Equalization control	R	0b010
20	Reserved	Reserved	R	0
18:17	Reserved	Reserved	R	Undefined
16	HALF_RATE	Digital half-rate data control	R	Undefined
15:10	Reserved	Reserved	R	100000
9:6	TX_BOOST	Transmit Boost control Programmed boost value (ratio of drive level of transition bit to non-transition bit) is: $boost = -20 \cdot \log(1 - (tx\_boost[3:0] + 0.5) / 32) \text{dB}$ , except that setting TX_BOOST to 0 produces 0dB of boost. This produces results up to 5.75dB in steps of ~0.37dB.	R	0b1010
5:0	Reserved	Reserved	R	Undefined

### 14.10.4 PCIe Output Status and Transmit Override Register

This register indicates the status of output signals. Its reset value depends on various inputs. The register also provides a method for overriding the value of TX\_BOOST in the “**PCIe Transmit and Receive Status Register**”.

<b>Register name: PCIE_OUT_STAT{0..3}</b> <b>Reset value: Undefined</b>	<b>Register offset: 0x004, 104, 204, 304</b>
--	--

Bits	7	6	5	4	3	2	1	0	
31:24	OVRD	Reserved					TX_BOOST		
23:16	TX_BOOST		ReservedP						
15:08	ReservedP								
07:00	ReservedP					LOS	Reserved		

Bits	Name	Description	Type	Reset Value
31	OVRD	Enable override of relevant bits 16:30 in this register.	R/W	0
30:26	Reserved	Reserved	R/W	00000
25:22	TX_BOOST	Transmit Boost control Programmed boost value (ratio of drive level of transition bit to non-transition bit) is: $boost = -20 * \log(1 - (tx\_boost[3:0] + 0.5) / 32) \text{dB}$ , except that setting TX_BOOST to 0 produces 0dB of boost. This produces results up to 5.75dB in steps of ~0.37dB.	R/W	0x0
21:3	ReservedP	Preserve state on writes.	R/W	Undefined
2	LOS	Loss of signal output	R	Undefined
1:0	Reserved	Reserved	R	Undefined

### 14.10.5 PCIe Receive and Output Override Register

This register provides a method for overriding the values of LOS\_CTL, RX\_EQ\_VAL, and RX\_ALIGN\_EN in the “PCIe Transmit and Receive Status Register”.

Register name: PCIE_RX_OVRD{0..3} Reset value: Undefined	Register offset: 0x008, 108, 208, 308
---	---------------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	ReservedP							
23:16	ReservedP							
15:08	ReservedP	OVRD_2	LOS_CTL		ReservedP			
07:00	RX_EQ_VAL		ReservedP	RX_ALIGN_EN	ReservedP		HALF_RATE	

Bits	Name	Description	Type	Reset Value
31:15	ReservedP	Preserve state on writes.	R	Undefined
14	OVRD_2	Enable override of relevant bits 0:13 in this register.	R/W	0
13:12	LOS_CTL	LOS filtering mode control 00 = Disabled 01-10 = Reserved 11 = Heavy filtering. The LOS signal is synchronous to the output of the prescaler. Heavy filtering means 128 +/- 5 cycles of no signal for LOS to be asserted.	R/W	01
11:8	ReservedP	Preserve state on writes.	R/W	Undefined
7:5	RX_EQ_VAL	Receive Equalization control Internal linear equalizer boost is approximately = (rx_eq_val+1)*0.5dB Example: 3'b100 = 2.5dB boost	R/W	000
4	ReservedP	Preserve state on writes.	R/W	1
3	RX_ALIGN_EN	Enable Word Alignment 0 = Alignment (framer) disabled 1 = Alignment enabled	R/W	1
2:1	ReservedP	Preserve state on writes.	R/W	11
0	HALF_RATE	Digital half-rate data control	R/W	0

### 14.10.6 PCIe Debug and Pattern Generator Control Register

This register controls the pattern generator in the SerDes.

Register name: PCIE_DBG_CTL{0..3} Reset value: 0x0000_0000	Register offset: 0x00C, 10C, 20C, 30C
---	---------------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved		PATO					
23:16	PATO			TRIGGER_ERR		MODE		
15:08	Reserved							
07:00	Reserved							

Bits	Name	Description	Type	Reset Value
31:30	Reserved	Reserved	R	0
29:20	PATO	Pattern for modes 3–5 Program the desired pattern in these 10 bits when using modes 3-5. Note: This field returns to its reset value on reset.	R/W	0x00
19	TRIGGER_ERR	Insert a single error into a LSB Note: This field returns to its reset value on reset.	R/W	0
18:16	MODE	Pattern to generate: 0 = Disabled 1 = lfsr15 ( $x^{15}+x^{14}+1$ ) 2 = lfsr7 ( $x^7+x^6+1$ ) 3 = Fixed word (PATO) 4 = DC balanced word (PATO, ~PATO) 5 = Fixed pattern: (000, PATO, 3ff, ~PATO) 6–7 = Reserved	R/W	000
15:0	Reserved	Reserved	R	0

### 14.10.7 PCIe Pattern Matcher Control and Error Register

This register controls the pattern matcher in the SerDes.

Register name: PCIE_PM_CTL{0..3} Reset value: Undefined	Register offset: 0x02C, 12C, 22C, 32C
--	---------------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	OV14	COUNT						
23:16	COUNT							
15:08	Reserved							
07:00	Reserved				SYNC	MODE		

Bits	Name	Description	Type	Reset Value
31	OV14	Overflow 14 0 = Inactive 1 = Multiply COUNT by 128 If OV14 is 1 and COUNT=2 <sup>15</sup> -1, signals overflow of counter. Note: This bit may require two reads to get a stable value. <sup>a</sup>	R/W	Undefined
30:16	COUNT	Current error count If OV14 field is active, then multiply count by 128. <sup>a</sup>	R/W	Undefined
15:4	Reserved	Reserved	R	0
3	SYNC	Synchronize pattern matcher LFSR with incoming data must be turned on then off to enable checking. Note: This bit returns to its reset value on reset	R/W	0
2:0	MODE	Pattern to match: 0 = Disabled 1 = lfsr15 2 = lfsr7 3 = d[n] = d[n-10] 4 = d[n] = !d[n-10] 5-7 = Reserved	R/W	000

a. Read operation on this register is pipelined. Two reads may be needed to get “current” value. The value is volatile; that is, the value may change at any time. The second read resets the counter.

### 14.10.8 PCIe SS Phase and Error Counter Control Register

This register holds the current MPLL phase selector value and information for the associated error counter in the SerDes.

Register name: PCIE_SS_EC_CTL{0..3} Reset value: Undefined	Register offset: 0x030, 130, 230, 330
---	---------------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved				SS_PVAL			
23:16	SS_PVAL							DTHR
15:08	OV14	COUNT						
07:00	COUNT							

Bits	Name	Description	Type	Reset Value
31:28	Reserved	Reserved	R	0
27:17	SS_PVAL	Phase value from zero reference <sup>a</sup>	R/W	0x000
16	DTHR	Bits below the useful resolution <sup>a</sup>	R/W	0
15	OV14	Overflow 14 0 = Inactive 1 = Multiply COUNT by 128. If OV14=1 and COUNT=2 <sup>15</sup> -1, signals overflow of counter. <sup>a</sup>	R/W	Undefined
14:0	COUNT	Current error count If OV14 field is active, then multiply count by 128. <sup>a</sup>	R/W	Undefined

a. Read operation on this register is pipelined. Two reads may be needed to get “current” value. The value is volatile; that is, the value may change at any time. The second read resets the counter.

**14.10.9 PCIe Scope Control and Frequency Integrator Register**

Register name: PCIE_SCTL_FI{0..3} Reset value: 0000_0000	Register offset: 0x034, 134, 234, 334
---	---------------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved							
23:16	Reserved							
15:08	Reserved		FVAL					
07:00	FVAL							DTHR_F

Bits	Name	Description	Type	Reset Value
31:14	Reserved	Reserved	R/W	0
13:1	FVAL	Frequency is 1.526*VAL ppm from the reference. Value is a signed integer format (2's complement). Note: This field may require two "reads" to get a stable value.	R/W	0
0	DTHR_F	Bits below the useful resolution. Note: This bit may require two "reads" to get a stable value.	R/W	0

## 14.10.10 PCIe Clock Module Control and Status Registers

### 14.10.11 PCIe Control and Level Status Register

This register indicates the status of various control inputs. Its reset value depends on inputs. When its accompanying override register is used, however (see “[PCIe Control and Level Override Register](#)”), the relevant status bits are no longer valid.

<b>Register name: PCIE_CTL_STAT</b> <b>Reset value: Undefined</b>	<b>Register offset: 0x420</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	Reserved	TX_LVL				LOS_LVL		
23:16	LOS_LVL			ACJT_LVL				
15:08	Reserved							
07:00	Reserved							

Bits	Name	Description	Type	Reset Value
31	Reserved	Reserved	R	1
30:26	TX_LVL	Fine Resolution setting of Tx signal level. Equation: Pk-Pk output level (without attenuation) = 1230 x (48 + tx_lvl/2)/63.5 mV Vdiff-pp Note: TX_LVL should be set to >= 0x1010 (which results in an output of 1Vp-p). For more information on available settings, see <a href="#">Table 44</a> .	R	0x10
25:21	LOS_LVL	Loss of Signal Detector level.	R	0x12
20:16	ACJT_LVL	AC JTAG Comparator level.	R	0x00
15:0	Reserved	Reserved	R	1

### 14.10.12 PCIe Control and Level Override Register

The register provides a method for overriding the value of TX\_LVL, LOS\_LVL, and ACJT\_LVL in the “PCIe Control and Level Status Register”.

<b>Register name: PCIE_CTL_OVRD</b> <b>Reset value: Undefined</b>	<b>Register offset: 0x428</b>
--	-------------------------------

Bits	7	6	5	4	3	2	1	0
31:24	OVRD	TX_LVL				LOS_LVL		
23:16	LOS_LVL			ACJT_LVL				
15:08	Reserved							
07:00	Reserved							

Bits	Name	Description	Type	Reset Value
31	OVRD	Override all level controls.	R/W	0
30:26	TX_LVL	Fine Resolution setting of Tx signal level. Equation: Pk-Pk output level (without attenuation) = 1230 x (48 + tx_lvl/2)/63.5 mV Vdiff-pp Note: TX_LVL should be set to >= 0x1010 (which results in an output of 1Vp-p). For more information on available settings, see Table 44.	R/W	0x10
25:21	LOS_LVL	Loss of Signal Detector level	R/W	0x10
20:16	ACJT_LVL	AC JTAG Receiver Comparator level This sets the hysteresis level for AC JTAG. For information on setting the correct voltage levels, see IEEE 1149.6.	R/W	0x10
15:0	ReservedP	Preserve state on writes.	R/W	Undefined

**Table 44: TX\_LVL Values**

TX_LVL	Value	TX_LVL[0:4]	Vdiff-pp (mV)
0	0x00	5'b00000	929.8
1	0x01	5'b00001	939.4
2	0x02	5'b00010	949.1
3	0x03	5'b00011	958.8
4	0x04	5'b00100	968.5
5	0x05	5'b00101	978.2

**Table 44: TX\_LVL Values (Continued)**

TX_LVL	Value	TX_LVL[0:4]	Vdiff-pp (mV)
6	0x06	5'b00110	987.9
7	0x07	5'b00111	997.6
8	0x08	5'b01000	1007.2
9	0x09	5'b01001	1016.9
10	0xA	5'b01010	1026.6
11	0xB	5'b01011	1036.3
12	0xC	5'b01100	1046.0
13	0xD	5'b01101	1055.7
14	0xE	5'b01110	1065.4
15	0xF	5'b01111	1075.0
16	0x10	5'b10000	1084.7
17	0x11	5'b10001	1094.4
18	0x12	5'b10010	1104.1
19	0x13	5'b10011	1113.8
20	0x14	5'b10100	1123.5
21	0x15	5'b10101	1133.1
22	0x16	5'b10110	1142.8
23	0x17	5'b10111	1152.5
24	0x18	5'b11000	1162.2
25	0x19	5'b11001	1171.9
26	0x1A	5'b11010	1181.6
27	0x1B	5'b11011	1191.3
28	0x1C	5'b11100	1200.9
29	0x1D	5'b11101	1210.6
30	0x1E	5'b11110	1220.3
31	0x1F	5'b11111	1230.0

## 15. Electrical Characteristics

Topics discussed include the following:

- “Absolute Maximum Ratings”
- “Recommended Operating Conditions”
- “Power Characteristics”
- “Power Supply Sequencing”
- “DC Operating Characteristics”
- “AC Timing Specifications”
- “AC Timing Waveforms”

### 15.1 Absolute Maximum Ratings

**Table 45: Absolute Maximum Ratings – PCI**

Symbol	Parameter	Minimum	Maximum	Units
T <sub>STG</sub>	Storage temperature	-55	125	°C
T <sub>C</sub>	Case temperature under bias	-40	120	°C
<b>Voltage with respect with ground</b>				
V <sub>DD</sub>	1.2V DC core logic supply voltage	-0.5	2.0	V
V <sub>DD_PCIE</sub>	1.2V DC PCIe digital supply voltage	-0.3	1.7	V
V <sub>DDA_PLL</sub>	1.2V DC PLL analog supply voltage	-0.5	2.0	V
V <sub>DD_PCI</sub>	3.3V DC I/O supply voltage	-0.5	4.1	V
V <sub>DDA_PCIE</sub>	3.3V DC PCIe analog supply voltage	-0.5	4.6	V
V <sub>IL</sub>	Minimum signal input voltage	-0.5	-	V
V <sub>IH</sub>	Maximum signal input voltage	-	V <sub>DD</sub> <sup>a</sup> + 0.5	V

a. The V<sub>DD</sub> reference is dependent on the input pad supply rail.

**Table 46: Absolute Maximum Ratings – PCIe**

Symbol	Parameter	Min	Max	Unit
$V_{RX-DIFFp-p}$	PCIe Differential Receiver Input Voltage	-	3	V
$V_{TX-DIFFp-p}$	PCIe Differential Transmitter Output Voltage	-	3	V
$V_{I\_LVTTTL}$	LVTTTL Input Voltage	-0.5	$V_{DD\_IO} + 0.5$	V
$V_{O\_LVTTTL}$	LVTTTL Output or I/O Voltage	-0.5	$V_{DD\_IO} + 0.5$	V
$V_{ESD\_HBM}$	Maximum ESD Voltage Discharge Tolerance for Human Body Model (HBM). [Test Conditions per JEDEC standard - JESD22-A114-B]	-	2000	V
$V_{ESD\_CDM}$	Maximum ESD Voltage Discharge Tolerance for Charged Device Model (CDM). Test Conditions per JEDEC standard - JESD22-C101-A	-	500	V

## 15.2 Recommended Operating Conditions

**Table 47: Recommended Operating Conditions**

Symbol	Parameter	Minimum	Maximum	Units	Notes
$V_{DD\_PCI}$	3.3V DC I/O supply voltage	3.0	3.6	V	-
$V_{DDA\_PCIE}$	3.3V DC PCIe supply voltage	3.0	3.6	V	-
$V_{DD}$	1.2V DC core supply voltage	1.14	1.26	V	-
$V_{DD\_PCIE}$	1.2V DC PCIe digital supply voltage	1.14	1.26	V	-
$V_{DDA\_PLL}$	1.2V DC PLL supply voltage	1.14	1.26	V	-
$V_{RX-DIFFp-p}$	PCIe differential receiver input peak to peak voltage	0.15	1.20	V	-
$V_{RX-CM-ACp}$	PCIe differential receiver AC peak common mode input voltage	-	150	mV	-
$V_{ripple1}$	Power Supply Ripple for Voltage Supplies: $V_{DD}$ and $V_{DD\_PCI}$	-	100	mV <sub>pp</sub>	-
$V_{ripple2}$	Power Supply Ripple for Voltage Supplies: $V_{DD\_PCIE}$ , $V_{DDA\_PCIE}$ , $V_{DDA\_PLL}$	-	50	mV <sub>pp</sub>	-
$T_A$	Ambient temperature	-40	85	°C	a, b
$T_{JUNC}$	Junction temperature	-40	125	°C	-

- a. No heat sink, no air flow.
- b. Higher ambient temperatures are permissible provided  $T_{JUNC}$  is not violated. For heat sink and air flow requirements for higher temperature operation, see “Thermal Characteristics”.

## 15.3 Power Characteristics

**Table 48: Power Characteristics**

PCI/X Frequency	Symbol	Parameter	Power (W) <sup>a</sup>		Avg. Current (mA)	
			Typ.	Max.	Typ.	Max.
133 MHz	V <sub>DD_PCI</sub>	3.3V I/O power for PCI/X and 3.3V I/O power for CMOS	0.38	0.73	115.6	220.0
	V <sub>DD_PCIE</sub>	1.2V power for SerDes	0.13	0.15	105.1	127.4
	V <sub>DDA_PLL</sub>	1.2V analog power for PLL	0.01	0.02	10.0	12.1
	V <sub>DDA_PCIE</sub>	3.3V analog power for SerDes	0.18	0.23	53.3	70.9
	V <sub>DD</sub>	1.2V core power	0.60	0.73	502.9	611.2
	P <sub>TOTAL</sub>	Total chip power	1.30	1.86	-	-
66 MHz	V <sub>DD_PCI</sub>	3.3V I/O power for PCI/X and 3.3V I/O power for CMOS	0.38	0.78	114.7	235.5
	V <sub>DD_PCIE</sub>	1.2V power for SerDes	0.13	0.15	105.1	127.4
	V <sub>DDA_PLL</sub>	1.2V analog power for PLL	0.01	0.02	10.0	12.1
	V <sub>DDA_PCIE</sub>	3.3V analog power for SerDes	0.18	0.23	53.30	70.9
	V <sub>DD</sub>	1.2V core power	0.45	0.55	376.5	457.3
	P <sub>TOTAL</sub>	Total chip power	1.15	1.73	-	-

- a. All PCIe lanes are active for power and current measurements.

## 15.4 Power Supply Sequencing

The Tsi384 does not have any power sequencing constraints.

## 15.5 DC Operating Characteristics

Table 49: DC Operating Characteristics

Symbol	Parameter	Condition	Minimum	Maximum	Units	Notes
V <sub>OL_PCI</sub>	PCI Output Low Voltage	I <sub>OL</sub> = 1500uA	-	0.1V <sub>DD_PCI</sub>	V	-
V <sub>OH_PCI</sub>	PCI Output High Voltage	I <sub>OH</sub>	0.9V <sub>DD_PCI</sub>	-	V	-
V <sub>OH_33</sub>	3.3 CMOS Output High Voltage	I <sub>OH</sub> = -6mA	V <sub>DD_PCI</sub> - 0.5	-	V	-
V <sub>OL_33</sub>	3.3 CMOS Output Low Voltage	I <sub>OL</sub> = 6mA	-	0.4	V	-
V <sub>IH_33</sub>	3.3 CMOS Input High Voltage	-	2	V <sub>DD_PCI</sub> + 0.5	V	-
V <sub>IL_33</sub>	3.3 CMOS Input Low Voltage	-	-0.5	0.8	V	-
C <sub>IN_PCI</sub>	Input Pin Capacitance	-	-	8.8	pF	-
C <sub>CLK_PCI</sub>	Clock Pin Capacitance PCI_CLK	-	-	7.5	pF	-
L <sub>IN_PCI</sub>	Input Pin Inductance	-	-	8.3	nH	-
L <sub>CLK_PCI</sub>	Clock Pin Inductance PCI_CLK	-	-	4.9	nH	-

## 15.6 AC Timing Specifications

This section discusses AC timing specifications for the Tsi384.

### 15.6.1 PCI/X Interface AC Signal Timing

Table 50: PCI/X Clock (PCI\_CLK) Specification

Symbol	Parameter	PCI-X		PCI		Units	Notes
		Min	Max	Min	Max		
T <sub>F_PCI</sub>	PCI Clock Frequency	50	133	25	66	MHz	a
T <sub>C_PCI</sub>	PCI Clock Cycle Time	7.5	20	15	40	ns	a b
T <sub>CH_PCI</sub>	PCI Clock High Time	3	-	6	-	ns	-
T <sub>CL_PCI</sub>	PCI Clock Low Time	3	-	6	-	ns	-

**Table 50: PCI/X Clock (PCI\_CLK) Specification (Continued)**

Symbol	Parameter	PCI-X		PCI		Units	Notes
		Min	Max	Min	Max		
T <sub>SR_PCI</sub>	PCI Clock Slew Rate	1	6	1	6	V/ns	c
T <sub>SKEW</sub>	PCI Output Clock Skew	-	-	-	0.5	ns	-
<b>Spread Spectrum Requirements</b>							
f <sub>MOD_PCI</sub>	PCI_CLK Clock modulation frequency	30	33	30	33	kHz	-
f <sub>SPREAD_PCI</sub>	PCI_CLK Clock frequency spread	-1	0	-1	0	%	-

- a. The clock frequency may not change beyond the spread-spectrum limits except while device reset is asserted.
- b. The minimum clock period must not be violated for any single clock cycle.
- c. This slew rate must be met across the minimum peak-to-peak portion of the clock waveform.

**Table 51: AC Specifications for PCI/X Interface**

Symbol	Parameter	PCI-X 133		PCI-X 66		PCI 66		PCI 33		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
T <sub>OV1</sub>	Clock to Output Valid Delay for bused signals	0.7	3.8	0.7	3.8	2	6	2	11	ns	a, b, c
T <sub>OV2</sub>	Clock to Output Valid Delay for point-to-point signals	0.7	3.8	0.7	3.8	2	6	2	12	ns	a, b, c
T <sub>OF</sub>	Clock to Output Float Delay	-	7	-	7	-	14	-	28	ns	a, d
T <sub>IS1</sub>	Input Setup to clock for bused signals	1.2	-	1.7	-	3	-	7	-	ns	c, e, f
T <sub>IS2</sub>	Input Setup to clock for point-to-point signals	1.2	-	1.7	-	5	-	10, 12	-	ns	c, d
T <sub>IH1</sub>	Input Hold time from clock	0.5	-	0.5	-	0	-	0	-	ns	d
T <sub>RST</sub>	Reset Active Time	1	-	1	-	1	-	1	-	ms	-
T <sub>RF</sub>	Reset Active to output float delay	-	40	-	40	-	40	-	40	ns	g
T <sub>IS3</sub>	P[x]_REQ64_B to Reset setup time	10	-	10	-	10	-	10	-	clocks	h

**Table 51: AC Specifications for PCI/X Interface (Continued)**

Symbol	Parameter	PCI-X 133		PCI-X 66		PCI 66		PCI 33		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
T <sub>IH2</sub>	Reset to P[x]_REQ64_B hold time	0	50	0	50	0	50	0	50	ns	h
T <sub>IS4</sub>	PCI-X initialization pattern to Reset setup time	10	-	10	-	-	-	-	-	clocks	-
T <sub>IH3</sub>	Reset to PCI-X initialization pattern hold time	0	50	0	50	-	-	-	-	ns	-

- a. See the timing measurement conditions in [Figure 45](#).
- b. See [Figure 46](#), [Figure 47](#), and [Figure 48](#).
- c. Setup time for point-to-point signals applies to P[x]\_REQ\_B and P[x]\_GNT\_B only. All other signals are bused.
- d. For purposes of Active/Float timing measurements, the HI-Z or “Off” state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- e. See the timing measurement conditions in [Figure 44](#).
- f. Setup time applies only when the device is not driving the pin.
- g. All output drivers must be floated when PCIE\_PERSTn is active.
- h. The Tsi384 acts as the central resource and will drive REQ64 low during reset since it is a 64-bit bridge.

### 15.6.2 PCIe Differential Transmitter Output Specification

The following table lists the specification of parameters for the differential output of the PCIe lanes.

**Table 52: PCIe Differential Transmitter Output Specification**

Symbol	Parameter	Min.	Nom.	Max.	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400ps +/-300ppm. UI does not account for SSC dictated variations. See Note 1.
V <sub>TX-DIFFP-P</sub>	Differential Peak to Peak Output Voltage programmed to tx_lvl=5b'01001 and tx_boost = 0	0.800	-	1.2	V	$V_{TX-DIFFP-P} = 2 *  V_{TX-D+} - V_{TX-D-} $ See Note 1.
V <sub>TX-DE-RATIO</sub>	De-emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB	This is the ratio of the V <sub>TX-DIFFP-P</sub> of the second and following bits after a transition divided by the V <sub>TX-DIFFP-P</sub> of the first bit after a transition. See Note 2

**Table 52: PCIe Differential Transmitter Output Specification (Continued)**

Symbol	Parameter	Min.	Nom.	Max.	Units	Comments
$T_{TX-EYE}$	Minimum TX Eye Width	0.75	-	-	UI	The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.25 \text{ UI}$ . This parameter is measured with the equivalent of a zero jitter reference clock. See Notes 2 and 3.
$T_{TX-EYE-MEDIAN-TO-MAX-JITTER}$	Maximum time between the jitter median and maximum deviation from the median	-	-	0.125	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{TX-DIFF} = 0V$ ) in relation to recovered TX UI. To be measured after the clock recovery function in Section 4.3.3.2 of the <i>PCI Express Base Specification Rev 1.1</i> . See Notes 2 and 3.
$T_{TX-RISE}, T_{TX-FALL}$	D+/D- TX Output Rise/Fall Time	0.125	-	-	UI	See Notes 2 and 5.
$V_{TX-CM-ACp}$	RMS AC Peak Common Mode Output Voltage	-	-	20	mV	$V_{TX-CM-ACp} = \text{RMS}( V_{TX-D+} + V_{TX-D-} /2 - V_{TX-CM-DC})$ $V_{TX-CM-DC} = DC_{(AVG)}$ of $ V_{TX-D+} + V_{TX-D-} /2$ See Note 2
$V_{TX-CM-DC-ACTIVE-IDLE-DELTA}$	Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle	0	-	100	mV	$ V_{TX-CM-DC} [\text{during L0}] - V_{TX-CM-DC} [\text{during electrical idle}]  \leq 100\text{mV}$ $V_{TX-CM-DC} = DC_{(AVG)}$ of $ V_{TX-D+} + V_{TX-D-} /2$ [L0] $V_{TX-CM-idle-DC} = DC_{(AVG)}$ of $ V_{TX-D+} + V_{TX-D-} /2$ [Electrical Idle] See Note 2
$V_{TX\_CM-LINE-DELTA}$	Absolute Delta of DC Common Mode Voltage between D+ and D-	0	-	25	mV	$ V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-}  \leq 25\text{mV}$ $V_{TX-CM-DC-D+} = DC_{(AVG)}$ of $ V_{TX-D+} $ $V_{TX-CM-DC-D-} = DC_{(AVG)}$ of $ V_{TX-D-} $ See Note 2
$V_{TX-IDLE-DIFFp}$	Electrical Idle Differential Peak Output Voltage	0	-	20	mV	$V_{TX-IDLE-DIFFp} =  V_{TX-IDLE-D+} - V_{TX-IDLE-D-}  \leq 20\text{mV}$ See Note 2.
$V_{TX-RCV-DETECT}$	The amount of voltage change allowed during Receiver Detection	-	-	600	mV	The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present. See Section 4.3.1.8 of the <i>PCI Express Base Specification (Revision 1.1)</i> .


**Table 52: PCIe Differential Transmitter Output Specification (Continued)**

Symbol	Parameter	Min.	Nom.	Max.	Units	Comments
$V_{TX-DC-CM}$	The TX DC Common Mode Voltage	0	-	3.6	V	The maximum DC Common Mode voltage under any conditions. See Section 4.3.1.8 of the <i>PCI Express Base Specification (Revision 1.1)</i> .
$I_{TX-SHORT}$	TX Short Circuit Current Limit	-	-	90	mA	The total current the Transmitter can provide when shorted to its ground
$T_{TX-IDLE-MIN}$	Minimum time spent in Electrical Idle	50	-	-	UI	Minimum time a Transmitter must be in Electrical Idle. Used by the Receiver to start looking for an Electrical Idle Exit after successfully receiving an Electrical Idle ordered set.
$T_{TX-IDLE-SET-to-IDLE}$	Maximum time to transition to a valid Electrical Idle after sending an Electrical Idle ordered set	-	-	20	UI	After sending an Electrical Idle ordered set, the Transmitter must meet all Electrical Idle specifications within this time. This is considered a de-bounce time for the transmitter to meet Electrical Idle after transitioning from L0.
$T_{TX-IDLE-to-DIFF-DATA}$	Maximum time to transition to valid TX specifications after leaving an Electrical Idle condition	-	-	20	UI	Maximum time to meet all TX specifications when transitioning from Electrical Idle to sending differential data. This is considered a de-bounce time for the TX to meet all TX specifications after leaving Electrical Idle.
$RL_{TX-DIFF}$	Differential Return Loss	10	-	-	dB	Measured over 50 MHz to 1.25 GHz. See Note 4.
$RL_{TX-CM}$	Common Mode Return Loss	6	-	-	dB	Measured over 50 MHz to 1.25 GHz. See Note 4.
$Z_{TX-DIFF-DC}$	DC Differential TX Impedance	80	-	120	Ohms	TX DC Differential Mode low impedance. See Note 6.
$L_{TX-SKEW}$	Lane-to-Lane Output Skew	-2.8	-	$500 + 2 UI$	ps	Static skew between any two Transmitter Lanes within a single Link
$C_{TX}$	AC Coupling Capacitor	75	-	200	nF	All Transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself.
$T_{crosslink}$	Crosslink Random Timeout	0	-	1	ms	This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one Downstream and one Upstream Port. See Section 4.2.6.3 of the <i>PCI Express Base Specification (Revision 1.1)</i> .

Note that all Figure and Section references are to the *PCI Express Base Specification (Revision 1.1)*.

1. No test load is necessarily associated with this value.
2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 and measured using the clock recovery function in Section 4.3.3.2. (also see the transmitter compliance eye diagram in Figure 4-24).
3. A  $T_{TX-EYE} = 0.75$  UI provides for a total sum of deterministic and random jitter of  $T_{TX-JITTER-MAX} = 0.25$  UI for the Transmitter using clock recovery function specified in Section 4.3.3.2. The  $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$  specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half the total TX jitter budget using the clock recovery function specified in section 4.3.3.2. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed the averaged time value. This parameter is to be met at the target bit error rate. The  $T_{TX\_EYE\_MEDIAN-to-MAX-JITTER}$  is to be met using the compliance pattern at a sample size of 1,000,000 UI.
4. The Transmitter input impedance shall result in a differential return loss greater than or equal to 10 dB with a differential test input signal no less than 200mV (peak value, 400 mV differential peak to peak) swing around ground applied to D+ and D- lines and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. the reference impedance for return loss measurements is 50 Ohms to ground for both D+ and D- line (that is, as measured by a vector Network Analyzer with 50 Ohm probes - see Figure 4-25). Note that the series capacitors  $C_{TX}$  is optional for the return loss measurement.
5. Measured between 20-80% at the Transmitter package pins into a test load as shown in Figure 4-25 for both  $V_{TX-D+}$  and  $V_{TX-D-}$ .
6.  $Z_{TX-DIFF-DC}$  is the small signal resistance of the transmitter measured at a DC operating point that is equivalent to that established by connecting a 100-Ohm resistor from D+ and D- while the TX is driving a static logic one or logic zero. Equivalently, this parameter can be derived by measuring the RMS voltage of the TX while transmitting a test pattern into two different differential terminations that are near 100 Ohms. Small signal resistance is measured by forcing a small change in differential voltage and dividing this by the corresponding change in current.

Figure 41: Transmitter Eye Voltage and Timing Diagram<sup>1</sup>



1. This diagram is an excerpt from *PCI Express Base Specification (Revision 1.1), Revision 1.1*, "Transmitter Compliance Eye Diagrams," page 225.

### 15.6.3 PCIe Differential Receiver Input Specifications

The following table lists the specification of parameters for the differential output of the PCIe lanes.

**Table 53: PCIe Differential Receiver Input Specifications**


Symbol	Parameter	Min.	Nom.	Max.	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400ps +/-300ppm. Ui does not account for SSC dictated variations. See Note 7.
$V_{RX-DIFFp-p}$	Differential Peak to Peak Input Voltage	0.175	-	1.200	V	$V_{RX-DIFFp-p} = 2 *  V_{RX-D+} - V_{RX-D-} $ See Note 8.
$T_{RX-EYE}$	Minimum RX Eye Width	0.4	-	-	UI	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI. See Notes 8, 9, and 10.
$T_{RX-EYE-MEDIAN-to-MAX-JITTER}$	Maximum time between the jitter median and maximum deviation from the median	-	-	0.3	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{RX-DIFF} = 0V$ ) in relation to recovered TX UI. To be measured after the clock recovery function in Section 4.3.3.2 of the <i>PCI Express Base Specification (Revision 1.1)</i> . See Notes 8 and 9.
$V_{RX-CM-ACp}$	RMS AC Peak Common Mode Input Voltage	-	-	150	mV	$V_{RX-CM-AC} =  V_{RX-D+} + V_{RX-D-} /2 - V_{RX-CM-DC}$ $V_{RX-CM-DC} = DC_{(AVG)}$ of $ V_{RX-D+} + V_{RX-D-} /2$ See Note 8.
$RL_{RX-DIFF}$	Differential Return Loss	10	-	-	dB	Measured over 50 MHz to 1.25 GHz. See Note 11.
$RL_{RX-CM}$	Common Mode Return Loss	6	-	-	dB	Measured over 50 MHz to 1.25 GHz. See Note 11.
$Z_{RX-DIFF-DC}$	DC Differential Input Impedance	80	-	120	Ohms	RX DC Differential Mode impedance. See Note 12.
$Z_{RX-DC}$	DC Input Impedance	40	50	60	Ohms	Required RX D+ as well as D- DC impedance (50 Ohm +/- 20% tolerance). See Notes 8 and 12.
$Z_{RX-HIGH-IMP-DC}$	Powered Down DC Input Impedance	200K	-	-	Ohms	Required RX D+ as well as D- DC impedance when the Receiver terminations do not have power. See Note 13.

**Table 53: PCIe Differential Receiver Input Specifications (Continued)**

Symbol	Parameter	Min.	Nom.	Max.	Units	Comments
$V_{RX-IDLE-DET-DIFFp}$	Electrical Idle Detect Threshold	65	-	175	mV	$V_{RX-IDLE-DET-DIFFp} = 2 *  V_{RX-D+} - V_{RX-D-} $ Measured at the package pins of the Receiver.
$T_{RX-IDLE-DET-DIFF-ENTERTIME}$	Unexpected Electrical Idle Enter Detect Threshold Integration Time	-	-	10	ms	An unexpected Electrical Idle ( $V_{RX-DIFFp-p} < V_{RX-IDLE-DET-DIFFp-p}$ ) must be longer than $T_{RX-IDLE-DET-ENTERTIME}$ to signal an unexpected idle condition.
$L_{RX-SKEW}$	Total Skew	-	-	20	ns	Skew across all lanes on a link. This includes variation in the length of a SKP ordered set (for example, COM and one to five SKP Symbols) at the RX as well as any delay differences arising from the interconnect itself.

7. No test load is necessarily associated with this value.
8. Specified at the measurement point and measured using the clock recovery function specified in Section 4.3.3.2. The test load in Figure 4-25 should be used as the RX device when taking measurements (also refer to the Receiver compliance eye diagram shown in Figure 4-26). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as a reference for the eye diagram.
9. The  $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$  specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total 0.64. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed the averaged time value. The RX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as the reference for the eye diagram. This parameter is measured with the equivalent of a zero jitter reference clock. The  $T_{RX-EYE}$  measurement is to be met at the target bit error rate. The  $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$  specification is to be met using the compliance pattern at a sample size of 1,000,000 UI.
10. For more information on the RX-EYE measurement, see the *PCI Express Jitter and BER* white paper.
11. The receiver input impedance shall result in a differential return loss greater than or equal to 10 dB with a differential test input signal of no less than 200 mV (peak value, 400mV differential peak to peak) swing around ground applied to D+ and D- lines and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for the return loss measurements is 50 Ohms to ground for both D+ and D- lines (that is, as measured by a Vector Network Analyzer with 50-Ohm probes - see Figure 4-25). Note that the series capacitors  $C_{TX}$  is optional for the return loss measurement.
12. Impedance during all LTSSM states. When transitioning from a Fundamental Reset to Detect (the initial state of the LTSSM) there is a 5ms transition time before the Receiver termination values must be met on all un-configured lanes of a port.
13. The RX DC Common Mode Impedance that exists when no power is present or Fundamental Reset is asserted. This helps ensure that the Receiver Detect circuit does not falsely assume a Receiver is powered on when it is not. This term must be measured at 200mV above the RX ground.

**Figure 42: Minimum Receiver Eye Timing and Voltage Compliance Specification<sup>1</sup>**



1. This diagram is an excerpt from *PCI Express Base Specification, Revision 1.1*, "Differential Receiver (RX) Input Specifications," page 230.

### 15.6.4 Reference Clock


The following table lists the Tsi384's electrical characteristics for the differential SerDes reference clock input (PCIE\_REFCLK\_n/p).

**Table 54: Reference Clock (PCIE\_REFCLK\_n/p) Electrical Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Unit	Notes
V <sub>SW</sub>	Input Voltage Swing	0.1	0.5	1	V	
V <sub>DIFF</sub>	Differential Input Voltage Swing	$V_{DIFF} = V_{SW} * 2$			V	
V <sub>CM</sub>	Differential Input Common Mode Range [(PCIE_REFCLK_p + PCIE_REFCLK_n)/2]	175	-	2000	mV	PCIE_REFCLK_p/n must be AC coupled.
F <sub>in</sub>	Input Clock Frequency	100.00	-	100.00	MHz	
F <sub>PCIE_REFCLK_P/N</sub>	Reference Clock Frequency Tolerance	-300	-	+300	ppm	ppm with respect to 100 MHz, based on the PCIe Specification.
F <sub>in_DC</sub>	Reference Clock Duty Cycle	40	50	60	%	-
J <sub>CLK-REF</sub>	Total Phase Jitter (rms)	-	-	3	ps <sub>rms</sub>	See <sup>a</sup> .
Z <sub>in</sub>	Input Impedance	80	100	114	Ohms	

- a. Total Permissible Phase Jitter on the Reference Clock is 3 ps rms. This value is specified with assumption that the measurement is performed with a 20 GSamples/s scope with more than 1 million samples. The zero-crossing times of each rising edges are recorded and an average Reference Clock is calculated. This average period may be subtracted from each sequential, instantaneous period to find the difference between each reference clock rising edge and the ideal placement to produce the Phase Jitter Sequence. The PSD of the phase jitter is calculated and integrated after being weighted with the transfer function shown in Figure 43. The square root of the resulting integral is the rms Total Phase Jitter.

**Figure 43: Weighing Function for RMS Phase Jitter Calculation**



### 15.6.5 Boundary Scan Test Signal Timing

The following table lists the test signal timings for the Tsi384.

**Table 55: Boundary Scan Test Signal Timings**

Symbol	Parameter	Min	Max	Units	Notes
T <sub>BSF</sub>	JT_TCK Frequency	0	10	MHz	-
T <sub>BSCH</sub>	JT_TCK High Time	50	-	ns	Measured at 1.5V, <sup>a</sup>
T <sub>BSCL</sub>	JT_TCK Low Time	50	-	ns	Measured at 1.5V, <sup>a</sup>
T <sub>BSCR</sub>	JT_TCK Rise Time	-	25	ns	0.8V to 2.0V, <sup>a</sup>
T <sub>BSCF</sub>	JT_TCK Fall Time	-	25	ns	2.0V to 0.8V, <sup>a</sup>
T <sub>SIS1</sub>	Input Setup to JT_TCK	10	-	ns	<sup>b</sup>
T <sub>BSIH1</sub>	Input Hold from JT_TCK	10	-	ns	<sup>b</sup>
T <sub>BSOV1</sub>	JT_TDO Output Valid Delay from falling edge of JT_TCK.	-	15	ns	<sup>c, d</sup>
T <sub>OF1</sub>	JT_TDO Output Float Delay from falling edge of JT_TCK	-	15	ns	<sup>c, e</sup>

- a. Not tested.
- b. See [Figure 44](#).
- c. Outputs precharged to V<sub>DD33</sub>.
- d. See [Figure 45](#).
- e. A float condition occurs when the output current becomes less than I<sub>LO</sub>. Float delay is not tested (see [Figure 45](#)).

### 15.6.6 Reset Timing

The following table lists the reset signal timings for the Tsi384.

**Table 56: Reset Timing**

Symbol	Parameter	Min	Max	Units	Notes
T <sub>POR</sub>	Power supplies in recommended operating range to de-assertion of device reset	100	-	ms	The PCIe specification requires reset (PCIE_PERSTn) to remain asserted for 100 ms after power supplies are valid.
T <sub>ACTIVE</sub>	Reset active time	1	-	ms	-

**Table 56: Reset Timing (Continued)**

Symbol	Parameter	Min	Max	Units	Notes
-	PCI_CLK clock stable to de-assertion of device reset	100	-	us	-
-	Power-up strapping hold from de-assertion of device reset	0	-	ns	-
$T_{HIZ}$	Assertion of reset to outputs tri-state	-	10	ns	-

## 15.7 AC Timing Waveforms

This section contains AC timing waveforms for the Tsi384.

**Figure 44: Input Timing Measurement Waveforms**




Figure 45: Output Timing Measurement Waveforms




Figure 46: PCI/X  $T_{0V} (max)$  Rising Edge AC Test Load






Figure 47: PCI/X  $T_{0V} (max)$  Falling Edge AC Test Load



**Figure 48: PCI/X  $T_{OV}$  (min) AC Test Load**





## 16.2 Thermal Characteristics

Heat generated by the packaged silicon must be removed from the package to ensure the silicon is maintained within its functional and maximum design temperature limits. If heat buildup becomes excessive, the silicon temperature may exceed the temperature limits. A consequence of this is that the silicon may fail to meet the performance specifications and the reliability objectives may be affected.

Failure mechanisms and failure rate of a device has an exponential dependence on the silicon operating temperatures. Therefore, the control of the package, and by extension the Junction temperature, is essential to ensure product reliability. The Tsi384 is specified safe for operation when the Junction temperature is within the recommended limits as shown in [Table 58](#).

[Table 57](#) shows the simulated thermal characteristic ( $\theta_{JB}$  and  $\theta_{JC}$ ) of the Tsi384 package.

**Table 57: Thermal Characteristics**

Interface	Results
$\theta_{JB}$	15.2°C/W
$\theta_{JC}$	9.6°C/W

[Table 58](#) shows the simulated Junction to Ambient ( $\theta_{JA}$ ) characteristics of the Tsi384. The thermal resistance  $\theta_{JA}$  characteristics of a package depends of multiple variables other than just the package. In a typical application, designers must take into account various system-level and environmental characteristics, such as:

- Package mounting (vertical/horizontal)
- System airflow conditions (laminar/turbulent)
- Heat sink design and thermal characteristics
- Heat sink attachment method
- PWB size, layer count, and conductor thickness
- Influence of the heat dissipating components assembled on the PWB (neighboring effects)

The results in [Table 58](#) are based on a JEDEC Thermal Test Board configuration (JESD51-9), and does not factor in the system-level characteristics described above. As such, these values are for reference only.

**Table 58: Junction to Ambient Characteristics**

Device	$\theta_{JA}$ at Specified Airflow (No heat sink)		
	0 m/s	1 m/s	2 m/s
Tsi384	20.9°C/W	19.2°C/W	18.5°C/W

#### Example of Thermal Data Usage

Based on above  $\theta_{JA}$  data and specified conditions, the Junction temperature of the Tsi384 with a 0 m/s airflow can be determined using the following formula:

$$T_J = \theta_{JA} * P + T_{AMB}$$

Where:

- $T_J$  is the Junction temperature
- $P$  is the Power consumption
- $T_{AMB}$  is the Ambient temperature

Assuming a Power consumption of 1.5W and Ambient temperature of 85°C, the resultant Junction temperature would be 116.4°C.

### 16.3 Moisture Sensitivity

The moisture sensitivity level (MSL) for the Tsi384 is 3.



# 17. Ordering Information

Topics discussed include the following:

- “Part Numbers”
- “Part Numbering Information”


## 17.1 Part Numbers

Table 59: Part Numbers

Part Number	Frequency	Temperature	Package	Pin Count
Tsi384-133ILV	133 MHz	Industrial	RoHS/Green	256
Tsi384-133IL	133 MHz	Industrial	Eutectic	256

## 17.2 Part Numbering Information

The part numbering system is explained as follows.



- ( ) – Indicates optional characters.
- Tsi – IDT system interconnect product identifier.
- NNNN – Product number (may be three or four digits).
- SS(S) – Maximum operating frequency or data transfer rate of the fastest interface. For operating frequency numbers, M and G represent MHz and GHz. For transfer rate numbers, M and G represent Mbps and Gbps.

- E – Operating environment in which the product is guaranteed. This code may be one of the following characters:
  - C - Commercial temperature range (0 to +70°C)
  - I - Industrial temperature range (-40 to +85°C)
  - E - Extended temperature range (-55 to +125°C)
- P – The Package type of the product:
  - B - Ceramic ball grid array (CBGA)
  - E, L, J, and K - Plastic ball grid array (PBGA)
  - G - Ceramic pin grid array (CPGA)
  - M - Small outline integrated circuit (SOIC)
  - Q - Plastic quad flatpack (QFP)
- G – IDT products fit into three RoHS-compliance categories:
  - Y - RoHS Compliant (6of6) – These products contain none of the six restricted substances above the limits set in the EU Directive 2002/95/EC.
  - Y - RoHS Compliant (Flip Chip) – These products contain only one of the six restricted substances: Lead (Pb). These flip-chip products are RoHS compliant through the Lead exemption for Flip Chip technology, Commission Decision 2005/747/EC, which allows Lead in solders to complete a viable electrical connection between semiconductor die and carrier within integrated circuit Flip Chip packages.
  - V - RoHS Compliant/Green - These products follow the above definitions for RoHS Compliance and meet JIG (Joint Industry Guide) Level B requirements for Brominated Flame Retardants (other than PBBs and PBDEs).
- Z# – Prototype version status (optional). If a product is released as a prototype then a “Z” is added to the end of the part number. Further revisions to the prototype prior to production release would add a sequential numeric digit. For example, the first prototype version of device would have a “Z,” a second version would have “Z1,” and so on. The prototype version code is dropped once the product reaches production status.

## A. PCIe Programmable Transmit and Receive Equalization

This appendix discusses the following topics:

- “Overview”
- “Transmit Drive Level and Equalization”
- “Receive Equalization”

### A.1 Overview

The Tsi384 has programmable drive strength and transmit boost (pre-emphasis), and receiver equalization. This functionality is described in the following sections.



The information in this appendix is for reference purposes only. Typical Tsi384-based designs do not require changes to the default settings for transmit drive level or receive equalization.

### A.2 Transmit Drive Level and Equalization

The Tsi384’s programmable drive strength and transmit boost accommodates for electrical characteristics that can degrade the signal quality of a link connected to the Tsi384. Decreasing the drive strength of signals also provides the ability to reduce the power consumption of its PCIe port.

The drive strength of each lane can be controlled through TX\_LVL in the “**PCIe Control and Level Override Register**”, and TX\_BOOST in the “**PCIe Output Status and Transmit Override Register**” (see Figure 50).

The transmit boost functionality can be programmed by TX\_BOOST in the “**PCIe Output Status and Transmit Override Register**”. The TX\_BOOST field controls the drive level of subsequent non-transitional bits with respect to the transitional ones. The amount of boost is specified as a ratio of the boost drive strength to the TX\_LVL drive strength, in steps of ~0.37dB.




The Nominal Drive Level is 1.0 V +/-10%.

The formula for calculating the TX\_BOOST is shown in “**PCIe Output Status and Transmit Override Register**”.



The TX\_LVL[4:0] field affects the Tx signal swing. For normal operation, set TX\_LVL to a minimum of 1 V; for long reach compliance, set TX\_LVL up to 1.26 V.

Figure 50: Drive Strength and Equalization Waveform



### A.3 Receive Equalization

The received signal can be internally boosted by configuring RX\_EQ\_VAL in the “**PCIe Receive and Output Override Register**”. The equation that uses the 3-bit field is listed below:

$$\text{Receiver boost} = (\text{RX\_EQ\_VAL} + 1) * 0.5 \text{ dB}$$

For example, setting RX\_EQ\_VAL[2:0] = 3'b100 results in a 2.5dB boost of the received signal. This boost is internal to the device and increases the eye opening when the signals arriving at the pins are degraded.

---

## Glossary

<b>ADB</b>	Allowable disconnect boundary. An ADB is a naturally aligned 128-byte boundary. PCI-X bus masters and targets are permitted to disconnect burst transactions only on ADBs.
<b>Address decode window</b>	The address range defined by a device's base address registers when operating in non-transparent addressing mode. If a transaction address on the bus falls within a device's address decode window, the device claims the transaction.
<b>ADQ</b>	ADB delimited quanta. An ADQ is a portion, or all of, a 128-byte buffer that fits between two allowable disconnect boundaries (ADBs). The ADQ forces address alignment of the data packets within a device's internal buffers. For example, a 128-byte data transfer that crosses an ADB (that is, not aligned) uses two ADQs for the transfer.
<b>Attribute</b>	It is the 36-bit field contained on CBE[3:0]_ and AD[31:0] during the attribute phase of a PCI-X transaction. The initiator of a transaction is responsible for driving the attribute.
<b>Attribute phase</b>	This phase occurs after the address phase(s), and defines additional information about the current PCI-X transaction. The lower bus halves (C/BE[3:0]_ and AD[31:0]) contain the attributes. The upper bus halves (C/BE[7:4]_ and AD[63:32]) are reserved and driven high by 64-bit initiators.
<b>Base and limit register</b>	A configuration register that stores memory or I/O address decode information in a device. If the address of a transaction falls within the window defined by a device's base and limit registers, the device claims the transaction. Base and Limit registers are used only by transparent bridges.
<b>CompactPCI</b>	cPCI. It is an adaptation of the <i>PCI Local Bus Specification (Revision 2.2)</i> for Industrial and/or embedded applications that require a more robust mechanical form factor than desktop PCI.
<b>Completer (PCI-X)</b>	The device that is addressed by a PCI-X transaction (other than a split transaction).
<b>Completer (PCIe)</b>	The device that is targeted by a requester during a PCIe transaction. A requester reads data from a completer, or writes data to a completer. A requester can be either a root complex or an endpoint device.
<b>Completer ID</b>	This value uniquely identifies the completer of a transaction request. It consists of a completer's bus number, device number, and function number.
<b>Configuration transaction</b>	A read or write access of a PCI device's configuration registers.
<b>Downstream port</b>	A PCIe port that points in the direction away from the root complex (for example, a root complex port).
<b>Egress port</b>	A PCIe port that transmits a packet to another PCIe device.
<b>Endpoint</b>	A type of PCIe device, or mode of operation, that function as requesters or completers of PCIe transactions (examples include Ethernet, USB, and graphic devices). If a PCIe port is not configured as a root complex or a switch then it is considered an endpoint. An endpoint can support up to eight functions.
<b>Fairness algorithm</b>	Arbitration logic that helps low and high priority devices gain fair access to a peripheral bus. This logic also helps prevent deadlocks among bus-mastering devices in a system.

---

<b>Flow control</b>	The method of communicating receive buffer status from a receiver to a transmitter to prevent receive buffer overflow and to allow transmitter compliance with ordering rules.
<b>Hierarchy</b>	A PCIe fabric of all devices and links associated with a root complex. The devices can be connected either directly or indirectly (through switches and bridges) to the root complex.
<b>Hot swap</b>	This refers to the process of inserting and extracting CompactPCI boards from an active system without adversely affecting system operation.
<b>Ingress port</b>	A PCIe port that receives a packet from another PCIe device.
<b>Link</b>	An interconnection between two PCIe devices. A link consists of either x1, x2, x4, x8, x16, or x32 pairs of signals between two devices. Each grouping of signals is referred to as a <i>lane</i> .
<b>Memory-mapped I/O</b>	MIO. Memory-mapped I/O is used for non-prefetchable PCI memory transactions.
<b>Message</b>	A TLP used to communicate information outside of the memory, I/O, and configuration spaces. Message TLPs are always posted, and may or may not contain data.
<b>Non-transparent addressing</b>	This type of addressing is used by a PCI bridging device to isolate the primary address map from the secondary address map. It provides address translation for PCI devices located in separate address domains with multiple host processors. This mode of operation, which is sometimes called embedded bridging, allows for distinct PCI memory spaces to be connected through defined windows with address translation from one memory domain to another.
<b>PCI extended capabilities</b>	Optional features supported by the <i>PCI Local Bus Specification</i> . Some examples of extended capabilities include: Vital Product Data, Message Signaled Interrupts, and Slot Numbering. A device that supports extended capabilities uses a PCI capability list to access the features located in its PCI configuration space.
<b>PCI/X</b>	This term refers to both PCI and PCI-X. For example, a PCI/X Interface can operate in either PCI or PCI-X mode.
<b>Prefetchable memory</b>	The process of prefetching memory occurs when a line of information from memory is read before a bus master requests it. If a bus master later requests the memory line, the bus target can supply it immediately. This type of memory access minimizes the time required to retrieve target memory.
<b>Requester (PCI-X)</b>	The initiating device that introduces a transaction into a PCI-X system.
<b>Requester (PCIe)</b>	The device that originates a PCIe transaction. A requester can be either a root complex or an endpoint device.
<b>Requester ID (PCIe)</b>	This value uniquely identifies the requester of a transaction. It consists of a requester's bus number, device number, and function number.
<b>Root complex</b>	This is a type of PCIe device, or mode of operation, that connects a host processor and memory sub-system to a PCIe fabric. The root complex generates transaction requests on behalf of the host processor — such as configuration, memory, and I/O — to other devices in the PCIe hierarchy. It also handles interrupts and power management events. The root complex appears as P2P bridge(s) to the PCIe links, and can support one or more PCIe ports.

---

- Split completion message** A PCI-X response to a pending request that contains data or error information. A single request to a PCI-X device can result in multiple split completion messages.
- Split transaction** A PCI-X transaction that replaces delayed transactions in conventional PCI. All transactions except memory write transactions can be executed as Split transactions in PCI-X.
- Transparent addressing** This type of PCI addressing is used by a bridging device to support configuration mapping but not perform address translation between two buses. When a device is configured in transparent mode, it provides standard PCI bus bridging support through its base and limit registers. These registers define address decode windows for multiple bridges so that transactions can be passed transparently in a system. This enables devices that are connected to multiple bridging devices to share a single, unified address space.
- Upstream port** A PCIe port that points in the direction of the root complex (for example, an endpoint port).



# Index

## A

- absolute maximum ratings 247
- AC timing
  - PCI Interface 250
- AC timing specifications 250
- AC timing waveforms 262
- address decoding
  - I/O memory 48
  - ISA 50
  - memory-mapped I/O 45
  - non-transparent 51
  - opaque 55
  - prefetchable memory 47
  - VGA 50
- advanced error reporting capability registers 218
- arbitration 75
- ASPM 122

## B

- buffer
  - downstream non-posted 42
  - downstream posted 42
  - upstream non-posted 40
  - upstream posted 41
- buffer management 64
- bus arbiter 75

## C

- clocking
  - PCI/X 114
  - PCIe 114
- cold reset 112
- completer abort completion status error 93
- completer abort completion status errors 99
- configuration retry 61
- configuration transaction
  - overview 57
  - Type 0 58
  - Type 1 59
  - Type 1 to special cycle 60
  - Type 1 to Type 0 59
  - Type 1 to Type 1 60

## D

- D state transitions 126
- D0 state 125
- D3cold state 125
- D3hot state 125
- DC and operating characteristics 250
- device power states 125
- device register map 147

- document conventions
  - document status 16
  - numeric conventions 16
  - symbols 16
- downstream
  - data path 38
  - non-transparent registers 214

## E

- ECRC error 86
- EEPROM controller 129
- EEPROM device 130
- EEPROM image 132
- error handling 81
  - PCI 94
  - PCIe 84

## F

- flow control
  - advertisements 63
  - credits 43
  - overview 42

## H

- hot reset 113

## I

- I/O addressing 48
- IEEE 1149.1 Interface 139
- initialization 119
- initialization pattern 120
- interrupt handling 79
- interrupt routing 80
- interrupt sources 80
- ISA addressing 50

## J

- JTAG 137
  - read access 140
  - write access 139
- JTAG test pins 141
- JTAG\_TCK signal 33
- JTAG\_TDI signal 33
- JTAG\_TDO signal 33
- JTAG\_TMS signal 33
- JTAG\_TRSTn signal 33

## L

- L0 state 123
- L1 state 123
- L2/L3 ready 123
- L3 state 123
- LDn state 123
- LOs state 123

**M**

- master-abort errors 89
- mechanical diagram 265
- memory-mapped I/O addressing 45
- message signaled interrupts (MSI) 79
- message signaled interrupts (MSI-X) 79
- message transactions 72
- message-based interrupts
  - enhanced message signaled interrupts 79
  - message signaled interrupts 79

**N**

- non-transparent addressing 51
- non-transparent registers
  - downstream 214
  - upstream 183

**O**

- opaque addressing 55
- opaque registers 181
- operating frequency 269
- ordering information 269

**P**

- package types 269
- part numbering information 269
- PCI capability registers 186
- PCI errors 95
- PCI initialization pattern 120
- PCI Interface
  - AC timing 250
- PCI reset 113
- PCI transactions 69
- PCI/X clocking 114
- PCIe
  - receive equalization 272
  - transmit drive level 271
  - transmit equalization 271
- PCIe capability registers 203
- PCIe clocking 114
- PCIe configuration space 144
- PCIe enhanced configuration 61
- PCIe link states 124
- PCIe reset 112
- PCIe transactions 71
- PCI-X transactions 70
- pin count 269
- poisoned TLP 85
- power characteristics 249
- power management 121
- power management event 126
- power states 122
- power supply sequencing 249
- prefetchable memory addressing 47
- prefetching algorithm 43

**R**

- recommended operating conditions 248
- register map 147
- requestor ID 64
- reset
  - PCI 113
  - PCIe 112
- round-robin arbitration 76

**S**

- SerDes TAP controller 141
- short term caching 44
- split completion message with completer errors 100
- system errors 104

**T**

- TAP controller 138
- target-abort errors 91
- TCK signal 33
- TDI signal 33
- TDO signal 33
- temperature 269
- TEST\_BIDR\_CTL signal (JTAG) 33
- thermal characteristics 266
- timeout errors 103
- timing waveforms 262
- TMS signal 33
- transaction forwarding
  - PCI to PCIe 67
  - PCIe to PCI 65
  - PCIe to PCI-X 66
  - PCI-X to PCIe 68
- transaction management
  - downstream 40
  - upstream 39
- transaction ordering 73
- transactions supported
  - PCI 69
  - PCIe 71
  - PCI-X 70
- TRSTn signal 33
- Type 0 configuration transaction 58
- Type 1 configuration transaction 59
- Type 1 to special cycle configuration transaction 60
- Type 1 to Type 0 configuration transaction 59
- Type 1 to Type 1 configuration transaction 60
- typical applications 25

**U**

- uncorrectable address/attribute errors 89
- uncorrectable data error 87
- Undefined 143
- unexpected completion error 93
- unsupported request completion status errors 92, 99
- upstream

data path [37](#)  
non-transparent registers [183](#)

## V

VGA addressing [50](#)

## W

warm reset [112](#)





## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).