

PTX130R-EB-ST-QFN56-POS/IoT v1.1Ren

This document provides an overview of the hardware comprising the PTX130R-EB-ST-QFN56-POS/IoT v1.1Ren (PTX130R-EB) evaluation board.




Figure 1. PTX130R-EB-ST-QFN56-POS/IoT v1.1Ren Board

Contents

- 1. Power Supply 2
- 2. USB Interface 2
- 3. Interface Switching 2
- 4. PMOD 3
- 5. Logic Level 3
- 6. Clocking 3
- 7. Debugging 4
- 8. Power Consumption 4
- 9. Schematics 4
- 10. Revision History 5

1. Power Supply

The PTX130R-EB board is powered via a USB-C connection. The board can be operated in two voltage settings (3.7V and 5.4V) that are selected by SW200 on the left side of the board.



The board's default is 5.4V, which is also the setting used for all compliance tests.

2. USB Interface

The USB Interface is handled by an CH340E USB <-> UART bridge. Driver installation is automatic on Windows® 10.



If automatic installation fails or you have an older version of Windows, download the drivers from the manufacturer's [website](#).

3. Interface Switching

The PTX130R-EB board allows to switch between the three interfaces supported by the PTX130R device using the SIF1 / SIF2 switches.


SIF1	SIF2	Interface	Picture of switches to be used:
0	0	SPI	
0	1	UART → USB	
1	0	I ² C	

The UART Interface is connected to the USB bridge and can be accessed via the USB-C plug. SPI and I²C are connected to a 2 x 5-pin header on the low side of the board:



4. PMOD

SPI is also available via a PMOD 2 x 6-pin connector. The PMOD connector allows connecting to a multitude of MCU demo boards. Example firmware is available for the TB-S3A1 board from Renesas.



5. Logic Level


By default, the chip logic level is set to the on-board generated 3.3V (JMP302 in the “onboard” position).

However, it can also be defined from the PMOD connector. If JMP302 is in the PMOD position the voltage level on pins 6 and 12 of the PMOD connector will define the communication logic level.

Values between 1.8V and 5.5V are acceptable.

6. Clocking

The PTX130R device’s default clock source is a 27MHz crystal (Q300). The board gives the possibility to use an external clock source instead. For this, the 0R jumper R301 must be moved to position R300.




When completed, an external clock can be supplied via the U.FL plug K300.

7. Debugging

The PCB has three debug LEDs.




Two above the USB plug for supply.



One below the USB plug for UART communication.

In addition, GPIO5 to GPIO12 and ATEST2/3 are accessible via a pin header on the top of the board.



8. Power Consumption

Component	Typical Consumption [mA]
CH340E	12
NX3L4684TK	0.0003
TLV75533	0.025
TPS63036	0.025
PTX130 (0% sine)	43
PTX130 (100% sine)	372

Total consumption on USB port:

- Differential mode: 436mA, 2.066W
- Single ended mode: 346mA, 1.71W


9. Schematics


See the schematics located at the end of this document.

10. Revision History


Revision	Date	Description
1.00	Oct 3, 2024	Initial release.

PTX130R-EB-ST-QFN56-POS/IoT




Title Top.SchDoc			EPSPG/CSD	 www.renesas.com
Size: A4	Drawn by: gheh	Revision: v1.1Ren		
Date: 24/11/2023	Time: 11:26:18	Sheet 1 of 4		
File: Top.SchDoc				

USB-C




PMOD



PIN - SPI - I2C - UART
 HIF1 - NSS - ADDR0 - CTS
 HIF2 - SCK - ADDR1 - RTS
 HIF3 - MOSI - SDA - RXD
 HIF4 - MISO - SCL - TXD

1) LSBs of I2C address, evaluated at boot



Title **USB.SchDoc**

Size: **A4**

Drawn by: **gheh**

Revision: **v1.1Ren**

EPSPG/CSD

RENESAS

Date: **24/11/2023**


Time: **11:26:19**

Sheet **2** of **4**


www.renesas.com

File: **USB.SchDoc**

5V Supply




3V3 Supply




Title Supply.SchDoc			EPSPG/CSD	RENESAS www.renesas.com
Size: A4	Drawn by: gheh	Revision: v1.1Ren		
Date: 24/11/2023	Time: 11:26:19	Sheet 3 of 4		
File: Supply.SchDoc				


PTX130



Title PTX130.SchDoc			EPSPG/CSD	RENESAS
Size: A4	Drawn by: gheh	Revision: v1.1Ren		
Date: 24/11/2023	Time: 11:26:19	Sheet 4 of 4	www.renesas.com	
File: PTX130.SchDoc				


View from Top side (Scale 2:1)



Title: Assembly Top		Size: A4	 www.renesas.com
Project: Eval Board PTX130.PrjPcb			
Date: 24/11/2023 Time: 11:26		Sheet 1 of 1	
File: Assembly.PCBDwf			





RENESAS
 PTX130R-EB-ST
 QFN56-POS/IoT
 v1.1Ren


PTX130R



GND	IRQ	MOSI	GND
SCL	SDA	MISO	SCK
		NSS	

S1	S2	IFACE
0	0	SPI
0	1	USB
1	0	I2C
1	1	rsvrd





IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.