



PFESiP EP-1 Evaluation Board Lite


PAGE 1	TITLE PAGE
PAGE 2	REVISION LEVEL HISTORY
PAGE 3	CPU(SBUS, MEMC)
PAGE 4	CPU(PORT)
PAGE 5	CPU(ModeSW, N-Wire)
PAGE 6	CPU(PS)
PAGE 7	CPU(A/D, USB2.0)
PAGE 8	UART/USB, PushSW, PON_RES
PAGE 9	FlashMem, SDRAM16
PAGE 10	LAN
PAGE 11	FPGA1(SBUS, PORT)
PAGE 12	FPGA1(MEM I/F, MISC)
PAGE 13	FPGA1(GPIO), CON50
PAGE 14	FPGA1(Configuration)
PAGE 15	FPGA1(PS)
PAGE 16	PS







TITLE		<i>Midas lab</i>
Title	PFESiP EP-1 Evaluation Board Lite	
Size	Document Number	Rev
A3	S813BA01	1.0
Date:	Monday, July 28, 2008	Sheet 1 of 16


Date	Revision	Page	Description of Changes
2008.02.15	0.0		First Edition
2008.03.13	0.0	7	1Kohm is mounted on R31. R33 is unmounted.
2008.03.21	0.0	10	0ohm is mounted on R79. R78 is unmounted.
2008.04.12	0.1	8	1. U10 TL7705ACD is changed to TL7702ACD. Additionally, the following corrections. U10:7 --x-- +5V (The pattern is cut.) U10:7 -- 5.6K -- +5V U10:7 -- 10K -- GND
		16	2. Remodeling of RST- of CP2102. U9:2 --x-- U7:11 (The pattern is cut.)
2008.04.21	1.0	7,8,10,12,16	3. CA1 100uF is changed to 470uF.
		14	The parts number of LED was changed.
2008.04.24	1.0	7,8,10,12	CN11(JTAG) is unmounted.
2008.05.13	1.0	10	The value of resister for LED was changed.
			The value of resister(R81,R82) for LED was changed.

REVISION LEVEL HISTORY			<i>Midas lab</i>
Title PFESIP EP-1 Evaluation Board Lite			
Size A3	Document Number S813BA01	Rev 1.0	
Date: Monday, July 28, 2008	Sheet 2	of 16	











CPU(PS)		Midas lab
Title PFESIP EP-1 Evaluation Board Lite		
Size A3	Document Number S813BA01	Rev 1.0
Date: Monday, July 28, 2008	Sheet 6	of 16







Rev.1.0 2008.04.24
 Rev.1.0 2008.04.21

CPU(A/D,USB2.0)		Midas lab
Title PFESIP EP-1 Evaluation Board Lite		
Size A3	Document Number S813BA01	Rev 1.0
Date: Monday, July 28, 2008	Sheet 7	of 16





DSUB9,PushSW,PON_RES		Midas lab
Title PFESIP EP-1 Evaluation Board Lite		
Size A3	Document Number S813BA01	Rev 1.0
Date: Monday, July 28, 2008	Sheet 8 of 16	







LED12 and 13 are arranged at the position of the LED pipe of the connector.





LAN		<i>Midas lab</i>
Title	PFESIP EP-1 Evaluation Board Lite	
Size	Document Number	Rev
A3	S813BA01	1.0
Date:	Monday, July 28, 2008	Sheet 10 of 16









EP2S15F484C5N
(S813PLD01)














FPGA1(Configuration)		<i>Midas lab</i>
Title PFESIP EP-1 Evaluation Board Lite		
Size A3	Document Number S813BA01	Rev 1.0
Date: Monday, July 28, 2008		Sheet 14 of 16



FPGA1(PS)		Midas lab	
Title PFESIP EP-1 Evaluation Board Lite			
Size A3	Document Number S813BA01	Rev 1.0	
Date: Monday, July 28, 2008		Sheet 15	of 16



PS		Midas lab
Title PFESIP EP-1 Evaluation Board Lite		
Size A3	Document Number S813BA01	Rev 1.0
Date: Monday, July 28, 2008	Sheet 16	of 16