

お客様各位

カタログ等資料中の旧社名の扱いについて

2010年4月1日を以ってNECエレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し、両社の全ての事業が当社に承継されております。従いまして、本資料中には旧社名での表記が残っておりますが、当社の資料として有効ですので、ご理解の程宜しくお願ひ申し上げます。

ルネサスエレクトロニクス ホームページ (<http://www.renesas.com>)

2010年4月1日
ルネサスエレクトロニクス株式会社

【発行】ルネサスエレクトロニクス株式会社 (<http://www.renesas.com>)

【問い合わせ先】<http://japan.renesas.com/inquiry>

ご注意書き

1. 本資料に記載されている内容は本資料発行時点のものであり、予告なく変更することがあります。当社製品のご購入およびご使用にあたりましては、事前に当社営業窓口で最新の情報をご確認いただきますとともに、当社ホームページなどを通じて公開される情報に常にご注意ください。
2. 本資料に記載された当社製品および技術情報の使用に関連し発生した第三者の特許権、著作権その他の知的財産権の侵害等に関し、当社は、一切その責任を負いません。当社は、本資料に基づき当社または第三者の特許権、著作権その他の知的財産権を何ら許諾するものではありません。
3. 当社製品を改造、改変、複製等しないでください。
4. 本資料に記載された回路、ソフトウェアおよびこれらに関連する情報は、半導体製品の動作例、応用例を説明するものです。お客様の機器の設計において、回路、ソフトウェアおよびこれらに関連する情報を使用する場合には、お客様の責任において行ってください。これらの使用に起因しお客様または第三者に生じた損害に関し、当社は、一切その責任を負いません。
5. 輸出に際しては、「外国為替及び外国貿易法」その他輸出関連法令を遵守し、かかる法令の定めるところにより必要な手続を行ってください。本資料に記載されている当社製品および技術を大量破壊兵器の開発等の目的、軍事利用の目的その他軍事用途の目的で使用しないでください。また、当社製品および技術を国内外の法令および規則により製造・使用・販売を禁止されている機器に使用することができません。
6. 本資料に記載されている情報は、正確を期すため慎重に作成したのですが、誤りがないことを保証するものではありません。万一、本資料に記載されている情報の誤りに起因する損害がお客様に生じた場合においても、当社は、一切その責任を負いません。
7. 当社は、当社製品の品質水準を「標準水準」、「高品質水準」および「特定水準」に分類しております。また、各品質水準は、以下に示す用途に製品が使われることを意図しておりますので、当社製品の品質水準をご確認ください。お客様は、当社の文書による事前の承諾を得ることなく、「特定水準」に分類された用途に当社製品を使用することができません。また、お客様は、当社の文書による事前の承諾を得ることなく、意図されていない用途に当社製品を使用することができません。当社の文書による事前の承諾を得ることなく、「特定水準」に分類された用途または意図されていない用途に当社製品を使用したことによりお客様または第三者に生じた損害等に関し、当社は、一切その責任を負いません。なお、当社製品のデータ・シート、データ・ブック等の資料で特に品質水準の表示がない場合は、標準水準製品であることを表します。
標準水準： コンピュータ、OA 機器、通信機器、計測機器、AV 機器、家電、工作機械、パーソナル機器、産業用ロボット
高品質水準： 輸送機器（自動車、電車、船舶等）、交通用信号機器、防災・防犯装置、各種安全装置、生命維持を目的として設計されていない医療機器（厚生労働省定義の管理医療機器に相当）
特定水準： 航空機器、航空宇宙機器、海底中継機器、原子力制御システム、生命維持のための医療機器（生命維持装置、人体に埋め込み使用するもの、治療行為（患部切り出し等）を行うもの、その他直接人命に影響を与えるもの）（厚生労働省定義の高度管理医療機器に相当）またはシステム等
8. 本資料に記載された当社製品のご使用につき、特に、最大定格、動作電源電圧範囲、放熱特性、実装条件その他諸条件につきましては、当社保証範囲内でご使用ください。当社保証範囲を超えて当社製品をご使用された場合の故障および事故につきましては、当社は、一切その責任を負いません。
9. 当社は、当社製品の品質および信頼性の向上に努めておりますが、半導体製品はある確率で故障が発生したり、使用条件によっては誤動作したりする場合があります。また、当社製品は耐放射線設計については行っておりません。当社製品の故障または誤動作が生じた場合も、人身事故、火災事故、社会的損害などを生じさせないようお客様の責任において冗長設計、延焼対策設計、誤動作防止設計等の安全設計およびエージング処理等、機器またはシステムとしての出荷保証をお願いいたします。特に、マイコンソフトウェアは、単独での検証は困難なため、お客様が製造された最終の機器・システムとしての安全検証をお願いいたします。
10. 当社製品の環境適合性等、詳細につきましては製品個別に必ず当社営業窓口までお問合せください。ご使用に際しては、特定の物質の含有・使用を規制する RoHS 指令等、適用される環境関連法令を十分調査のうえ、かかる法令に適合するようご使用ください。お客様がかかる法令を遵守しないことにより生じた損害に関し、当社は、一切その責任を負いません。
11. 本資料の全部または一部を当社の文書による事前の承諾を得ることなく転載または複製することを固くお断りいたします。
12. 本資料に関する詳細についてのお問い合わせその他お気付きの点等がございましたら当社営業窓口までご照会ください。

注 1. 本資料において使用されている「当社」とは、ルネサスエレクトロニクス株式会社およびルネサスエレクトロニクス株式会社とその総株主の議決権の過半数を直接または間接に保有する会社をいいます。

注 2. 本資料において使用されている「当社製品」とは、注 1 において定義された当社の開発、製造製品をいいます。



Block Library

CMOS-N5 Family

CMOS Gate Array

Memory Ver.2.0

Document No. A14683JJ2V0BL00 (2nd edition)
Date Published September 2000 N CP(K)

© NEC Corporation 2000
Printed in Japan

[MEMO]

Summary of Contents

CHAPTER 1	HIGH DENSITY SINGLE-PORT RAM BLOCK	
	(Soft Macro).....	1
CHAPTER 2	HIGH DENSITY DUAL-PORT RAM BLOCK	
	(Soft Macro).....	83
APPENDIX	BASIC RAM BLOCK	133

本製品が外国為替および外国貿易管理法の規定による規制貨物等（または役務）に該当するか否かは、ユーザ（仕様を決定した者）が判定してください。

- 本資料の内容は予告なく変更することがありますので、最新のものであることをご確認の上ご使用ください。
 - 文書による当社の承諾なしに本資料の転載複製を禁じます。
 - 本資料に記載された製品の使用もしくは本資料に記載の情報の使用に際して、当社は当社もしくは第三者の知的財産権その他の権利に対する保証または実施権の許諾を行うものではありません。上記使用に起因する第三者所有の権利にかかわる問題が発生した場合、当社はその責を負うものではありませんのでご了承ください。
 - 本資料に記載された回路、ソフトウェア、及びこれらに付随する情報は、半導体製品の動作例、応用例を説明するためのものです。従って、これら回路・ソフトウェア・情報をお客様の機器に使用される場合には、お客様の責任において機器設計をしてください。これらの使用に起因するお客様もしくは第三者の損害に対して、当社は一切その責を負いません。
 - 当社は品質、信頼性の向上に努めていますが、半導体製品はある確率で故障が発生します。当社半導体製品の故障により結果として、人身事故、火災事故、社会的な損害等を生じさせない冗長設計、延焼対策設計、誤動作防止設計等安全設計に十分ご注意願います。
 - 当社は、当社製品の品質水準を「標準水準」、「特別水準」およびお客様に品質保証プログラムを指定して頂く「特定水準」に分類しております。また、各品質水準は以下に示す用途に製品が使われることを意図しておりますので、当社製品の品質水準をご確認の上ご使用願います。
 - 標準水準：コンピュータ、OA機器、通信機器、計測機器、AV機器、家電、工作機械、パーソナル機器、産業用ロボット
 - 特別水準：輸送機器（自動車、列車、船舶等）、交通用信号機器、防災／防犯装置、各種安全装置、生命維持を直接の目的としない医療機器
 - 特定水準：航空機器、航空宇宙機器、海底中継機器、原子力制御システム、生命維持のための医療機器、生命維持のための装置またはシステム等
- 当社製品のデータ・シート／データ・ブック等の資料で、特に品質水準の表示がない場合は標準水準製品であることを表します。当社製品を上記の「標準水準」の用途以外でご使用をお考えのお客様は、必ず事前に当社販売窓口までご相談頂きますようお願い致します。

本版で改訂された主な箇所

箇所	内容
pp.12 ~ 15, 52, 53, 60, 61	次のブロックの Basic RAM, 端子情報 (Input, Output) , Switching speed, Read Cycle Timing, Write Cycle Timing, Equivalent Cells を追加。 RB4H, RB4M, RBCM, RBEH

本文欄外の★印は、本版で改訂された主な箇所を示しています。

巻末にアンケート・コーナーを設けております。このドキュメントに対するご意見をお気軽にお寄せください。

[MEMO]

はじめに

1. 構成

このマニュアルは、CMOS-N5ファミリ用メモリ・ブロック・ライブラリについて記載しています。回路設計を行う際は必ず先にCMOS-N5ファミリ 設計マニュアル(A13826J)を読んでください。

また、マニュアルに記載された事項（一般事項、注意事項、制限事項）は必ずお守りください。お守りいただけない場合、LSI製品の品質や性能の低下，および動作の異常が生じることがあります。

このマニュアルは、次のような構成になっています。

(1) はじめに

このマニュアルを活用されるにあたっての注意事項、用語、定義などを説明しています。

(2) CONTENTS

目次をインタフェース/ファンクション・ブロックのアルファベット順リストとして作成してあります。ブロック名から探すときなどに利用してください。CONTENTS中のハイフンは“検討中”を表します。

(3) CHAPTER1 HIGH DENSITY SINGLE-PORT RAM BLOCK (Soft Macro)


(4) CHAPTER2 HIGH DENSITY DUAL-PORT RAM BLOCK (Soft Macro)

(5) APPENDIX BASIC RAM BLOCK

CHAPTER 1, CHAPTER 2, APPENDIXは、それぞれのブロックについて、アルファベット順に並べてあります。各ページには、論理シンボル、真理値表、入出力データ、スイッチング・スピード（伝達遅延時間）などを記載してあります。

なお、CMOS-N5ファミリの高密度RAMブロックはソフト・マクロ構成となっています。6種類のハード・マクロを基にビット、ワードを構成し、テスト回路（BIST）、セクタを内蔵するソフト・マクロです。そのため、このマニュアルでは、ベシックRAMブロック（ハード・マクロ）と高密度RAMブロック（ソフト・マクロ）を記載しています。またメモリ・ブロックを使用する場合、使用セル数と各マスタごとの使用可能セル数により搭載不可能な場合があります。回路設計を行う際は、必ず先にCMOS-N5ファミリ 設計マニュアル(A13826J)をお読みください。

2. ブロック・ライブラリ記載内容の説明



- (1) Block Type : 機能ブロックの名称
- (2) Function : そのブロックの機能名
- (3) Basic RAM : そのブロックのBasic RAM構成
- (4) Logic Diagram : そのブロックの論理シンボル (論理図)
- (5) Truth Table : そのブロックの真理値表
- (6) Input : 入力端子の端子名, ファンイン
- (7) Output : 出力端子の端子名, ファンアウト
- (8) Switching speed: そのブロックの伝達遅延時間など
- (9) Equivalent Cells: 使用セル数

なお、スイッチング・スピードの記号は以下のとおりです。

A Y (H L)

(10) (11)(12)


- (10) 信号のパス名 (入力 出力)
- (11) 入力信号の状態 (H:ハイ・レベル, L:ロウ・レベル, Z:ハイ・インピーダンス)
- (12) 出力信号の状態 (H:ハイ・レベル, L:ロウ・レベル, Z:ハイ・インピーダンス)

3. メモリ・タイミング

斜線の部分はアドレスまたはCSBが変化するとき，内部回路で一時的にハイ・インピーダンス状態になります。そのため出力がこの間不定になります。


3.1 高密度RAM (シングルポート)

(1) ライト・サイクル・タイミング 1 (WEBコントロール・モード)




注意 WEBまたはCSBはADDRESS信号が変化の間はハイ・レベルでなければなりません。また，DOにDIが出力される時間は，WEBの立ち下がりから t_{wec} 経過した時間と，DIの変化からDOが変化するまでの時間のどちらか遅い方で決まります。

(2) ライト・サイクル・タイミング 2 (CSBコントロール・モード)



注意 WEBまたはCSBはADDRESS信号が変化の間はハイ・レベルでなければなりません。また，DOにDIが出力される時間は，WEBの立ち下がりから t_{wec} 経過した時間と，DIの変化からDOが変化するまでの時間のどちらか遅い方で決まります。

(3) リード・サイクル・タイミング 1 (アドレス・アクセス)




CSB = 0, WEB = 1, REB = 0

tACA: アドレスが決定後, 出力が確定するまでの時間。

tOH: 任意のアドレスが変化するとき, 変化する前のデータが保持されている時間


(4) リード・サイクル・タイミング 2 (REBアクセス)



CSB = 0, WEB = 1

注意 ADDRESS信号は, REB信号のロウ・レベル伝達と同時に, あるいはそれ以前に確定しなければなりません。

(5) リード・サイクル・タイミング 3 (CSBアクセス)




REB = 0, WEB = 1

注意 ADDRESS信号は, CSB信号のロウ・レベル伝達と同時に, あるいはそれ以前に確定しなければなりません。


3.2 高密度RAM (デュアルポート)

(1) ライト・サイクル・タイミング 1 (WEBコントロール・モード)




注意 WEBまたはWSBはADDRESS信号が変化の間はハイ・レベルでなければなりません。
また、READアドレス、WRITEアドレスが同一アドレスの場合、DOにDIが出力される時間は、WEBの立ち下がりから t_{wEC} 経過した時間と、DIの変化からDOが変化するまでの時間のどちらか遅い方で決まります。

(2) ライト・サイクル・タイミング 2 (WSBコントロール・モード)




注意 WEBまたはWSBはADDRESS信号が変化の間はハイ・レベルでなければなりません。
また、READアドレス、WRITEアドレスが同一アドレスの場合、DOにDIが出力される時間は、WEBの立ち下がりから t_{wEC} 経過した時間と、DIの変化からDOが変化するまでの時間のどちらか遅い方で決まります。

(3) リード・サイクル・タイミング 1 (RSB=0)



(4) リード・サイクル・タイミング 2



注意 ADDRESS信号は、RSB信号のロウ・レベル伝達と同時に、あるいはそれ以前に確定していなければなりません。

4. BIST(Built in Self Test)

BISTとはRAM用テスト回路のことです。テスト・アドレス発生器，テスト・データ発生器，テスト・イネーブル発生器，期待値発生器，比較器から構成されています。テスト用端子としてTEB,TIN,TOUTの3本を外部端子に接続するだけでRAMのテストが行えます。また複数のRAMを搭載した場合にも，簡単にテストすることができます。

関連資料

関連資料は暫定版の場合がありますが、この資料では「暫定」の表示をしておりません。あらかじめ、ご了承ください。

- CMOS-N5ファミリ 設計マニュアル (A13826J)
- CMOS-N5 Family Block Library (A13872J)
- CMOS-N5 Family Memory Block Library (このマニュアル)
- CMOS-N5 ファミリ 設計マニュアル メガマクロ編 (A14759J)
- テスト容易化設計 ユーザーズ・マニュアル (A14357J)

設計する際は最新の資料を使用させていただくため、NEC販売担当または特約店にご確認ください。

CONTENTS

CHAPTER 1 HIGH DENSITY SINGLE-PORT RAM BLOCK (Soft Macro)						Page
						1
Block Type	Function	Basic RAM	Test Block	Equivalent Cells	Page	
RB47	16 words x 4 bits Single-port RAM	K147 × 1	RU47	572	2	
RB49	32 words x 4 bits Single-port RAM	K149 × 1	RU49	825	4	
RB4B	64 words x 4 bits Single-port RAM	K149 × 2	RU4B	1448	6	
RB4D	128 words x 4 bits Single-port RAM	K14D × 1	RU4D	1983	8	
RB4F	256 words x 4 bits Single-port RAM	K14D × 2	RU4F	3726	10	
RB4H(*)	512 words x 4 bits Single-port RAM	K14D × 4	RU4H	7165	12	
RB4M(*)	1K words x 4 bits Single-port RAM	K14D × 8	RU4M	14102	14	
RB4S	2K words x 4 bits Single-port RAM	K14D × 16	RU4S	27942	16	
RB87	16 words x 8 bits Single-port RAM	K147 × 2	RU87	952	18	
RB89	32 words x 8 bits Single-port RAM	K149 × 2	RU89	1454	20	
RB8B	64 words x 8 bits Single-port RAM	K18B × 1	RU8B	1993	22	
RB8D	128 words x 8 bits Single-port RAM	K14D × 2	RU8D	3735	24	
RB8F	256 words x 8 bits Single-port RAM	K18F × 1	RU8F	6307	26	
RB8H	512 words x 8 bits Single-port RAM	K18F × 2	RU8H	12330	28	
RB8M	1K words x 8 bits Single-port RAM	K18F × 4	RU8M	24310	30	
RBAB	64 words x 10 bits Single-port RAM	K1AB × 1	RUAB	2338	32	
RBAD	128 words x 10 bits Single-port RAM	K1AB × 2	RUAD	4404	34	
RBAF	256 words x 10 bits Single-port RAM	K1AB × 4	RUAF	8495	36	
RBAH	512 words x 10 bits Single-port RAM	K1AB × 8	RUAH	16689	38	
RBC7	16 words x 16 bits Single-port RAM	K147 × 4	RUC7	1722	40	
RBC9	32 words x 16 bits Single-port RAM	K149 × 4	RUC9	2710	42	
RBCB	64 words x 16 bits Single-port RAM	K18B × 2	RUCB	3765	44	
RBCD	128 words x 16 bits Single-port RAM	K14D × 4	RUCD	7236	46	
RBCF	256 words x 16 bits Single-port RAM	K18F × 2	RUCF	12367	48	
RBCH	512 words x 16 bits Single-port RAM	K18F × 4	RUCH	24366	50	
RBCM(*)	1K words x 16 bits Single-port RAM	K18F × 8	RUCM	48372	52	

Remark (*): Under development

SINGLE-PORT HIGH DENSITY RAM

Block Type	Function	Basic RAM	Test Block	Equivalent Cells	Page
RBEB	64 words x 20 bits Single-port RAM	K1AB × 2	RUEB	4463	54
RBED	128 words x 20 bits Single-port RAM	K1AB × 4	RUED	8574	56
RBEF	256 words x 20 bits Single-port RAM	K1AB × 8	RUEF	16751	58
RBEH(*)	512 words x 20 bits Single-port RAM	K1AB × 16	RUEH	33080	60
RBH7	16 words x 32 bits Single-port RAM	K147 × 8	RUH7	3262	62
RBH9	32 words x 32 bits Single-port RAM	K149 × 8	RUH9	5222	64
RBHB	64 words x 32 bits Single-port RAM	K18B × 4	RUHB	7318	66
RBHD	128 words x 32 bits Single-port RAM	K14D × 8	RUHD	14245	68
RBHF	256 words x 32 bits Single-port RAM	K18F × 4	RUHF	24442	70
RBHH	512 words x 32 bits Single-port RAM	K18F × 8	RUHH	48463	72
RBKB	64 words x 40 bits Single-port RAM	K1AB × 4	RUKB	8704	74
RBKD	128 words x 40 bits Single-port RAM	K1AB × 8	RUKD	16905	76
RBKF	256 words x 40 bits Single-port RAM	K18F × 5	RUKF	30497	78

Remark (*): Under development

Block Type	Function	Basic RAM	Test Block	Equivalent Cells	Page
R947	16 words x 4 bits Dual-port RAM	K247 × 1	RU47	727	84
R949	32 words x 4 bits Dual-port RAM	K249 × 1	RU49	1190	86
R94B	64 words x 4 bits Dual-port RAM	K249 × 2	RU4B	2164	88
R94D	128 words x 4 bits Dual-port RAM	K24D × 1	RU4D	2979	90
R94F	256 words x 4 bits Dual-port RAM	K24D × 2	RU4F	5692	92
R94H	512 words x 4 bits Dual-port RAM	K24D × 4	RU4H	11056	94
R987	16 words x 8 bits Dual-port RAM	K247 × 2	RU87	1243	96
R989	32 words x 8 bits Dual-port RAM	K249 × 2	RU89	2160	98
R98B	64 words x 8 bits Dual-port RAM	K28B × 1	RU8B	3023	100
R98D	128 words x 8 bits Dual-port RAM	K24D × 2	RU8D	5699	102
R98F	256 words x 8 bits Dual-port RAM	K28F × 1	RU8F	9504	104
R9AB	64 words x 10 bits Dual-port RAM	K2AB × 1	RUAB	3494	106
R9AD	128 words x 10 bits Dual-port RAM	K2AB × 2	RUAD	6703	108
R9C7	16 words x 16 bits Dual-port RAM	K247 × 4	RUC7	2291	110
R9C9	32 words x 16 bits Dual-port RAM	K249 × 4	RUC9	4104	112
R9CB	64 words x 16 bits Dual-port RAM	K28B × 2	RUCB	5802	114
R9CD	128 words x 16 bits Dual-port RAM	K24D × 4	RUCD	11119	116
R9CF	256 words x 16 bits Dual-port RAM	K28F × 2	RUCF	18708	118
R9EB	64 words x 20 bits Dual-port RAM	K2AB × 2	RUEB	6748	120
R9ED	128 words x 20 bits Dual-port RAM	K2AB × 4	RUED	13118	122
R9H7	16 words x 32 bits Dual-port RAM	K247 × 8	RUH7	4363	124
R9H9	32 words x 32 bits Dual-port RAM	K249 × 8	RUH9	7968	126
R9HB	64 words x 32 bits Dual-port RAM	K28B × 4	RUHB	11341	128
R9KB	64 words x 40 bits Dual-port RAM	K2AB × 4	RUKB	13237	130

Block Typeck	Function	Equivalent Cells	Page
K147	16 words x 4 bits Single-port RAM	348	134
K149	32 words x 4 bits Single-port RAM	611	136
K14D	128 words x 4 bits Single-port RAM	1738	138
K18B	64 words x 8 bits Single-port RAM	1701	140
K18F	256 words x 8 bits Single-port RAM	6004	142
K1AB	64 words x 10 bits Single-port RAM	2025	144
K247	16 words x 4 bits Dual-port RAM	481	146
K249	32 words x 4 bits Dual-port RAM	945	148
K24D	128 words x 4 bits Dual-port RAM	2688	150
K28B	64 words x 8 bits Dual-port RAM	2712	152
K28F	256 words x 8 bits Dual-port RAM	9184	154
K2AB	64 words x 10 bits Dual-port RAM	3164	156

CHAPTER 1

HIGH DENSITY


SINGLE-PORT RAM BLOCK

(Soft Macro)

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB47	16 words × 4 bits Single-port RAM	K147 × 1

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
 DIn : Input data
 ADn : Address data
 CSB : Chip select
 WEB : Write enable
 REB : Read enable
 DOn : Output data
 TEB : Test enable
 TIN : Test clock
 TOUT: Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3 →DO0 to DO3	(LH)		4.21	
:	:	:	:	:	:		(HH)		4.27	
H04	DI3	2.1	N04	DO3	32.0		(HL)		3.77	
H05	AD0	2.1	N05	TOUT	34.0		(LL)		3.71	
H08	AD3	2.1				CSB →DO0 to DO3	(LH)		1.54	
H09	WEB	2.1					(HL)		1.54	
H10	REB	1.0				REB →DO0 to DO3	(LH)		1.54	
H11	CSB	1.0					(HL)		1.54	
H12	TIN	2.1				DI0 to DI3 →DO0 to DO3	(HH)		2.53	
H13	TEB	4.1					(LL)		2.38	
Equivalent Cells		572								

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.686		
Address access time	tACA			7.686
Address output hold time	tOH	2.226		
CSB access time	tCSC			2.772
CSB output hold time	tCSL	0.924		2.772
CSB output set time	tCLL	0.924		
REB access time	tREC			2.772
REB output hold time	tREL	0.924		2.772
REB output set time	tRLL	0.924		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.630		
CSB-WEB reset time	tCWR	4.819		
Write pulse width	tWP	4.819		
Address setup time	tAS	6.032		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.520		
Input data hold time	tDH	3.144		
WEB access time	tWEC			3.132

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																										
RB49	32 words × 4 bits Single-port RAM	K149 × 1																																																																																																																										
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																												
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																				
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																			
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																			
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																			
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																			
1	X	X	X	1	X	X	0	X	Hold																																																																																																																			
1	X	X	X	X	1	1	0	X	Hold																																																																																																																			
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																			
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																												
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">AD0 to AD4 (LH) →DO0 to DO3 (HH)</td> <td rowspan="4">(HL)</td> <td rowspan="4"></td> <td rowspan="4">4.29</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2">(HL)</td> <td rowspan="2"></td> <td rowspan="2">1.57</td> <td rowspan="2">1.55</td> </tr> <tr> <td>H09</td> <td>AD4</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H10</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2">(HL)</td> <td rowspan="2"></td> <td rowspan="2">1.57</td> <td rowspan="2">1.55</td> </tr> <tr> <td>H11</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H12</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="2">(LL)</td> <td rowspan="2"></td> <td rowspan="2">2.54</td> <td rowspan="2">2.37</td> </tr> <tr> <td>H13</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H14</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4 (LH) →DO0 to DO3 (HH)	(HL)		4.29		:	:	:	:	:	:	H04	DI3	2.1	N04	DO3	32.0	H05	AD0	2.1	N05	TOUT	34.0	:	:	:				CSB (LH) →DO0 to DO3 (HL)	(HL)		1.57	1.55	H09	AD4	2.1				H10	WEB	2.1				REB (LH) →DO0 to DO3 (HL)	(HL)		1.57	1.55	H11	REB	1.0				H12	CSB	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)	(LL)		2.54	2.37	H13	TIN	2.1				H14	TEB	4.1								
Input			Output			Switching speed																																																																																																																						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																				
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																		
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4 (LH) →DO0 to DO3 (HH)	(HL)		4.29																																																																																																																			
:	:	:	:	:	:																																																																																																																							
H04	DI3	2.1	N04	DO3	32.0																																																																																																																							
H05	AD0	2.1	N05	TOUT	34.0																																																																																																																							
:	:	:				CSB (LH) →DO0 to DO3 (HL)	(HL)		1.57	1.55																																																																																																																		
H09	AD4	2.1																																																																																																																										
H10	WEB	2.1				REB (LH) →DO0 to DO3 (HL)	(HL)		1.57	1.55																																																																																																																		
H11	REB	1.0																																																																																																																										
H12	CSB	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)	(LL)		2.54	2.37																																																																																																																		
H13	TIN	2.1																																																																																																																										
H14	TEB	4.1																																																																																																																										
Equivalent Cells		825																																																																																																																										

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.830		
Address access time	tACA			7.830
Address output hold time	tOH	2.316		
CSB access time	tCSC			2.826
CSB output hold time	tCSL	0.930		2.790
CSB output set time	tCLL	0.942		
REB access time	tREC			2.826
REB output hold time	tREL	0.930		2.790
REB output set time	tRLL	0.942		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.464		
CSB-WEB reset time	tCWR	4.590		
Write pulse width	tWP	4.590		
Address setup time	tAS	6.096		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.187		
Input data hold time	tDH	3.114		
WEB access time	tWEC			3.132

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB4B	64 words × 4 bits Single-port RAM	K149 × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H04	DI3	2.1	N04	DO3	32.0	AD0 to AD5	(LH)			4.60	
H05	AD0	2.1	N05	TOUT	34.0	→DO0 to DO3	(HH)			4.63	
:	:	:					(HL)			2.33	
H10	AD5	2.1					(LL)			4.27	
H11	WEB	2.1				CSB	(LH)			2.01	
H12	REB	1.0				→DO0 to DO3	(HL)			2.05	
H13	CSB	2.1				REB	(LH)			1.87	
H14	TIN	2.1				→DO0 to DO3	(HL)			1.95	
H15	TEB	4.1				DI0 to DI3	(HH)			2.83	
						→DO0 to DO3	(LL)			2.78	
Equivalent Cells		1448									

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.334		
Address access time	tACA			8.334
Address output hold time	tOH	1.398		
CSB access time	tCSC			3.618
CSB output hold time	tCSL	1.230		3.690
CSB output set time	tCLL	1.206		
REB access time	tREC			3.366
REB output hold time	tREL	1.170		3.510
REB output set time	tRLL	1.122		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.464		
CSB-WEB reset time	tCWR	4.590		
Write pulse width	tWP	4.590		
Address setup time	tAS	6.096		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.187		
Input data hold time	tDH	3.114		
WEB access time	tWEC			3.672

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																													
RB4D	128 words × 4 bits Single-port RAM	K14D × 1																																																																																																																																																																													
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																															
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																							
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																						
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																						
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																						
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																						
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																						
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																						
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																						
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																															
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="3">AD0 to AD6 →DO0 to DO3</td> <td rowspan="3">(LH)</td> <td rowspan="3">(HH)</td> <td rowspan="3"></td> <td rowspan="3">4.59</td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td rowspan="2">(HL)</td> <td rowspan="2">(LL)</td> <td rowspan="2"></td> <td rowspan="2">4.65</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td rowspan="2">CSB →DO0 to DO3</td> <td rowspan="2">(LH)</td> <td rowspan="2">(HL)</td> <td rowspan="2">1.66</td> <td rowspan="2">1.61</td> <td rowspan="2"></td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td rowspan="2">REB →DO0 to DO3</td> <td rowspan="2">(LH)</td> <td rowspan="2">(HL)</td> <td rowspan="2">1.66</td> <td rowspan="2">1.61</td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td rowspan="2">(HH)</td> <td rowspan="2">(LL)</td> <td rowspan="2">2.85</td> <td rowspan="2">2.61</td> </tr> <tr> <td>H11</td> <td>AD6</td> <td>2.1</td> <td colspan="6"></td> <td colspan="4"></td> </tr> <tr> <td>H12</td> <td>WEB</td> <td>2.1</td> <td colspan="6"></td> <td colspan="4"></td> </tr> <tr> <td>H13</td> <td>REB</td> <td>1.0</td> <td colspan="6"></td> <td colspan="4"></td> </tr> <tr> <td>H14</td> <td>CSB</td> <td>1.0</td> <td colspan="6"></td> <td colspan="4"></td> </tr> <tr> <td>H15</td> <td>TIN</td> <td>2.1</td> <td colspan="6"></td> <td colspan="4"></td> </tr> <tr> <td>H16</td> <td>TEB</td> <td>4.1</td> <td colspan="6"></td> <td colspan="4"></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 →DO0 to DO3	(LH)	(HH)		4.59			:	:	:	:	:	:	(HL)	(LL)		4.65			H04	DI3	2.1	N04	DO3	32.0	CSB →DO0 to DO3	(LH)	(HL)	1.66	1.61		H05	AD0	2.1	N05	TOUT	34.0	REB →DO0 to DO3	(LH)	(HL)	1.66	1.61		:	:	:							DI0 to DI3 →DO0 to DO3	(HH)	(LL)	2.85	2.61	H11	AD6	2.1											H12	WEB	2.1											H13	REB	1.0											H14	CSB	1.0											H15	TIN	2.1											H16	TEB	4.1										
Input			Output			Switching speed																																																																																																																																																																									
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																							
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																				
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 →DO0 to DO3	(LH)	(HH)		4.59																																																																																																																																																																					
:	:	:	:	:	:								(HL)	(LL)		4.65																																																																																																																																																															
H04	DI3	2.1	N04	DO3	32.0														CSB →DO0 to DO3	(LH)	(HL)	1.66	1.61																																																																																																																																																								
H05	AD0	2.1	N05	TOUT	34.0	REB →DO0 to DO3	(LH)	(HL)	1.66	1.61																																																																																																																																																																					
:	:	:										DI0 to DI3 →DO0 to DO3	(HH)	(LL)	2.85	2.61																																																																																																																																																															
H11	AD6	2.1																																																																																																																																																																													
H12	WEB	2.1																																																																																																																																																																													
H13	REB	1.0																																																																																																																																																																													
H14	CSB	1.0																																																																																																																																																																													
H15	TIN	2.1																																																																																																																																																																													
H16	TEB	4.1																																																																																																																																																																													
Equivalent Cells		1983																																																																																																																																																																													

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.370		
Address access time	tACA			8.370
Address output hold time	tOH	2.520		
CSB access time	tCSC			2.988
CSB output hold time	tCSL	0.966		2.898
CSB output set time	tCLL	0.996		
REB access time	tREC			2.988
REB output hold time	tREL	0.966		2.898
REB output set time	tRLL	0.996		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			3.294

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB4F	256 words × 4 bits Single-port RAM	K14D × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
 DIn : Input data
 ADn : Address data
 CSB : Chip select
 WEB : Write enable
 REB : Read enable
 DOn : Output data
 TEB : Test enable
 TIN : Test clock
 TOUT: Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 (LH) →DO0 to DO3 (HH)	(HL)	4.91	4.93	
:	:	:	:	:	:					
H04	DI3	2.1	N04	DO3	32.0					
H05	AD0	2.1	N05	TOUT	34.0					
:	:	:				CSB (LH) →DO0 to DO3 (HL)	(HL)	2.11	2.10	
H12	AD7	2.1								
H13	WEB	2.1				REB (LH) →DO0 to DO3 (HL)	(HL)	1.96	2.00	
H14	REB	1.0								
H15	CSB	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)	(LL)	3.14	3.03	
H16	TIN	2.1								
H17	TEB	4.1								
Equivalent Cells		3726								

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.874		
Address access time	tACA			8.874
Address output hold time	tOH	1.434		
CSB access time	tCSC			3.798
CSB output hold time	tCSL	1.260		3.780
CSB output set time	tCLL	1.266		
REB access time	tREC			3.600
REB output hold time	tREL	1.200		3.600
REB output set time	tRLL	1.176		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			3.834

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
★ RB4H	512 words × 4 bits Single-port RAM	K14D × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
 DIn : Input data
 ADn : Address data
 CSB : Chip select
 WEB : Write enable
 REB : Read enable
 DOn : Output data
 TEB : Test enable
 TIN : Test clock
 TOUT: Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 →DO0 to DO3	(LH)			5.07	
⋮	⋮	⋮	⋮	⋮	⋮		(HH)			5.04	
H04	DI3	2.1	N04	DO3	32.0		(HL)			3.20	
H05	AD0	2.1	N05	TOUT	34.0		(LL)			4.95	
⋮	⋮	⋮				CSB	(LH)			2.78	
H14	WEB	2.1					(HL)			2.89	
H15	REB	1.0				REB	(LH)			2.08	
H16	CSB	1.0					(HL)			2.50	
H17	TIN	2.1				DI0 to DI3 →DO0 to DO3	(HH)			3.25	
H18	TEB	4.1					(LL)			3.36	
Equivalent Cells		7165									

HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.126		
Address access time	tACA			9.126
Address output hold time	tOH	1.920		
CSB access time	tCSC			5.004
CSB output hold time	tCSL	1.734		5.202
CSB output set time	tCLL	1.668		
REB access time	tREC			3.744
REB output hold time	tREL	1.500		4.500
REB output set time	tRLL	1.248		


★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			4.194

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB4M	1K words × 4 bits Single-port RAM	K14D × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→ OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	24.0	AD0 to AD9 (LH) →DO0 to DO3 (HH)	(HL)		5.63		
⋮	⋮	⋮	⋮	⋮	⋮				5.56		
H04	DI3	2.1	N04	DO3	24.0				(HL)		3.55
H05	AD0	2.1	N05	TOUT	34.0				(LL)		5.45
⋮	⋮	⋮				CSB (LH) →DO0 to DO3 (HL)			3.22		
H14	AD9	2.1							3.03		
H15	WEB	2.1				REB (LH) →DO0 to DO3 (HL)			2.52		
H16	REB	1.0							2.75		
H17	CSB	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)			3.76		
H18	TIN	2.1							3.86		
H19	TEB	4.1									
Equivalent Cells		14102									

HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.134		
Address access time	tACA			10.134
Address output hold time	tOH	2.130		
CSB access time	tCSC			5.796
CSB output hold time	tCSL	1.818		5.454
CSB output set time	tCLL	1.932		
REB access time	tREC			4.536
REB output hold time	tREL	1.650		4.950
REB output set time	tRLL	1.512		

★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			5.148

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																										
RB4S	2K words × 4 bits Single-port RAM	K14D × 16																																																																																																																										
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																												
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																				
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																			
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																			
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																			
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																			
1	X	X	X	1	X	X	0	X	Hold																																																																																																																			
1	X	X	X	X	1	1	0	X	Hold																																																																																																																			
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																			
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																												
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>15.0</td> <td rowspan="4">AD0 to AD10 (LH) →DO0 to DO3 (HH)</td> <td rowspan="4"></td> <td rowspan="4"></td> <td rowspan="4">5.77</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>15.0</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">3.56</td> <td rowspan="2">3.41</td> </tr> <tr> <td>H15</td> <td>AD10</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.66</td> <td rowspan="2">3.07</td> </tr> <tr> <td>H17</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">3.87</td> <td rowspan="2">4.14</td> </tr> <tr> <td>H19</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	15.0	AD0 to AD10 (LH) →DO0 to DO3 (HH)			5.77		:	:	:	:	:	:	H04	DI3	2.1	N04	DO3	15.0	H05	AD0	2.1	N05	TOUT	34.0	:	:	:				CSB (LH) →DO0 to DO3 (HL)			3.56	3.41	H15	AD10	2.1				H16	WEB	2.1				REB (LH) →DO0 to DO3 (HL)			2.66	3.07	H17	REB	1.0				H18	CSB	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)			3.87	4.14	H19	TIN	2.1				H20	TEB	4.1								
Input			Output			Switching speed																																																																																																																						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																				
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																		
H01	DI0	2.1	N01	DO0	15.0	AD0 to AD10 (LH) →DO0 to DO3 (HH)			5.77																																																																																																																			
:	:	:	:	:	:																																																																																																																							
H04	DI3	2.1	N04	DO3	15.0																																																																																																																							
H05	AD0	2.1	N05	TOUT	34.0																																																																																																																							
:	:	:				CSB (LH) →DO0 to DO3 (HL)			3.56	3.41																																																																																																																		
H15	AD10	2.1																																																																																																																										
H16	WEB	2.1				REB (LH) →DO0 to DO3 (HL)			2.66	3.07																																																																																																																		
H17	REB	1.0																																																																																																																										
H18	CSB	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)			3.87	4.14																																																																																																																		
H19	TIN	2.1																																																																																																																										
H20	TEB	4.1																																																																																																																										
Equivalent Cells		27942																																																																																																																										

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.386		
Address access time	tACA			10.386
Address output hold time	tOH	2.214		
CSB access time	tCSC			6.408
CSB output hold time	tCSL	2.046		6.138
CSB output set time	tCLL	2.136		
REB access time	tREC			4.824
REB output hold time	tREL	1.842		5.526
REB output set time	tRLL	1.608		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			5.580

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB87	16 words × 8 bits Single-port RAM	K147 × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)						
						IN	→	OUT	MIN.	TYP.	MAX.			
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3 (LH) →DO0 to DO7 (HH)				4.27				
:	:	:	:	:	:									
H08	DI7	2.1	N08	DO7	32.0	CSB (LH) →DO0 to DO7 (HL)				1.59				
H09	AD0	2.1	N09	TOUT	34.0									
:	:	:							REB (LH) →DO0 to DO7 (HL)			1.59		
H12	AD3	2.1												
H13	WEB	2.1							DI0 to DI7 (HH) →DO0 to DO7 (LL)			2.53		
H14	REB	1.0												
H15	CSB	1.0										2.38		
H16	TIN	2.1												
H17	TEB	4.1												
Equivalent Cells		952												

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.758		
Address access time	tACA			7.758
Address output hold time	tOH	2.256		
CSB access time	tCSC			2.862
CSB output hold time	tCSL	0.948		2.844
CSB output set time	tCLL	0.954		
REB access time	tREC			2.862
REB output hold time	tREL	0.948		2.844
REB output set time	tRLL	0.954		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.630		
CSB-WEB reset time	tCWR	4.819		
Write pulse width	tWP	4.819		
Address setup time	tAS	6.032		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.520		
Input data hold time	tDH	3.144		
WEB access time	tWEC			3.222

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB89	32 words × 8 bits Single-port RAM	K149 × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4	→DO0 to DO7	(LH)		4.34	
:	:	:	:	:	:			(HH)		4.39	
H08	DI7	2.1	N08	DO7	32.0			(HL)		3.97	
H09	AD0	2.1	N09	TOUT	34.0			(LL)		3.92	
:	:	:				CSB	→DO0 to DO7	(LH)		1.61	
H13	AD4	2.1						(HL)		1.59	
H14	WEB	2.1				REB	→DO0 to DO7	(LH)		1.61	
H15	REB	1.0						(HL)		1.59	
H16	CSB	1.0				DI0 to DI7	→DO0 to DO7	(HH)		2.55	
H17	TIN	2.1						(LL)		2.38	
H18	TEB	4.1									
Equivalent Cells		1454									

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.902		
Address access time	tACA			7.902
Address output hold time	tOH	2.352		
CSB access time	tCSC			2.898
CSB output hold time	tCSL	0.954		2.862
CSB output set time	tCLL	0.966		
REB access time	tREC			2.898
REB output hold time	tREL	0.954		2.862
REB output set time	tRLL	0.966		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.464		
CSB-WEB reset time	tCWR	4.590		
Write pulse width	tWP	4.590		
Address setup time	tAS	6.096		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.187		
Input data hold time	tDH	3.114		
WEB access time	tWEC			3.240

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB8B	64 words × 8 bits Single-port RAM	K18B × 1

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5	→DO0 to DO7	(LH)		4.65	
:	:	:	:	:	:			(HH)		4.71	
H08	DI7	2.1	N08	DO7	32.0	CSB	→DO0 to DO7	(HL)		4.36	
H09	AD0	2.1	N09	TOUT	34.0			(LL)		4.30	
:	:	:									
H14	AD5	2.1				REB	→DO0 to DO7	(LH)		1.63	
H15	WEB	2.1						(HL)		1.58	
H16	REB	1.0				DI0 to DI7	→DO0 to DO7	(LH)		1.63	
H17	CSB	1.0						(HL)		1.58	
H18	TIN	2.1						(HH)		2.70	
H19	TEB	4.1						(LL)		2.47	

Equivalent Cells **1993**

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.478		
Address access time	tACA			8.478
Address output hold time	tOH	2.580		
CSB access time	tCSC			2.934
CSB output hold time	tCSL	0.948		2.844
CSB output set time	tCLL	0.978		
REB access time	tREC			2.934
REB output hold time	tREL	0.948		2.844
REB output set time	tRLL	0.978		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.482		
CSB-WEB reset time	tCWR	4.981		
Write pulse width	tWP	4.981		
Address setup time	tAS	6.722		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.375		
Input data hold time	tDH	3.119		
WEB access time	tWEC			3.222

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB8D	128 words × 8 bits Single-port RAM	K14D × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)	
						IN → OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH)		4.66	
:	:	:	:	:	:	→DO0 to DO7 (HH)		4.70	
H08	DI7	2.1	N08	DO7	32.0	(HL)		4.30	
H09	AD0	2.1	N09	TOUT	34.0	(LL)		4.26	
:	:	:				CSB (LH)		1.70	
H15	AD6	2.1				→DO0 to DO7 (HL)		1.65	
H16	WEB	2.1				REB (LH)		1.70	
H17	REB	1.0				→DO0 to DO7 (HL)		1.65	
H18	CSB	1.0				DI0 to DI7 (HH)		2.86	
H19	TIN	2.1				→DO0 to DO7 (LL)		2.61	
H20	TEB	4.1							
Equivalent Cells		3735							

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.460		
Address access time	tACA			8.460
Address output hold time	tOH	2.556		
CSB access time	tCSC			3.060
CSB output hold time	tCSL	0.990		3.060
CSB output set time	tCLL	1.020		
REB access time	tREC			3.060
REB output hold time	tREL	0.990		2.970
REB output set time	tRLL	1.020		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			3.402

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																
RB8F	256 words × 8 bits Single-port RAM	K18F × 1																																																																																																																																																																																
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																		
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																										
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																									
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																									
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																									
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																									
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																									
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																									
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																									
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td colspan="2">AD0 to AD6 (LH)</td> <td></td> <td></td> <td>4.76</td> <td></td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO7 (HH)</td> <td></td> <td></td> <td>5.02</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>4.54</td> <td></td> </tr> <tr> <td>H16</td> <td>AD7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>4.48</td> <td></td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">CSB (LH)</td> <td></td> <td></td> <td>2.00</td> <td></td> </tr> <tr> <td>H18</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO7 (HL)</td> <td></td> <td></td> <td>1.83</td> <td></td> </tr> <tr> <td>H19</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">REB (LH)</td> <td></td> <td></td> <td>2.00</td> <td></td> </tr> <tr> <td>H20</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO7 (HL)</td> <td></td> <td></td> <td>1.83</td> <td></td> </tr> <tr> <td>H21</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI7 (HH)</td> <td></td> <td></td> <td>2.95</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO7 (LL)</td> <td></td> <td></td> <td>2.71</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (LH)				4.76		H09	AD0	2.1	N09	TOUT	34.0	→DO0 to DO7 (HH)				5.02		:	:	:				(HL)				4.54		H16	AD7	2.1				(LL)				4.48		H17	WEB	2.1				CSB (LH)				2.00		H18	REB	1.0				→DO0 to DO7 (HL)				1.83		H19	CSB	1.0				REB (LH)				2.00		H20	TIN	2.1				→DO0 to DO7 (HL)				1.83		H21	TEB	4.1				DI0 to DI7 (HH)				2.95								→DO0 to DO7 (LL)				2.71	
Input			Output			Switching speed																																																																																																																																																																												
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																										
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																													
:	:	:	:	:	:																																																																																																																																																																													
H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (LH)				4.76																																																																																																																																																																								
H09	AD0	2.1	N09	TOUT	34.0	→DO0 to DO7 (HH)				5.02																																																																																																																																																																								
:	:	:				(HL)				4.54																																																																																																																																																																								
H16	AD7	2.1				(LL)				4.48																																																																																																																																																																								
H17	WEB	2.1				CSB (LH)				2.00																																																																																																																																																																								
H18	REB	1.0				→DO0 to DO7 (HL)				1.83																																																																																																																																																																								
H19	CSB	1.0				REB (LH)				2.00																																																																																																																																																																								
H20	TIN	2.1				→DO0 to DO7 (HL)				1.83																																																																																																																																																																								
H21	TEB	4.1				DI0 to DI7 (HH)				2.95																																																																																																																																																																								
						→DO0 to DO7 (LL)				2.71																																																																																																																																																																								
Equivalent Cells		6307																																																																																																																																																																																

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.036		
Address access time	tACA			9.036
Address output hold time	tOH	2.688		
CSB access time	tCSC			3.600
CSB output hold time	tCSL	1.098		3.294
CSB output set time	tCLL	1.200		
REB access time	tREC			3.600
REB output hold time	tREL	1.098		3.294
REB output set time	tRLL	1.200		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			3.888

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																								
RB8H	512 words × 8 bits Single-port RAM	K18F × 2																																																																																																																																																								
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																		
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																	
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																	
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																	
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																	
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																	
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																	
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																	
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																										
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="2">AD0 to AD6 (LH) →DO0 to DO7 (HH)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">5.29</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td rowspan="2">AD0 to AD6 (HL) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.61</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>4.90</td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>AD6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.46</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H16</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.32</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H18</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">3.24</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H20</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td colspan="6">Equivalent Cells</td> <td colspan="6" style="text-align: center;">12330</td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO7 (HH)				5.29			:	:	:	:	:	:	H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (HL) →DO0 to DO7 (LL)				2.61			H09	AD0	2.1	N09	TOUT	34.0	:	:	:								4.90			H17	AD6	2.1				CSB (LH) →DO0 to DO7 (HL)				2.46			H16	WEB	2.1				H17	REB	1.0				REB (LH) →DO0 to DO7 (HL)				2.32			H18	CSB	2.1				H19	TIN	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)				3.24			H20	TEB	4.1				Equivalent Cells						12330					
Input			Output			Switching speed																																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																		
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO7 (HH)				5.29																																																																																																																																																
:	:	:	:	:	:																																																																																																																																																					
H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (HL) →DO0 to DO7 (LL)				2.61																																																																																																																																																
H09	AD0	2.1	N09	TOUT	34.0																																																																																																																																																					
:	:	:								4.90																																																																																																																																																
H17	AD6	2.1				CSB (LH) →DO0 to DO7 (HL)				2.46																																																																																																																																																
H16	WEB	2.1																																																																																																																																																								
H17	REB	1.0				REB (LH) →DO0 to DO7 (HL)				2.32																																																																																																																																																
H18	CSB	2.1																																																																																																																																																								
H19	TIN	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)				3.24																																																																																																																																																
H20	TEB	4.1																																																																																																																																																								
Equivalent Cells						12330																																																																																																																																																				

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.558		
Address access time	tACA			9.558
Address output hold time	tOH	1.566		
CSB access time	tCSC			4.428
CSB output hold time	tCSL	1.398		4.194
CSB output set time	tCLL	1.476		
REB access time	tREC			4.176
REB output hold time	tREL	1.338		4.014
REB output set time	tRLL	1.392		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.446

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																					
RB8M	1K words × 8 bits Single-port RAM	K18F × 4																																																																																																																																					
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																							
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																															
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																														
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																														
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																														
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																														
1	X	X	X	1	X	X	0	X	Hold																																																																																																																														
1	X	X	X	X	1	1	0	X	Hold																																																																																																																														
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																														
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>24.0</td> <td rowspan="3">AD0 to AD9 (LH) →DO0 to DO7 (HH)</td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>24.0</td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td rowspan="3">CSB (LH) →DO0 to DO7 (HL)</td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H18</td> <td>AD9</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H20</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H21</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H22</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H23</td> <td>TEB</td> <td>4.1</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	24.0	AD0 to AD9 (LH) →DO0 to DO7 (HH)							:	:	:	:	:	:	H08	DI7	2.1	N08	DO7	24.0	H09	AD0	2.1	N09	TOUT	34.0	CSB (LH) →DO0 to DO7 (HL)							:	:	:	:	:	:	H18	AD9	2.1				H19	WEB	2.1				REB (LH) →DO0 to DO7 (HL)							H20	REB	1.0				H21	CSB	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)							H22	TIN	2.1				H23	TEB	4.1										
Input			Output			Switching speed																																																																																																																																	
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																															
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																												
H01	DI0	2.1	N01	DO0	24.0	AD0 to AD9 (LH) →DO0 to DO7 (HH)																																																																																																																																	
:	:	:	:	:	:																																																																																																																																		
H08	DI7	2.1	N08	DO7	24.0																																																																																																																																		
H09	AD0	2.1	N09	TOUT	34.0	CSB (LH) →DO0 to DO7 (HL)																																																																																																																																	
:	:	:	:	:	:																																																																																																																																		
H18	AD9	2.1																																																																																																																																					
H19	WEB	2.1				REB (LH) →DO0 to DO7 (HL)																																																																																																																																	
H20	REB	1.0																																																																																																																																					
H21	CSB	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)																																																																																																																																	
H22	TIN	2.1																																																																																																																																					
H23	TEB	4.1																																																																																																																																					
Equivalent Cells		24310																																																																																																																																					

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.990		
Address access time	tACA			9.990
Address output hold time	tOH	1.932		
CSB access time	tCSC			6.174
CSB output hold time	tCSL	1.866		5.598
CSB output set time	tCLL	2.058		
REB access time	tREC			4.536
REB output hold time	tREL	1.578		4.734
REB output set time	tRLL	1.512		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.968

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBAB	64 words × 10 bits Single-port RAM	K1AB × 1

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO9 (HH) (HL) (LL)			4.76	
:	:	:	:	:	:					
H10	DI9	2.1	N10	DO9	32.0					
H11	AD0	2.1	N11	TOUT	34.0					
:	:	:								
H16	AD5	2.1				CSB (LH) →DO0 to DO9 (HL)			1.67	
H17	WEB	2.1								
H18	REB	1.0				REB (LH) →DO0 to DO9 (HL)			1.67	
H19	CSB	1.0								
H20	TIN	2.1				DI0 to DI9 (HH) →DO0 to DO9 (LL)			2.69	
H21	TEB	4.1								
Equivalent Cells		2338								

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.676		
Address access time	tACA			8.676
Address output hold time	tOH	2.604		
CSB access time	tCSC			3.006
CSB output hold time	tCSL	0.960		2.880
CSB output set time	tCLL	1.002		
REB access time	tREC			3.006
REB output hold time	tREL	0.960		2.880
REB output set time	tRLL	1.002		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			3.294

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																				
RBAD	128 words × 10 bits Single-port RAM	K1AB × 2																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="margin-left: 10px; margin-top: 10px;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div> <p>Caution WEB or CSB must be high during all address transition.</p>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																														
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																													
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																													
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																													
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																													
1	X	X	X	1	X	X	0	X	Hold																																																																																																																													
1	X	X	X	X	1	1	0	X	Hold																																																																																																																													
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																													
<table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="2">AD0 to AD6 (LH) →DO0 to DO9 (HH)</td> <td rowspan="2"></td> <td rowspan="2">5.08</td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>2.1</td> <td>N10</td> <td>DO9</td> <td>32.0</td> <td rowspan="2">AD0 to AD6 (HL) AD0 to AD6 (LL)</td> <td rowspan="2"></td> <td rowspan="2">5.10</td> <td rowspan="2"></td> </tr> <tr> <td>H11</td> <td>AD0</td> <td>2.1</td> <td>N11</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="7"></td> </tr> <tr> <td>H17</td> <td>AD6</td> <td>2.1</td> <td colspan="7"></td> </tr> <tr> <td>H18</td> <td>WEB</td> <td>2.1</td> <td colspan="2">CSB (LH)</td> <td colspan="2">→DO0 to DO9 (HL)</td> <td colspan="2">2.12</td> <td colspan="1">2.09</td> </tr> <tr> <td>H19</td> <td>REB</td> <td>1.0</td> <td colspan="7"></td> </tr> <tr> <td>H20</td> <td>CSB</td> <td>2.1</td> <td colspan="2">REB (LH)</td> <td colspan="2">→DO0 to DO9 (HL)</td> <td colspan="2">1.97</td> <td colspan="1">1.99</td> </tr> <tr> <td>H21</td> <td>TIN</td> <td>2.1</td> <td colspan="7"></td> </tr> <tr> <td>H22</td> <td>TEB</td> <td>4.1</td> <td colspan="2">DI0 to DI9 (HH)</td> <td colspan="2">→DO0 to DO9 (LL)</td> <td colspan="2">2.97</td> <td colspan="1">2.89</td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO9 (HH)		5.08		:	:	:	:	:	:	H10	DI9	2.1	N10	DO9	32.0	AD0 to AD6 (HL) AD0 to AD6 (LL)		5.10		H11	AD0	2.1	N11	TOUT	34.0	:	:	:								H17	AD6	2.1								H18	WEB	2.1	CSB (LH)		→DO0 to DO9 (HL)		2.12		2.09	H19	REB	1.0								H20	CSB	2.1	REB (LH)		→DO0 to DO9 (HL)		1.97		1.99	H21	TIN	2.1								H22	TEB	4.1	DI0 to DI9 (HH)		→DO0 to DO9 (LL)		2.97		2.89
Input			Output			Switching speed																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																														
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																													
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO9 (HH)		5.08																																																																																																																														
:	:	:	:	:	:																																																																																																																																	
H10	DI9	2.1	N10	DO9	32.0	AD0 to AD6 (HL) AD0 to AD6 (LL)		5.10																																																																																																																														
H11	AD0	2.1	N11	TOUT	34.0																																																																																																																																	
:	:	:																																																																																																																																				
H17	AD6	2.1																																																																																																																																				
H18	WEB	2.1	CSB (LH)		→DO0 to DO9 (HL)		2.12		2.09																																																																																																																													
H19	REB	1.0																																																																																																																																				
H20	CSB	2.1	REB (LH)		→DO0 to DO9 (HL)		1.97		1.99																																																																																																																													
H21	TIN	2.1																																																																																																																																				
H22	TEB	4.1	DI0 to DI9 (HH)		→DO0 to DO9 (LL)		2.97		2.89																																																																																																																													
Equivalent Cells		4404																																																																																																																																				

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.180		
Address access time	tACA			9.180
Address output hold time	tOH	1.428		
CSB access time	tCSC			3.816
CSB output hold time	tCSL	1.254		3.762
CSB output set time	tCLL	1.272		
REB access time	tREC			3.546
REB output hold time	tREL	1.194		3.582
REB output set time	tRLL	1.182		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			3.834

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBAF	256 words × 10 bits Single-port RAM	K1AB × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)						
						IN	→	OUT	MIN.	TYP.	MAX.			
H01	DI0	2.1	N01	DO0	24.0	AD0 to AD7 (LH) →DO0 to DO9 (HH)				5.31				
:	:	:	:	:	:									
H10	DI9	2.1	N10	DO9	24.0	CSB (LH) →DO0 to DO9 (HL)				3.02				
H11	AD0	2.1	N11	TOUT	34.0									
:	:	:							REB (LH) →DO0 to DO9 (HL)			2.16		
H18	AD7	2.1												
H19	WEB	2.1							DI0 to DI9 (HH) →DO0 to DO9 (LL)			3.18		
H20	REB	1.0												
H21	CSB	1.0										2.37		
H22	TIN	2.1												
H23	TEB	4.1										3.30		
Equivalent Cells		8495												

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.558		
Address access time	tACA			9.558
Address output hold time	tOH	1.758		
CSB access time	tCSC			5.436
CSB output hold time	tCSL	1.698		5.094
CSB output set time	tCLL	1.812		
REB access time	tREC			3.888
REB output hold time	tREL	1.422		4.266
REB output set time	tRLL	1.296		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			4.338

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																								
RBAH	512 words × 10 bits Single-port RAM	K1AB × 8																																																																																																																																																																								
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																		
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																	
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																	
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																	
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																	
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																	
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																	
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																	
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																										
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="2">AD0 to AD8</td> <td rowspan="2">→DO0 to DO9</td> <td>(LH)</td> <td></td> <td>5.88</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td></td> <td>5.79</td> <td></td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>2.1</td> <td>N10</td> <td>DO9</td> <td>32.0</td> <td rowspan="2">CSB</td> <td rowspan="2">→DO0 to DO9</td> <td>(HL)</td> <td></td> <td>3.64</td> <td></td> </tr> <tr> <td>H11</td> <td>AD0</td> <td>2.1</td> <td>N11</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> <td></td> <td>5.77</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">REB</td> <td rowspan="2">→DO0 to DO9</td> <td>(LH)</td> <td></td> <td>3.56</td> <td></td> </tr> <tr> <td>H19</td> <td>AD8</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td>3.37</td> <td></td> </tr> <tr> <td>H20</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI9</td> <td rowspan="2">→DO0 to DO9</td> <td>(HH)</td> <td></td> <td>2.62</td> <td></td> </tr> <tr> <td>H21</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td></td> <td>2.91</td> <td></td> </tr> <tr> <td>H22</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>3.66</td> <td></td> </tr> <tr> <td>H23</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>3.91</td> <td></td> </tr> <tr> <td>H24</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td colspan="2">Equivalent Cells</td> <td colspan="10" style="text-align: center;">16689</td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8	→DO0 to DO9	(LH)		5.88		:	:	:	:	:	:	(HH)		5.79		H10	DI9	2.1	N10	DO9	32.0	CSB	→DO0 to DO9	(HL)		3.64		H11	AD0	2.1	N11	TOUT	34.0	(LL)		5.77		:	:	:				REB	→DO0 to DO9	(LH)		3.56		H19	AD8	2.1				(HL)		3.37		H20	WEB	2.1				DI0 to DI9	→DO0 to DO9	(HH)		2.62		H21	REB	1.0				(LL)		2.91		H22	CSB	2.1								3.66		H23	TIN	2.1								3.91		H24	TEB	4.1										Equivalent Cells		16689									
Input			Output			Switching speed																																																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																		
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8	→DO0 to DO9	(LH)		5.88																																																																																																																																																																
:	:	:	:	:	:			(HH)		5.79																																																																																																																																																																
H10	DI9	2.1	N10	DO9	32.0	CSB	→DO0 to DO9	(HL)		3.64																																																																																																																																																																
H11	AD0	2.1	N11	TOUT	34.0			(LL)		5.77																																																																																																																																																																
:	:	:				REB	→DO0 to DO9	(LH)		3.56																																																																																																																																																																
H19	AD8	2.1						(HL)		3.37																																																																																																																																																																
H20	WEB	2.1				DI0 to DI9	→DO0 to DO9	(HH)		2.62																																																																																																																																																																
H21	REB	1.0						(LL)		2.91																																																																																																																																																																
H22	CSB	2.1								3.66																																																																																																																																																																
H23	TIN	2.1								3.91																																																																																																																																																																
H24	TEB	4.1																																																																																																																																																																								
Equivalent Cells		16689																																																																																																																																																																								

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.584		
Address access time	tACA			10.584
Address output hold time	tOH	2.184		
CSB access time	tCSC			6.408
CSB output hold time	tCSL	2.022		6.066
CSB output set time	tCLL	2.136		
REB access time	tREC			4.716
REB output hold time	tREL	1.746		5.238
REB output set time	tRLL	1.572		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			5.436

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																
RBC7	16 words × 16 bits Single-port RAM	K147 × 4																																																																																																																																																																																
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																		
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																										
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																									
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																									
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																									
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																									
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																									
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																									
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																									
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td colspan="2">AD0 to AD3 (LH)</td> <td></td> <td></td> <td>4.37</td> <td></td> </tr> <tr> <td>H17</td> <td>AD0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO15 (HH)</td> <td></td> <td></td> <td>4.38</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>3.87</td> <td></td> </tr> <tr> <td>H20</td> <td>AD3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>3.86</td> <td></td> </tr> <tr> <td>H21</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">CSB (LH)</td> <td></td> <td></td> <td>1.65</td> <td></td> </tr> <tr> <td>H22</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (HL)</td> <td></td> <td></td> <td>1.65</td> <td></td> </tr> <tr> <td>H23</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">REB (LH)</td> <td></td> <td></td> <td>1.65</td> <td></td> </tr> <tr> <td>H24</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (HL)</td> <td></td> <td></td> <td>1.65</td> <td></td> </tr> <tr> <td>H25</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI15 (HH)</td> <td></td> <td></td> <td>2.53</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (LL)</td> <td></td> <td></td> <td>2.38</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H16	DI15	2.1	N16	DO15	32.0	AD0 to AD3 (LH)				4.37		H17	AD0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				4.38		:	:	:				(HL)				3.87		H20	AD3	2.1				(LL)				3.86		H21	WEB	2.1				CSB (LH)				1.65		H22	REB	1.0				→DO0 to DO15 (HL)				1.65		H23	CSB	1.0				REB (LH)				1.65		H24	TIN	2.1				→DO0 to DO15 (HL)				1.65		H25	TEB	2.0				DI0 to DI15 (HH)				2.53								→DO0 to DO15 (LL)				2.38	
Input			Output			Switching speed																																																																																																																																																																												
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																										
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																													
:	:	:	:	:	:																																																																																																																																																																													
H16	DI15	2.1	N16	DO15	32.0	AD0 to AD3 (LH)				4.37																																																																																																																																																																								
H17	AD0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				4.38																																																																																																																																																																								
:	:	:				(HL)				3.87																																																																																																																																																																								
H20	AD3	2.1				(LL)				3.86																																																																																																																																																																								
H21	WEB	2.1				CSB (LH)				1.65																																																																																																																																																																								
H22	REB	1.0				→DO0 to DO15 (HL)				1.65																																																																																																																																																																								
H23	CSB	1.0				REB (LH)				1.65																																																																																																																																																																								
H24	TIN	2.1				→DO0 to DO15 (HL)				1.65																																																																																																																																																																								
H25	TEB	2.0				DI0 to DI15 (HH)				2.53																																																																																																																																																																								
						→DO0 to DO15 (LL)				2.38																																																																																																																																																																								
Equivalent Cells		1722																																																																																																																																																																																

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.884		
Address access time	tACA			7.884
Address output hold time	tOH	2.316		
CSB access time	tCSC			2.970
CSB output hold time	tCSL	0.990		2.970
CSB output set time	tCLL	0.990		
REB access time	tREC			2.970
REB output hold time	tREL	0.990		2.970
REB output set time	tRLL	0.990		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.630		
CSB-WEB reset time	tCWR	4.819		
Write pulse width	tWP	4.819		
Address setup time	tAS	6.032		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.520		
Input data hold time	tDH	3.144		
WEB access time	tWEC			3.402

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBC9	32 words × 16 bits Single-port RAM	K149 × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4 (LH)				4.45	
:	:	:	:	:	:	→DO0 to DO15 (HH)				4.46	
H16	DI15	2.1	N16	DO15	32.0	(HL)				4.04	
H17	AD0	2.1	N17	TOUT	34.0	(LL)				4.03	
:	:	:				CSB (LH)				1.69	
H21	AD4	2.1				→DO0 to DO15 (HL)				1.68	
H22	WEB	2.1				REB (LH)				1.69	
H23	REB	1.0				→DO0 to DO15 (HL)				1.68	
H24	CSB	1.0				DI0 to DI15 (HH)				2.55	
H25	TIN	2.1				→DO0 to DO15 (LL)				2.38	
H26	TEB	2.0									
Equivalent Cells		2710									

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.028		
Address access time	tACA			8.028
Address output hold time	tOH	2.418		
CSB access time	tCSC			3.042
CSB output hold time	tCSL	1.008		3.024
CSB output set time	tCLL	1.014		
REB access time	tREC			3.042
REB output hold time	tREL	1.008		3.024
REB output set time	tRLL	1.014		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.464		
CSB-WEB reset time	tCWR	4.59		
Write pulse width	tWP	4.59		
Address setup time	tAS	6.096		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.187		
Input data hold time	tDH	3.114		
WEB access time	tWEC			3.438

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBCB	64 words × 16 bits Single-port RAM	K18B × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H16	DI15	2.1	N16	DO15	32.0	AD0 to AD5	(LH)			4.71	
H17	AD0	2.1	N17	TOUT	34.0	→DO0 to DO15	(HH)			4.75	
:	:	:					(HL)			4.40	
H22	AD5	2.1					(LL)			4.36	
H23	WEB	2.1				CSB	(LH)			1.68	
H24	REB	1.0				→DO0 to DO15	(HL)			1.62	
H25	CSB	1.0									
H26	TIN	2.1				REB	(LH)			1.68	
H27	TEB	2.0				→DO0 to DO15	(HL)			1.62	
						DI0 to DI15	(HH)			2.71	
						→DO0 to DO15	(LL)			2.48	
Equivalent Cells		3765									

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.550		
Address access time	tACA			8.550
Address output hold time	tOH	2.616		
CSB access time	tCSC			3.024
CSB output hold time	tCSL	0.972		2.916
CSB output set time	tCLL	1.008		
REB access time	tREC			3.024
REB output hold time	tREL	0.972		2.916
REB output set time	tRLL	1.008		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.482		
CSB-WEB reset time	tCWR	4.981		
Write pulse width	tWP	4.981		
Address setup time	tAS	6.722		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.375		
Input data hold time	tDH	3.119		
WEB access time	tWEC			3.330

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM									
RBCD	128 words × 16 bits Single-port RAM	K14D × 4									
Logic Diagram											
Truth Table											
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation		
1	X	DIn	ADn	0	0	1	0	X	Write		
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read		
1	X	X	ADn	0	1	0	DOn	X	Read		
1	X	X	X	1	X	X	0	X	Hold		
1	X	X	X	X	1	1	0	X	Hold		
0	CLOCK	X	X	X	X	X	X	Result	Test Mode		
										X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT : Output test result	
Caution WEB or CSB must be high during all address transition.											
Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
H01	DI0	2.1	N01	DO0	32.0	IN	→	OUT	MIN.	TYP.	MAX.
:	:	:	:	:	:	AD0 to AD6 (LH)				4.78	
H16	DI15	2.1	N16	DO15	32.0	→DO0 to DO15 (HH)				4.79	
H17	AD0	2.1	N17	TOUT	34.0	(HL)				4.40	
:	:	:				(LL)				4.39	
H23	AD6	2.1				CSB (LH)				1.79	
H24	WEB	2.1				→DO0 to DO15 (HL)				1.76	
H25	REB	1.0				REB (LH)				1.79	
H26	CSB	1.0				→DO0 to DO15 (HL)				1.76	
H27	TIN	2.1				DI0 to DI15 (HH)				2.86	
H28	TEB	4.1				→DO0 to DO15 (LL)				2.62	
Equivalent Cells		7236									

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.622		
Address access time	tACA			8.622
Address output hold time	tOH	2.634		
CSB access time	tCSC			3.222
CSB output hold time	tCSL	1.056		3.168
CSB output set time	tCLL	1.074		
REB access time	tREC			3.222
REB output hold time	tREL	1.056		3.168
REB output set time	tRLL	1.074		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			3.636

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBCF	256 words × 16 bits Single-port RAM	K18F × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H16	DI15	2.1	N16	DO15	32.0	AD0 to AD7 (LH)				5.03	
H17	AD0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				5.07	
:	:	:				(HL)				4.60	
H24	AD7	2.1				(LL)				4.56	
H25	WEB	2.1				CSB (LH)				2.06	
H26	REB	1.0				→DO0 to DO15 (HL)				1.88	
H27	CSB	1.0				REB (LH)				2.06	
H28	TIN	2.1				→DO0 to DO15 (HL)				1.88	
H29	TEB	4.1				DI0 to DI15 (HH)				2.95	
						→DO0 to DO15 (LL)				2.72	
Equivalent Cells		12367									

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.126		
Address access time	tACA			9.126
Address output hold time	tOH	2.736		
CSB access time	tCSC			3.708
CSB output hold time	tCSL	1.128		3.384
CSB output set time	tCLL	1.236		
REB access time	tREC			3.708
REB output hold time	tREL	1.128		3.384
REB output set time	tRLL	1.236		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.032

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																														
RBCH	512 words × 16 bits Single-port RAM	K18F × 4																																																																																																																																														
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																								
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																							
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																							
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																							
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																							
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																							
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																							
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																							
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="2">AD0 to AD8 (LH) →DO0 to DO15 (HH)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">5.46</td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td rowspan="2">→DO0 to DO15 (HL) (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.69</td> <td rowspan="2">5.07</td> </tr> <tr> <td>H17</td> <td>AD0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="8"></td> </tr> <tr> <td>H25</td> <td>AD8</td> <td>2.1</td> <td colspan="8"></td> </tr> <tr> <td>H26</td> <td>WEB</td> <td>2.1</td> <td colspan="8"></td> </tr> <tr> <td>H27</td> <td>REB</td> <td>1.0</td> <td colspan="8"></td> </tr> <tr> <td>H28</td> <td>CSB</td> <td>2.1</td> <td colspan="8"></td> </tr> <tr> <td>H29</td> <td>TIN</td> <td>2.1</td> <td colspan="8"></td> </tr> <tr> <td>H30</td> <td>TEB</td> <td>4.1</td> <td colspan="8"></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO15 (HH)			5.46		:	:	:	:	:	:	H16	DI15	2.1	N16	DO15	32.0	→DO0 to DO15 (HL) (LL)			2.69	5.07	H17	AD0	2.1	N17	TOUT	34.0	:	:	:									H25	AD8	2.1									H26	WEB	2.1									H27	REB	1.0									H28	CSB	2.1									H29	TIN	2.1									H30	TEB	4.1								
Input			Output			Switching speed																																																																																																																																										
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																								
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																						
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO15 (HH)			5.46																																																																																																																																							
:	:	:	:	:	:																																																																																																																																											
H16	DI15	2.1	N16	DO15	32.0	→DO0 to DO15 (HL) (LL)			2.69	5.07																																																																																																																																						
H17	AD0	2.1	N17	TOUT	34.0																																																																																																																																											
:	:	:																																																																																																																																														
H25	AD8	2.1																																																																																																																																														
H26	WEB	2.1																																																																																																																																														
H27	REB	1.0																																																																																																																																														
H28	CSB	2.1																																																																																																																																														
H29	TIN	2.1																																																																																																																																														
H30	TEB	4.1																																																																																																																																														
Equivalent Cells		24366																																																																																																																																														

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.828		
Address access time	tACA			9.828
Address output hold time	tOH	1.614		
CSB access time	tCSC			4.608
CSB output hold time	tCSL	1.446		4.338
CSB output set time	tCLL	1.536		
REB access time	tREC			4.374
REB output hold time	tREL	1.416		4.248
REB output set time	tRLL	1.458		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.752

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBCM	1K words × 16 bits Single-port RAM	K18F × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)			
						IN	→ OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD9 (LH) →DO0 to DO15 (HH)			5.91	5.81	
:	:	:	:	:	:						
H16	DI15	2.1	N16	DO15	32.0	AD0 to AD9 (HL) →DO0 to DO15 (LL)			3.51	5.71	
H17	AD0	2.1	N17	TOUT	34.0						
:	:	:				CSB (LH) →DO0 to DO15 (HL)			3.57	3.26	
H26	AD9	2.1									
H27	WEB	2.1				REB (LH) →DO0 to DO15 (HL)			2.75	2.91	
H28	REB	1.0									
H29	CSB	1.0				DI0 to DI15 (HH) →DO0 to DO15 (LL)			3.50	3.61	
H30	TIN	2.1									
H31	TEB	4.1									
Equivalent Cells		48372									

HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.638		
Address access time	tACA			10.638
Address output hold time	tOH	2.106		
CSB access time	tCSC			6.426
CSB output hold time	tCSL	1.956		5.868
CSB output set time	tCLL	2.142		
REB access time	tREC			4.950
REB output hold time	tREL	1.746		5.238
REB output set time	tRLL	1.650		

★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			5.616

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																						
RBEB	64 words × 20 bits Single-port RAM	K1AB × 2																																																																																																																																																																																						
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																								
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																															
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																															
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																															
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																															
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																															
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																															
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																															
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																																								
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2">AD0 to AD5 (LH)</td> <td></td> <td></td> <td>4.82</td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2">→DO0 to DO19 (HH)</td> <td></td> <td></td> <td>4.86</td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>DI19</td> <td>2.1</td> <td>N20</td> <td>DO19</td> <td>32.0</td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>4.44</td> <td></td> <td></td> </tr> <tr> <td>H21</td> <td>AD0</td> <td>2.1</td> <td>N21</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>4.40</td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>AD5</td> <td>2.1</td> <td colspan="6"></td> <td>CSB (LH)</td> <td></td> <td>1.71</td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>WEB</td> <td>2.1</td> <td colspan="6"></td> <td>→DO0 to DO19 (HL)</td> <td></td> <td>1.64</td> <td></td> <td></td> </tr> <tr> <td>H28</td> <td>REB</td> <td>1.0</td> <td colspan="6"></td> <td>REB (LH)</td> <td></td> <td>1.71</td> <td></td> <td></td> </tr> <tr> <td>H29</td> <td>CSB</td> <td>1.0</td> <td colspan="6"></td> <td>→DO0 to DO19 (HL)</td> <td></td> <td>1.64</td> <td></td> <td></td> </tr> <tr> <td>H30</td> <td>TIN</td> <td>2.1</td> <td colspan="6"></td> <td>DI0 to DI19 (HH)</td> <td></td> <td>2.70</td> <td></td> <td></td> </tr> <tr> <td>H31</td> <td>TEB</td> <td>2.0</td> <td colspan="6"></td> <td>→DO0 to DO19 (LL)</td> <td></td> <td>2.48</td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH)				4.82			:	:	:	:	:	:	→DO0 to DO19 (HH)				4.86			H20	DI19	2.1	N20	DO19	32.0	(HL)				4.44			H21	AD0	2.1	N21	TOUT	34.0	(LL)				4.40			:	:	:												H26	AD5	2.1							CSB (LH)		1.71			H27	WEB	2.1							→DO0 to DO19 (HL)		1.64			H28	REB	1.0							REB (LH)		1.71			H29	CSB	1.0							→DO0 to DO19 (HL)		1.64			H30	TIN	2.1							DI0 to DI19 (HH)		2.70			H31	TEB	2.0							→DO0 to DO19 (LL)		2.48		
Input			Output			Switching speed																																																																																																																																																																																		
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																													
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH)				4.82																																																																																																																																																																														
:	:	:	:	:	:	→DO0 to DO19 (HH)				4.86																																																																																																																																																																														
H20	DI19	2.1	N20	DO19	32.0	(HL)				4.44																																																																																																																																																																														
H21	AD0	2.1	N21	TOUT	34.0	(LL)				4.40																																																																																																																																																																														
:	:	:																																																																																																																																																																																						
H26	AD5	2.1							CSB (LH)		1.71																																																																																																																																																																													
H27	WEB	2.1							→DO0 to DO19 (HL)		1.64																																																																																																																																																																													
H28	REB	1.0							REB (LH)		1.71																																																																																																																																																																													
H29	CSB	1.0							→DO0 to DO19 (HL)		1.64																																																																																																																																																																													
H30	TIN	2.1							DI0 to DI19 (HH)		2.70																																																																																																																																																																													
H31	TEB	2.0							→DO0 to DO19 (LL)		2.48																																																																																																																																																																													
Equivalent Cells		4463																																																																																																																																																																																						

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.748		
Address access time	tACA			8.748
Address output hold time	tOH	2.640		
CSB access time	tCSC			3.078
CSB output hold time	tCSL	0.948		2.952
CSB output set time	tCLL	1.026		
REB access time	tREC			3.078
REB output hold time	tREL	0.984		2.952
REB output set time	tRLL	1.026		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			3.420

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBED	128 words × 20 bits Single-port RAM	K1AB × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)				
						IN	→	OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH)				5.22		
:	:	:	:	:	:	→DO0 to DO19 (HH)				5.20		
H20	DI19	2.1	N20	DO19	32.0	(HL)				2.44		
H21	AD0	2.1	N21	TOUT	34.0	(LL)				4.89		
:	:	:										
H27	AD6	2.1							CSB (LL)		2.20	
H28	WEB	2.1							→DO0 to DO19 (LH)		2.16	
H29	REB	1.0							(HL)			
H30	CSB	2.1							REB (LH)		2.07	
H31	TIN	2.1							→DO0 to DO19 (HL)		2.10	
H32	TEB	2.0							DI0 to DI19 (HH)		2.99	
						→DO0 to DO19 (LL)				2.90		
Equivalent Cells		8574										

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.396		
Address access time	tACA			9.396
Address output hold time	tOH	1.464		
CSB access time	tCSC			3.960
CSB output hold time	tCSL	1.296		3.888
CSB output set time	tCLL	1.320		
REB access time	tREC			3.726
REB output hold time	tREL	1.260		3.780
REB output set time	tRLL	1.242		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			4.086

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBEF	256 words × 20 bits Single-port RAM	K1AB × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H20	DI19	2.1	N20	DO19	32.0						
H21	AD0	2.1	N21	TOUT	34.0						
:	:	:									
H28	AD7	2.1									
H29	WEB	2.1									
H30	REB	1.0									
H31	CSB	1.0									
H32	TIN	2.1									
H33	TEB	4.1									
Equivalent Cells						16751					

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.098		
Address access time	tACA			10.098
Address output hold time	tOH	1.902		
CSB access time	tCSC			5.634
CSB output hold time	tCSL	1.764		5.292
CSB output set time	tCLL	1.878		
REB access time	tREC			4.230
REB output hold time	tREL	1.554		4.662
REB output set time	tRLL	1.410		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			4.860

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBEH	512 words × 20 bits Single-port RAM	K1AB × 16

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
 DIn : Input data
 ADn : Address data
 CSB : Chip select
 WEB : Write enable
 REB : Read enable
 DOn : Output data
 TEB : Test enable
 TIN : Test clock
 TOUT: Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)			
						IN	→ OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO19 (HH) (HL) (LL)		6.55			
:	:	:	:	:	:				6.27		
H20	DI19	2.1	N20	DO19	32.0				3.80		
H21	AD0	2.1	N21	TOUT	34.0				6.45		
:	:	:				CSB (LH) →DO0 to DO19 (HL)		3.72			
H29	AD8	2.1						3.52			
H30	WEB	2.1				REB (LH) →DO0 to DO19 (HL)		3.02			
H31	REB	1.0						3.43			
H32	CSB	2.1				DI0 to DI19 (HH) →DO0 to DO19 (LL)		3.70			
H33	TIN	2.1						3.98			
H34	TEB	4.1									
Equivalent Cells		33080									

HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	11.790		
Address access time	tACA			11.790
Address output hold time	tOH	2.280		
CSB access time	tCSC			6.696
CSB output hold time	tCSL	2.112		6.336
CSB output set time	tCLL	2.232		
REB access time	tREC			5.436
REB output hold time	tREL	2.058		6.174
REB output set time	tRLL	1.812		

★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			6.660

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																													
RBH7	16 words × 32 bits Single-port RAM	K147 × 8																																																																													
Logic Diagram																																																																															
Truth Table																																																																															
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table>										TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																						
1	X	DIn	ADn	0	0	1	0	X	Write																																																																						
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																						
1	X	X	ADn	0	1	0	DOn	X	Read																																																																						
1	X	X	X	1	X	X	0	X	Hold																																																																						
1	X	X	X	X	1	1	0	X	Hold																																																																						
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																						
<div style="display: flex; justify-content: flex-end; margin-right: 20px;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>																																																																															
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																															
Input			Output			Switching speed																																																																									
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																							
H01	DI0	2.1	N01	DO0	32.0	IN → OUT	MIN.	TYP.	MAX.																																																																						
:	:	:	:	:	:	AD0 to AD3 (LH)		4.59																																																																							
H32	DI31	2.1	N32	DO31	32.0	→DO0 to DO31 (HH)		4.54																																																																							
H33	AD0	2.1	N33	TOUT	34.0	(HL)		4.04																																																																							
:	:	:				(LL)		4.09																																																																							
H36	AD3	2.1				CSB (LH)		1.79																																																																							
H37	WEB	2.1				→DO0 to DO31 (HL)		1.83																																																																							
H38	REB	1.0				REB (LH)		1.79																																																																							
H39	CSB	1.0				→DO0 to DO31 (HL)		1.83																																																																							
H40	TIN	2.1				DI0 to DI31 (HH)		2.54																																																																							
H41	TEB	2.0				→DO0 to DO31 (LL)		2.39																																																																							
Equivalent Cells		3262																																																																													

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.262		
Address access time	tACA			8.262
Address output hold time	tOH	2.424		
CSB access time	tCSC			3.222
CSB output hold time	tCSL	1.098		3.294
CSB output set time	tCLL	1.074		
REB access time	tREC			3.222
REB output hold time	tREL	1.098		3.294
REB output set time	tRLL	1.074		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.630		
CSB-WEB reset time	tCWR	4.819		
Write pulse width	tWP	4.819		
Address setup time	tAS	6.032		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.520		
Input data hold time	tDH	3.144		
WEB access time	tWEC			3.816

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBH9	32 words × 32 bits Single-port RAM	K149 × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H32	DI31	2.1	N32	DO31	32.0	AD0 to AD4	(LH)			4.70	
H33	AD0	2.1	N33	TOUT	34.0	→DO0 to DO31	(HH)			4.65	
:	:	:					(HL)			4.22	
H37	AD4	2.1					(LL)			4.27	
H38	WEB	2.1				CSB	(LH)			1.84	
H39	REB	1.0				→DO0 to DO31	(HL)			1.86	
H40	CSB	1.0				REB	(LH)			1.84	
H41	TIN	2.1				→DO0 to DO31	(HL)			1.86	
H42	TEB	2.0				DI0 to DI31	(HH)			2.56	
						→DO0 to DO31	(LL)			2.39	
Equivalent Cells		5222									

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.460		
Address access time	tACA			8.460
Address output hold time	tOH	2.532		
CSB access time	tCSC			3.312
CSB output hold time	tCSL	1.116		3.348
CSB output set time	tCLL	1.104		
REB access time	tREC			3.312
REB output hold time	tREL	1.116		3.348
REB output set time	tRLL	1.104		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.464		
CSB-WEB reset time	tCWR	4.590		
Write pulse width	tWP	4.590		
Address setup time	tAS	6.096		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.187		
Input data hold time	tDH	3.114		
WEB access time	tWEC			3.888

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBHB	64 words × 32 bits Single-port RAM	K18B × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO31 (HH)				4.84	
:	:	:	:	:	:						
H32	DI31	2.1	N32	DO31	32.0						
H33	AD0	2.1	N33	TOUT	34.0	CSB (LH) →DO0 to DO31 (HL)				1.76	
:	:	:									
H38	AD5	2.1									
H39	WEB	2.1				REB (LH) →DO0 to DO31 (HL)				1.76	
H40	REB	1.0									
H41	CSB	1.0				DI0 to DI31 (HH) →DO0 to DO31 (LL)				2.71	
H42	TIN	2.1									
H43	TEB	2.0								2.48	

Equivalent Cells **7318**

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.730		
Address access time	tACA			8.730
Address output hold time	tOH	2.694		
CSB access time	tCSC			3.168
CSB output hold time	tCSL	1.038		3.114
CSB output set time	tCLL	1.056		
REB access time	tREC			3.168
REB output hold time	tREL	1.038		3.114
REB output set time	tRLL	1.056		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.482		
CSB-WEB reset time	tCWR	4.981		
Write pulse width	tWP	4.981		
Address setup time	tAS	6.722		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.375		
Input data hold time	tDH	3.119		
WEB access time	tWEC			3.564

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBHD	128 words × 32 bits Single-port RAM	K14D × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H32	DI31	2.1	N32	DO31	32.0	AD0 to AD6	(LH)			5.08	
H33	AD0	2.1	N33	TOUT	34.0	→DO0 to DO31	(HH)			5.01	
:	:	:					(HL)			4.61	
H39	AD6	2.1					(LL)			4.68	
H40	WEB	2.1				CSB	(LH)			1.97	
H41	REB	1.0				→DO0 to DO31	(HL)			1.99	
H42	CSB	1.0				REB	(LH)			1.97	
H43	TIN	2.1				→DO0 to DO31	(HL)			1.99	
H44	TEB	4.1				DI0 to DI31	(HH)			2.87	
						→DO0 to DO31	(LL)			2.62	
Equivalent Cells		14245									

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.144		
Address access time	tACA			9.144
Address output hold time	tOH	2.766		
CSB access time	tCSC			3.546
CSB output hold time	tCSL	1.194		3.582
CSB output set time	tCLL	1.182		
REB access time	tREC			3.546
REB output hold time	tREL	1.194		3.582
REB output set time	tRLL	1.182		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			4.158

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																												
RBHF	256 words × 32 bits Single-port RAM	K18F × 4																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																						
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																					
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																					
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																					
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																					
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																					
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																					
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																					
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="3">AD0 to AD7 (LH) →DO0 to DO31 (HH)</td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H32</td> <td>DI31</td> <td>2.1</td> <td>N32</td> <td>DO31</td> <td>32.0</td> </tr> <tr> <td>H33</td> <td>AD0</td> <td>2.1</td> <td>N33</td> <td>TOUT</td> <td>34.0</td> <td rowspan="2">CSB (LH) →DO0 to DO31 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H40</td> <td>AD7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO31 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H41</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H42</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI31 (HH) →DO0 to DO31 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H43</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H44</td> <td>TIN</td> <td>2.1</td> <td></td> </tr> <tr> <td>H45</td> <td>TEB</td> <td>4.1</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 (LH) →DO0 to DO31 (HH)							:	:	:	:	:	:	H32	DI31	2.1	N32	DO31	32.0	H33	AD0	2.1	N33	TOUT	34.0	CSB (LH) →DO0 to DO31 (HL)							:	:	:				H40	AD7	2.1				REB (LH) →DO0 to DO31 (HL)							H41	WEB	2.1				H42	REB	1.0				DI0 to DI31 (HH) →DO0 to DO31 (LL)							H43	CSB	1.0				H44	TIN	2.1											H45	TEB	4.1										
Input			Output			Switching speed																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 (LH) →DO0 to DO31 (HH)																																																																																																																																								
:	:	:	:	:	:																																																																																																																																									
H32	DI31	2.1	N32	DO31	32.0																																																																																																																																									
H33	AD0	2.1	N33	TOUT	34.0	CSB (LH) →DO0 to DO31 (HL)																																																																																																																																								
:	:	:																																																																																																																																												
H40	AD7	2.1				REB (LH) →DO0 to DO31 (HL)																																																																																																																																								
H41	WEB	2.1																																																																																																																																												
H42	REB	1.0				DI0 to DI31 (HH) →DO0 to DO31 (LL)																																																																																																																																								
H43	CSB	1.0																																																																																																																																												
H44	TIN	2.1																																																																																																																																												
H45	TEB	4.1																																																																																																																																												
Equivalent Cells		24442																																																																																																																																												

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.360		
Address access time	tACA			9.360
Address output hold time	tOH	2.826		
CSB access time	tCSC			3.906
CSB output hold time	tCSL	1.206		3.618
CSB output set time	tCLL	1.302		
REB access time	tREC			3.906
REB output hold time	tREL	1.206		3.618
REB output set time	tRLL	1.302		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.338

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBHH	512 words × 32 bits Single-port RAM	K18F × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO31 (HH)			5.81	
:	:	:	:	:	:				5.69	
H32	DI31	2.1	N32	DO31	32.0				2.83	
H33	AD0	2.1	N33	TOUT	34.0		(HL)		5.43	
:	:	:					(LL)			
H41	AD8	2.1				CSB (LH) →DO0 to DO31 (HL)			2.75	
H42	WEB	2.1							2.55	
H43	REB	1.0				REB (LH) →DO0 to DO31 (HL)			2.65	
H44	CSB	2.1							2.63	
H45	TIN	2.1				DI0 to DI31 (HH) →DO0 to DO31 (LL)			3.26	
H46	TEB	4.1							3.18	
Equivalent Cells		48463								

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.458		
Address access time	tACA			10.458
Address output hold time	tOH	1.698		
CSB access time	tCSC			4.950
CSB output hold time	tCSL	1.530		4.590
CSB output set time	tCLL	1.650		
REB access time	tREC			4.770
REB output hold time	tREL	1.578		4.734
REB output set time	tRLL	1.590		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			5.382

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																											
RBKB	64 words × 40 bits Single-port RAM	K1AB × 4																																																																																																																											
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																													
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																					
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																				
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																				
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																				
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																				
1	X	X	X	1	X	X	0	X	Hold																																																																																																																				
1	X	X	X	X	1	1	0	X	Hold																																																																																																																				
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																				
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																													
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="5">AD0 to AD5 (LH) →DO0 to DO39 (HH)</td> <td rowspan="5"></td> <td rowspan="5"></td> <td rowspan="5"></td> <td rowspan="5">4.96</td> <td rowspan="5"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H40</td> <td>DI39</td> <td>2.1</td> <td>N40</td> <td>DO39</td> <td>32.0</td> </tr> <tr> <td>H41</td> <td>AD0</td> <td>2.1</td> <td>N41</td> <td>TOUT</td> <td>34.0</td> <td>(HL)</td> <td>4.54</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>4.54</td> </tr> <tr> <td>H46</td> <td>AD5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB (LH) →DO0 to DO39 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.81</td> <td rowspan="2">1.75</td> </tr> <tr> <td>H47</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H48</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO39 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.81</td> <td rowspan="2">1.75</td> </tr> <tr> <td>H49</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H50</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI39 (HH) →DO0 to DO39 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.70</td> <td rowspan="2">2.48</td> </tr> <tr> <td>H51</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO39 (HH)				4.96		:	:	:	:	:	:	H40	DI39	2.1	N40	DO39	32.0	H41	AD0	2.1	N41	TOUT	34.0	(HL)	4.54	:	:	:				(LL)	4.54	H46	AD5	2.1				CSB (LH) →DO0 to DO39 (HL)			1.81	1.75	H47	WEB	2.1				H48	REB	1.0				REB (LH) →DO0 to DO39 (HL)			1.81	1.75	H49	CSB	1.0				H50	TIN	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)			2.70	2.48	H51	TEB	2.0			
Input			Output			Switching speed																																																																																																																							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																					
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																		
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO39 (HH)				4.96																																																																																																																			
:	:	:	:	:	:																																																																																																																								
H40	DI39	2.1	N40	DO39	32.0																																																																																																																								
H41	AD0	2.1	N41	TOUT	34.0							(HL)	4.54																																																																																																																
:	:	:										(LL)	4.54																																																																																																																
H46	AD5	2.1				CSB (LH) →DO0 to DO39 (HL)			1.81	1.75																																																																																																																			
H47	WEB	2.1																																																																																																																											
H48	REB	1.0				REB (LH) →DO0 to DO39 (HL)			1.81	1.75																																																																																																																			
H49	CSB	1.0																																																																																																																											
H50	TIN	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)			2.70	2.48																																																																																																																			
H51	TEB	2.0																																																																																																																											
Equivalent Cells		8704																																																																																																																											

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.928		
Address access time	tACA			8.928
Address output hold time	tOH	2.724		
CSB access time	tCSC			3.258
CSB output hold time	tCSL	1.050		3.150
CSB output set time	tCLL	1.086		
REB access time	tREC			3.258
REB output hold time	tREL	1.050		3.150
REB output set time	tRLL	1.086		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			3.654

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																
RBKD	128 words × 40 bits Single-port RAM	K1AB × 8																																																																																																																																																																																
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																		
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DO_n</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DO_n</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DO_n : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DO _n	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DO _n	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																										
TEB	TIN	DIn	ADn	CSB	WEB	REB	DO _n	TOUT	Operation																																																																																																																																																																									
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																									
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																									
1	X	X	ADn	0	1	0	DO _n	X	Read																																																																																																																																																																									
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																									
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																									
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																									
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H40</td> <td>DI39</td> <td>2.1</td> <td>N40</td> <td>DO39</td> <td>32.0</td> <td colspan="2">AD0 to AD6 (LH)</td> <td></td> <td></td> <td>5.51</td> <td></td> </tr> <tr> <td>H41</td> <td>AD0</td> <td>2.1</td> <td>N41</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO39 (HH)</td> <td></td> <td></td> <td>5.42</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>2.55</td> <td></td> </tr> <tr> <td>H47</td> <td>AD6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>5.19</td> <td></td> </tr> <tr> <td>H48</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">CSB (LH)</td> <td></td> <td></td> <td>2.35</td> <td></td> </tr> <tr> <td>H49</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO39 (HL)</td> <td></td> <td></td> <td>2.27</td> <td></td> </tr> <tr> <td>H50</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">REB (LH)</td> <td></td> <td></td> <td>2.25</td> <td></td> </tr> <tr> <td>H51</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO39 (HL)</td> <td></td> <td></td> <td>2.33</td> <td></td> </tr> <tr> <td>H52</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI39 (HH)</td> <td></td> <td></td> <td>2.99</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO39 (LL)</td> <td></td> <td></td> <td>2.91</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H40	DI39	2.1	N40	DO39	32.0	AD0 to AD6 (LH)				5.51		H41	AD0	2.1	N41	TOUT	34.0	→DO0 to DO39 (HH)				5.42		:	:	:				(HL)				2.55		H47	AD6	2.1				(LL)				5.19		H48	WEB	2.1				CSB (LH)				2.35		H49	REB	1.0				→DO0 to DO39 (HL)				2.27		H50	CSB	2.1				REB (LH)				2.25		H51	TIN	2.1				→DO0 to DO39 (HL)				2.33		H52	TEB	2.0				DI0 to DI39 (HH)				2.99								→DO0 to DO39 (LL)				2.91	
Input			Output			Switching speed																																																																																																																																																																												
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																										
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																													
:	:	:	:	:	:																																																																																																																																																																													
H40	DI39	2.1	N40	DO39	32.0	AD0 to AD6 (LH)				5.51																																																																																																																																																																								
H41	AD0	2.1	N41	TOUT	34.0	→DO0 to DO39 (HH)				5.42																																																																																																																																																																								
:	:	:				(HL)				2.55																																																																																																																																																																								
H47	AD6	2.1				(LL)				5.19																																																																																																																																																																								
H48	WEB	2.1				CSB (LH)				2.35																																																																																																																																																																								
H49	REB	1.0				→DO0 to DO39 (HL)				2.27																																																																																																																																																																								
H50	CSB	2.1				REB (LH)				2.25																																																																																																																																																																								
H51	TIN	2.1				→DO0 to DO39 (HL)				2.33																																																																																																																																																																								
H52	TEB	2.0				DI0 to DI39 (HH)				2.99																																																																																																																																																																								
						→DO0 to DO39 (LL)				2.91																																																																																																																																																																								
Equivalent Cells		16905																																																																																																																																																																																

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.918		
Address access time	tACA			9.918
Address output hold time	tOH	1.530		
CSB access time	tCSC			4.230
CSB output hold time	tCSL	1.362		4.086
CSB output set time	tCLL	1.410		
REB access time	tREC			4.050
REB output hold time	tREL	1.398		4.194
REB output set time	tRLL	1.350		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			4.608

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																		
RBKF	256 words × 40 bits Single-port RAM	K18F × 5																																																																																																																																																																		
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																				
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																												
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																											
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																											
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																											
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																											
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																											
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																											
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																											
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2" rowspan="3">AD0 to AD7 (LH) →DO0 to DO39 (HH)</td> <td></td> <td></td> <td>5.29</td> <td></td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td></td> <td></td> <td>5.26</td> <td></td> </tr> <tr> <td>H40</td> <td>DI39</td> <td>2.1</td> <td>N40</td> <td>DO39</td> <td>32.0</td> <td></td> <td></td> <td>4.78</td> <td></td> </tr> <tr> <td>H41</td> <td>AD0</td> <td>2.1</td> <td>N41</td> <td>TOUT</td> <td>34.0</td> <td colspan="2" rowspan="3">CSB (LH) →DO0 to DO39 (HL)</td> <td></td> <td></td> <td>4.81</td> <td></td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td></td> <td></td> <td>2.22</td> <td></td> </tr> <tr> <td>H48</td> <td>AD7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2.08</td> <td></td> </tr> <tr> <td>H49</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3">REB (LH) →DO0 to DO39 (HL)</td> <td></td> <td></td> <td>2.22</td> <td></td> </tr> <tr> <td>H50</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2.08</td> <td></td> </tr> <tr> <td>H51</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2.96</td> <td></td> </tr> <tr> <td>H52</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">DI0 to DI39 (HH) →DO0 to DO39 (LL)</td> <td></td> <td></td> <td>2.73</td> <td></td> </tr> <tr> <td>H53</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td colspan="2">Equivalent Cells</td> <td colspan="10" style="text-align: center;">30497</td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 (LH) →DO0 to DO39 (HH)				5.29		⋮	⋮	⋮	⋮	⋮	⋮			5.26		H40	DI39	2.1	N40	DO39	32.0			4.78		H41	AD0	2.1	N41	TOUT	34.0	CSB (LH) →DO0 to DO39 (HL)				4.81		⋮	⋮	⋮	⋮	⋮	⋮			2.22		H48	AD7	2.1						2.08		H49	WEB	2.1				REB (LH) →DO0 to DO39 (HL)				2.22		H50	REB	1.0						2.08		H51	CSB	1.0						2.96		H52	TIN	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)				2.73		H53	TEB	4.1								Equivalent Cells		30497									
Input			Output			Switching speed																																																																																																																																																														
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																												
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																									
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 (LH) →DO0 to DO39 (HH)				5.29																																																																																																																																																										
⋮	⋮	⋮	⋮	⋮	⋮					5.26																																																																																																																																																										
H40	DI39	2.1	N40	DO39	32.0					4.78																																																																																																																																																										
H41	AD0	2.1	N41	TOUT	34.0	CSB (LH) →DO0 to DO39 (HL)				4.81																																																																																																																																																										
⋮	⋮	⋮	⋮	⋮	⋮					2.22																																																																																																																																																										
H48	AD7	2.1								2.08																																																																																																																																																										
H49	WEB	2.1				REB (LH) →DO0 to DO39 (HL)				2.22																																																																																																																																																										
H50	REB	1.0								2.08																																																																																																																																																										
H51	CSB	1.0								2.96																																																																																																																																																										
H52	TIN	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)				2.73																																																																																																																																																										
H53	TEB	4.1																																																																																																																																																																		
Equivalent Cells		30497																																																																																																																																																																		

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.522		
Address access time	tACA			9.522
Address output hold time	tOH	2.868		
CSB access time	tCSC			3.996
CSB output hold time	tCSL	1.248		3.744
CSB output set time	tCLL	1.332		
REB access time	tREC			3.996
REB output hold time	tREL	1.248		3.744
REB output set time	tRLL	1.332		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.482

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBKH	512 words × 40 bits Single-port RAM	K18F × 10

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed										
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								
						IN	→	OUT	MIN.	TYP.	MAX.					
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO39 (HH)				5.65						
:	:	:	:	:	:											
H40	DI39	2.1	N40	DO39	32.0							(HL) (LL)			2.90	
H41	AD0	2.1	N41	TOUT	34.0											
H49	AD8	2.1				CSB (LH) →DO0 to DO39 (HL)				2.86						
H50	WEB	2.1														
H51	REB	1.0				REB (LH) →DO0 to DO39 (HL)				2.78						
H52	CSB	2.1														
H53	TIN	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)				3.27						
H54	TEB	4.1														
Equivalent Cells		60499														

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.170		
Address access time	tACA			10.170
Address output hold time	tOH	1.740		
CSB access time	tCSC			5.148
CSB output hold time	tCSL	1.584		4.752
CSB output set time	tCLL	1.716		
REB access time	tREC			5.004
REB output hold time	tREL	1.674		5.002
REB output set time	tRLL	1.668		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			5.094

[MEMO]

CHAPTER 2

HIGH DENSITY

DUAL-PORT RAM BLOCK

(Soft Macro)

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																		
R947	16 words × 4 bits Dual-port RAM	K247 × 1																																																																																																																																																																																																																																																																		
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																				
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> </tr> <tr> <td>H08</td> <td>WA3</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H09</td> <td>RA0</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> </tr> <tr> <td>H12</td> <td>RA3</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H13</td> <td>WEB</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H14</td> <td>WSB</td> <td>1.0</td> <td colspan="6"></td> </tr> <tr> <td>H15</td> <td>RSB</td> <td>1.0</td> <td colspan="6"></td> </tr> <tr> <td>H16</td> <td>TIN</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H17</td> <td>TEB</td> <td>2.0</td> <td colspan="6"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H04	DI3	2.1	N04	DO3	32.0					H05	WA0	2.1	N05	TOUT	34.0					:	:	:							H08	WA3	2.1							H09	RA0	2.1							:	:	:							H12	RA3	2.1							H13	WEB	2.1							H14	WSB	1.0							H15	RSB	1.0							H16	TIN	2.1							H17	TEB	2.0						
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																									
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																									
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																									
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																									
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																									
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																									
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																									
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																									
Input			Output			Switching speed																																																																																																																																																																																																																																																														
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																												
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																									
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																															
:	:	:	:	:	:																																																																																																																																																																																																																																																															
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																																																																																																																																															
H05	WA0	2.1	N05	TOUT	34.0																																																																																																																																																																																																																																																															
:	:	:																																																																																																																																																																																																																																																																		
H08	WA3	2.1																																																																																																																																																																																																																																																																		
H09	RA0	2.1																																																																																																																																																																																																																																																																		
:	:	:																																																																																																																																																																																																																																																																		
H12	RA3	2.1																																																																																																																																																																																																																																																																		
H13	WEB	2.1																																																																																																																																																																																																																																																																		
H14	WSB	1.0																																																																																																																																																																																																																																																																		
H15	RSB	1.0																																																																																																																																																																																																																																																																		
H16	TIN	2.1																																																																																																																																																																																																																																																																		
H17	TEB	2.0																																																																																																																																																																																																																																																																		
Equivalent Cells		727																																																																																																																																																																																																																																																																		

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	5.958		
Address access time	tACA			5.958
Address output hold time	tOH	1.932		
RSB access time	tREC			2.736
RSB output hold time	tREL	0.996		2.988
RSB output set time	tRLL	0.912		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.161		
WSB-WEB reset time	tCWR	3.514		
Write pulse width	tWP	3.514		
Address setup time	tAS	5.920		
Address hold time	tAH	2.728		
Input data setup time	tDS	3.781		
Input data hold time	tDH	2.963		
WEB access time	tWEC			6.066

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																						
R949	32 words × 4 bits Dual-port RAM	K249 × 1																																																																																																																																																																																																																																																						
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																								
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA5 (LH) →DO0 to DO3 (HH) (HL) (LL)</td> <td rowspan="4"></td> <td rowspan="4">3.44</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2"></td> <td rowspan="2">1.52</td> <td rowspan="2">1.66</td> </tr> <tr> <td>H09</td> <td>WA5</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H10</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="2"></td> <td rowspan="2">3.21</td> <td rowspan="2">3.29</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H14</td> <td>RA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H15</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 (LH) →DO0 to DO3 (HH) (HL) (LL)		3.44		:	:	:	:	:	:	H04	DI3	2.1	N04	DO3	32.0	H05	WA0	2.1	N05	TOUT	34.0	:	:	:				RSB (LH) →DO0 to DO3 (HL)		1.52	1.66	H09	WA5	2.1				H10	RA0	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)		3.21	3.29	:	:	:				H14	RA5	2.1								H15	WEB	2.1								H16	WSB	1.0								H17	RSB	1.0								H18	TIN	2.1								H19	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																													
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																													
Input			Output			Switching speed																																																																																																																																																																																																																																																		
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 (LH) →DO0 to DO3 (HH) (HL) (LL)		3.44																																																																																																																																																																																																																																																
:	:	:	:	:	:																																																																																																																																																																																																																																																			
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																																																																																																																																			
H05	WA0	2.1	N05	TOUT	34.0																																																																																																																																																																																																																																																			
:	:	:				RSB (LH) →DO0 to DO3 (HL)		1.52	1.66																																																																																																																																																																																																																																															
H09	WA5	2.1																																																																																																																																																																																																																																																						
H10	RA0	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)		3.21	3.29																																																																																																																																																																																																																																															
:	:	:																																																																																																																																																																																																																																																						
H14	RA5	2.1																																																																																																																																																																																																																																																						
H15	WEB	2.1																																																																																																																																																																																																																																																						
H16	WSB	1.0																																																																																																																																																																																																																																																						
H17	RSB	1.0																																																																																																																																																																																																																																																						
H18	TIN	2.1																																																																																																																																																																																																																																																						
H19	TEB	2.0																																																																																																																																																																																																																																																						
Equivalent Cells		1190																																																																																																																																																																																																																																																						

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.318		
Address access time	tACA			6.318
Address output hold time	tOH	2.064		
RSB access time	tREC			2.736
RSB output hold time	tREL	0.996		2.988
RSB output set time	tRLL	0.912		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.196		
WSB-WEB reset time	tCWR	3.463		
Write pulse width	tWP	3.463		
Address setup time	tAS	6.018		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.856		
Input data hold time	tDH	2.857		
WEB access time	tWEC			6.372

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																										
R94B	64 words × 4 bits Dual-port RAM	K249 × 2																																																																																																																																																																																																																																																										
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																												
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="5">RA0 to RA5 →DO0 to DO3</td> <td>(LH)</td> <td rowspan="5"></td> <td rowspan="5">3.76</td> <td rowspan="5"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td>(HL)</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td></td> </tr> <tr> <td>H10</td> <td>WA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB →DO0 to DO3</td> <td>(LH)</td> <td rowspan="2">2.17</td> <td rowspan="2"></td> </tr> <tr> <td>H11</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(HL)</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>RA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td rowspan="2">3.49</td> <td rowspan="2"></td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(LL)</td> </tr> <tr> <td>H18</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H21</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 →DO0 to DO3	(LH)		3.76		:	:	:	:	:	:	(HH)	H04	DI3	2.1	N04	DO3	32.0	(HL)	H05	WA0	2.1	N05	TOUT	34.0	(LL)	:	:	:	:	:	:		H10	WA5	2.1				RSB →DO0 to DO3	(LH)	2.17		H11	RA0	2.1				(HL)	:	:	:								H16	RA5	2.1				DI0 to DI3 →DO0 to DO3	(HH)	3.49		H17	WEB	2.1				(LL)	H18	WSB	1.0								H19	RSB	1.0								H20	TIN	2.1								H21	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																	
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																	
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																	
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																	
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																	
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																	
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																	
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																	
Input			Output			Switching speed																																																																																																																																																																																																																																																						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																				
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																		
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 →DO0 to DO3	(LH)		3.76																																																																																																																																																																																																																																																			
:	:	:	:	:	:		(HH)																																																																																																																																																																																																																																																					
H04	DI3	2.1	N04	DO3	32.0		(HL)																																																																																																																																																																																																																																																					
H05	WA0	2.1	N05	TOUT	34.0		(LL)																																																																																																																																																																																																																																																					
:	:	:	:	:	:																																																																																																																																																																																																																																																							
H10	WA5	2.1				RSB →DO0 to DO3	(LH)	2.17																																																																																																																																																																																																																																																				
H11	RA0	2.1					(HL)																																																																																																																																																																																																																																																					
:	:	:																																																																																																																																																																																																																																																										
H16	RA5	2.1				DI0 to DI3 →DO0 to DO3	(HH)	3.49																																																																																																																																																																																																																																																				
H17	WEB	2.1					(LL)																																																																																																																																																																																																																																																					
H18	WSB	1.0																																																																																																																																																																																																																																																										
H19	RSB	1.0																																																																																																																																																																																																																																																										
H20	TIN	2.1																																																																																																																																																																																																																																																										
H21	TEB	2.0																																																																																																																																																																																																																																																										
Equivalent Cells		2164																																																																																																																																																																																																																																																										

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.966		
Address access time	tACA			6.966
Address output hold time	tOH	1.500		
RSB access time	tREC			3.906
RSB output hold time	tREL	1.410		4.230
RSB output set time	tRLL	1.302		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.196		
WSB-WEB reset time	tCWR	3.463		
Write pulse width	tWP	3.463		
Address setup time	tAS	6.018		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.856		
Input data hold time	tDH	2.857		
WEB access time	tWEC			7.128

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R94D	128 words × 4 bits Dual-port RAM	K24D × 1

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 →DO0 to DO3	(LH)		4.00	
:	:	:	:	:	:		(HH)			
H04	DI3	2.1	N04	DO3	32.0		(HL)			
H05	WA0	2.1	N05	TOUT	34.0		(LL)			
:	:	:				RSB →DO0 to DO3	(LH)		1.58	
H11	WA6	2.1					(HL)			
H12	RA0	2.1				DI0 to DI3 →DO0 to DO3	(HH)		3.89	
:	:	:					(LL)			
H18	RA6	2.1								
H19	WEB	2.1								
H20	WSB	1.0								
H21	RSB	1.0								
H22	TIN	2.1								
H23	TEB	2.0								
Equivalent Cells		2979								

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.290		
Address access time	tACA			7.290
Address output hold time	tOH	2.382		
RSB access time	tREC			2.844
RSB output hold time	tREL	1.032		3.096
RSB output set time	tRLL	0.948		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.836		
WSB-WEB reset time	tCWR	3.964		
Write pulse width	tWP	3.964		
Address setup time	tAS	6.157		
Address hold time	tAH	2.715		
Input data setup time	tDS	4.276		
Input data hold time	tDH	2.778		
WEB access time	tWEC			7.578

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R94F	256 words × 4 bits Dual-port RAM	K24D × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA7 →DO0 to DO3	(LH)		4.33	
:	:	:	:	:	:		(HH)		4.34	
H04	DI3	2.1	N04	DO3	32.0		(HL)		2.56	
H05	WA0	2.1	N05	TOUT	34.0		(LL)		4.39	
:	:	:				RSB →DO0 to DO3	(LH)		2.24	
H12	WA7	2.1					(HL)		2.41	
H13	RA0	2.1				DI0 to DI3 →DO0 to DO3	(HH)		4.18	
:	:	:					(LL)		4.37	
H20	RA7	2.1								
H21	WEB	2.1								
H22	WSB	1.0								
H23	RSB	1.0								
H24	TIN	2.1								
H25	TEB	2.0								
Equivalent Cells		5692								

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.902		
Address access time	tACA			7.902
Address output hold time	tOH	1.536		
RSB access time	tREC			4.032
RSB output hold time	tREL	1.446		4.338
RSB output set time	tRLL	1.344		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.836		
WSB-WEB reset time	tCWR	3.964		
Write pulse width	tWP	3.964		
Address setup time	tAS	6.157		
Address hold time	tAH	2.715		
Input data setup time	tDS	4.276		
Input data hold time	tDH	2.778		
WEB access time	tWEC			8.334

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R94H	512 words × 4 bits Dual-port RAM	K24D × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0					
:	:	:	:	:	:					
H04	DI3	2.1	N04	DO3	32.0	RA0 to RA8	(LH)		4.51	
H05	WA0	2.1	N05	TOUT	34.0	→DO0 to DO3	(HH)		4.47	
:	:	:					(HL)		3.40	
H13	WA8	2.1					(LL)		4.76	
H14	RA0	2.1				RSB	(LH)		2.68	
:	:	:				→DO0 to DO3	(HL)		3.03	
H22	RA8	2.1								
H23	WEB	2.1				DI0 to DI3	(HH)		4.30	
H24	WSB	1.0				→DO0 to DO3	(LL)		4.73	
H25	RSB	1.0								
H26	TIN	2.1								
H27	TEB	2.0								

Equivalent Cells **11056**

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.568		
Address access time	tACA			8.568
Address output hold time	tOH	2.040		
RSB access time	tREC			4.824
RSB output hold time	tREL	1.818		5.454
RSB output set time	tRLL	1.608		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.847		
WSB-WEB reset time	tCWR	3.964		
Write pulse width	tWP	3.964		
Address setup time	tAS	6.181		
Address hold time	tAH	2.702		
Input data setup time	tDS	4.276		
Input data hold time	tDH	2.778		
WEB access time	tWEC			8.982

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																				
R987	16 words × 8 bits Dual-port RAM	K247 × 2																																																																																																																																																																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA3 →DO0 to DO7</td> <td>(LH)</td> <td></td> <td>3.32</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td></td> <td>3.36</td> <td></td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td>(HL)</td> <td></td> <td>3.32</td> <td></td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> <td></td> <td>3.28</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB →DO0 to DO7</td> <td>(LH)</td> <td></td> <td>1.55</td> <td></td> </tr> <tr> <td>H12</td> <td>WA3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td>1.70</td> <td></td> </tr> <tr> <td>H13</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 →DO0 to DO7</td> <td>(HH)</td> <td></td> <td>3.01</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td></td> <td>3.09</td> <td></td> </tr> <tr> <td>H16</td> <td>RA3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H21</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA3 →DO0 to DO7	(LH)		3.32		:	:	:	:	:	:	(HH)		3.36		H08	DI7	2.1	N08	DO7	32.0	(HL)		3.32		H09	WA0	2.1	N09	TOUT	34.0	(LL)		3.28		:	:	:				RSB →DO0 to DO7	(LH)		1.55		H12	WA3	2.1				(HL)		1.70		H13	RA0	2.1				DI0 to DI7 →DO0 to DO7	(HH)		3.01		:	:	:				(LL)		3.09		H16	RA3	2.1									H17	WEB	2.1									H18	WSB	1.0									H19	RSB	1.0									H20	TIN	2.1									H21	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																											
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																											
Input			Output			Switching speed																																																																																																																																																																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																														
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																												
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA3 →DO0 to DO7	(LH)		3.32																																																																																																																																																																																																																																																																													
:	:	:	:	:	:		(HH)		3.36																																																																																																																																																																																																																																																																													
H08	DI7	2.1	N08	DO7	32.0		(HL)		3.32																																																																																																																																																																																																																																																																													
H09	WA0	2.1	N09	TOUT	34.0		(LL)		3.28																																																																																																																																																																																																																																																																													
:	:	:				RSB →DO0 to DO7	(LH)		1.55																																																																																																																																																																																																																																																																													
H12	WA3	2.1					(HL)		1.70																																																																																																																																																																																																																																																																													
H13	RA0	2.1				DI0 to DI7 →DO0 to DO7	(HH)		3.01																																																																																																																																																																																																																																																																													
:	:	:					(LL)		3.09																																																																																																																																																																																																																																																																													
H16	RA3	2.1																																																																																																																																																																																																																																																																																				
H17	WEB	2.1																																																																																																																																																																																																																																																																																				
H18	WSB	1.0																																																																																																																																																																																																																																																																																				
H19	RSB	1.0																																																																																																																																																																																																																																																																																				
H20	TIN	2.1																																																																																																																																																																																																																																																																																				
H21	TEB	2.0																																																																																																																																																																																																																																																																																				
Equivalent Cells		1243																																																																																																																																																																																																																																																																																				

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.048		
Address access time	tACA			6.048
Address output hold time	tOH	1.968		
RSB access time	tREC			2.790
RSB output hold time	tREL	1.020		3.060
RSB output set time	tRLL	0.930		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.172		
WSB-WEB reset time	tCWR	3.514		
Write pulse width	tWP	3.514		
Address setup time	tAS	5.944		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.781		
Input data hold time	tDH	2.963		
WEB access time	tWEC			6.156

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R989	32 words × 8 bits Dual-port RAM	K249 × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA4 (LH) →DO0 to DO7 (HH)	(HL)		3.50	
:	:	:	:	:	:					
H08	DI7	2.1	N08	DO7	32.0					
H09	WA0	2.1	N09	TOUT	34.0					
:	:	:				RSB (LH) →DO0 to DO7 (HL)			1.56	1.72
H13	WA4	2.1								
H14	RA0	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)			3.21	3.29
:	:	:								
H18	RA4	2.1								
H19	WEB	2.1								
H20	WSB	1.0								
H21	RSB	1.0								
H22	TIN	2.1								
H23	TEB	2.0								
Equivalent Cells		2160								

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.390		
Address access time	tACA			6.390
Address output hold time	tOH	2.100		
RSB access time	tREC			2.808
RSB output hold time	tREL	1.032		3.096
RSB output set time	tRLL	0.936		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.196		
WSB-WEB reset time	tCWR	3.463		
Write pulse width	tWP	3.463		
Address setup time	tAS	6.018		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.856		
Input data hold time	tDH	2.857		
WEB access time	tWEC			6.498

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R98B	64 words × 8 bits Dual-port RAM	K28B × 1

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 →DO0 to DO7	(LH)		3.97	
:	:	:	:	:	:		(HH)			
H08	DI7	2.1	N08	DO7	32.0		(HL)			
H09	WA0	2.1	N09	TOUT	34.0		(LL)			
:	:	:				RSB →DO0 to DO7	(LH)		1.56	
H14	WA5	2.1					(HL)			
H15	RA0	2.1				DI0 to DI7 →DO0 to DO7	(HH)		3.81	
:	:	:					(LL)			
H20	RA5	2.1								
H21	WEB	2.1								
H22	WSB	1.0								
H23	RSB	1.0								
H24	TIN	2.1								
H25	TEB	2.0								

Equivalent Cells **3023**

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.236		
Address access time	tACA			7.236
Address output hold time	tOH	2.346		
RSB access time	tREC			2.808
RSB output hold time	tREL	1.008		3.024
RSB output set time	tRLL	0.936		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.812		
WSB-WEB reset time	tCWR	3.847		
Write pulse width	tWP	3.847		
Address setup time	tAS	6.250		
Address hold time	tAH	2.715		
Input data setup time	tDS	4.130		
Input data hold time	tDH	2.852		
WEB access time	tWEC			7.290

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																					
R98D	128 words × 8 bits Dual-port RAM	K24D × 2																																																																																																																																																																																																																																																																					
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																							
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA6 →DO0 to DO7</td> <td>(LH)</td> <td rowspan="4"></td> <td rowspan="4">4.07</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td>(HL)</td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB →DO0 to DO7</td> <td>(LH)</td> <td rowspan="2">1.62</td> <td rowspan="2">1.77</td> <td rowspan="2"></td> </tr> <tr> <td>H15</td> <td>WA6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(HL)</td> </tr> <tr> <td>H16</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 →DO0 to DO7</td> <td>(HH)</td> <td rowspan="2">3.89</td> <td rowspan="2">3.95</td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td>(LL)</td> </tr> <tr> <td>H22</td> <td>RA6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H23</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H24</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H25</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 →DO0 to DO7	(LH)		4.07		:	:	:	:	:	:	(HH)	H08	DI7	2.1	N08	DO7	32.0	(HL)	H09	WA0	2.1	N09	TOUT	34.0	(LL)	:	:	:				RSB →DO0 to DO7	(LH)	1.62	1.77		H15	WA6	2.1				(HL)	H16	RA0	2.1				DI0 to DI7 →DO0 to DO7	(HH)	3.89	3.95		:	:	:				(LL)	H22	RA6	2.1									H23	WEB	2.1									H24	WSB	1.0									H25	RSB	1.0									H26	TIN	2.1									H27	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																												
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																												
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																												
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																												
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																												
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																												
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																												
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																												
Input			Output			Switching speed																																																																																																																																																																																																																																																																	
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																															
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																													
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 →DO0 to DO7	(LH)		4.07																																																																																																																																																																																																																																																														
:	:	:	:	:	:		(HH)																																																																																																																																																																																																																																																																
H08	DI7	2.1	N08	DO7	32.0		(HL)																																																																																																																																																																																																																																																																
H09	WA0	2.1	N09	TOUT	34.0		(LL)																																																																																																																																																																																																																																																																
:	:	:				RSB →DO0 to DO7	(LH)	1.62	1.77																																																																																																																																																																																																																																																														
H15	WA6	2.1					(HL)																																																																																																																																																																																																																																																																
H16	RA0	2.1				DI0 to DI7 →DO0 to DO7	(HH)	3.89	3.95																																																																																																																																																																																																																																																														
:	:	:					(LL)																																																																																																																																																																																																																																																																
H22	RA6	2.1																																																																																																																																																																																																																																																																					
H23	WEB	2.1																																																																																																																																																																																																																																																																					
H24	WSB	1.0																																																																																																																																																																																																																																																																					
H25	RSB	1.0																																																																																																																																																																																																																																																																					
H26	TIN	2.1																																																																																																																																																																																																																																																																					
H27	TEB	2.0																																																																																																																																																																																																																																																																					
Equivalent Cells		5699																																																																																																																																																																																																																																																																					

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.380		
Address access time	tACA			7.380
Address output hold time	tOH	2.424		
RSB access time	tREC			2.916
RSB output hold time	tREL	1.062		3.186
RSB output set time	tRLL	0.972		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.836		
WSB-WEB reset time	tCWR	3.964		
Write pulse width	tWP	3.964		
Address setup time	tAS	6.157		
Address hold time	tAH	2.715		
Input data setup time	tDS	4.276		
Input data hold time	tDH	2.778		
WEB access time	tWEC			7.704

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																				
R98F	256 words × 8 bits Dual-port RAM	K28F × 1																																																																																																																																																																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA7 →DO0 to DO7</td> <td>(LH)</td> <td></td> <td>4.38</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td></td> <td>4.42</td> <td></td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td>(HL)</td> <td></td> <td>4.35</td> <td></td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> <td></td> <td>4.31</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB →DO0 to DO7</td> <td>(LH)</td> <td></td> <td>1.87</td> <td></td> </tr> <tr> <td>H16</td> <td>WA7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td>2.08</td> <td></td> </tr> <tr> <td>H17</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 →DO0 to DO7</td> <td>(HH)</td> <td></td> <td>3.97</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td></td> <td>4.04</td> <td></td> </tr> <tr> <td>H24</td> <td>RA7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H25</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H28</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H29</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA7 →DO0 to DO7	(LH)		4.38		:	:	:	:	:	:	(HH)		4.42		H08	DI7	2.1	N08	DO7	32.0	(HL)		4.35		H09	WA0	2.1	N09	TOUT	34.0	(LL)		4.31		:	:	:				RSB →DO0 to DO7	(LH)		1.87		H16	WA7	2.1				(HL)		2.08		H17	RA0	2.1				DI0 to DI7 →DO0 to DO7	(HH)		3.97		:	:	:				(LL)		4.04		H24	RA7	2.1									H25	WEB	2.1									H26	WSB	1.0									H27	RSB	1.0									H28	TIN	2.1									H29	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																											
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																											
Input			Output			Switching speed																																																																																																																																																																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																														
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																												
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA7 →DO0 to DO7	(LH)		4.38																																																																																																																																																																																																																																																																													
:	:	:	:	:	:		(HH)		4.42																																																																																																																																																																																																																																																																													
H08	DI7	2.1	N08	DO7	32.0		(HL)		4.35																																																																																																																																																																																																																																																																													
H09	WA0	2.1	N09	TOUT	34.0		(LL)		4.31																																																																																																																																																																																																																																																																													
:	:	:				RSB →DO0 to DO7	(LH)		1.87																																																																																																																																																																																																																																																																													
H16	WA7	2.1					(HL)		2.08																																																																																																																																																																																																																																																																													
H17	RA0	2.1				DI0 to DI7 →DO0 to DO7	(HH)		3.97																																																																																																																																																																																																																																																																													
:	:	:					(LL)		4.04																																																																																																																																																																																																																																																																													
H24	RA7	2.1																																																																																																																																																																																																																																																																																				
H25	WEB	2.1																																																																																																																																																																																																																																																																																				
H26	WSB	1.0																																																																																																																																																																																																																																																																																				
H27	RSB	1.0																																																																																																																																																																																																																																																																																				
H28	TIN	2.1																																																																																																																																																																																																																																																																																				
H29	TEB	2.0																																																																																																																																																																																																																																																																																				
Equivalent Cells		9504																																																																																																																																																																																																																																																																																				

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.956		
Address access time	tACA			7.956
Address output hold time	tOH	2.586		
RSB access time	tREC			3.366
RSB output hold time	tREL	1.248		3.744
RSB output set time	tRLL	1.122		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.004		
WSB-WEB reset time	tCWR	5.096		
Write pulse width	tWP	5.096		
Address setup time	tAS	6.205		
Address hold time	tAH	2.702		
Input data setup time	tDS	3.913		
Input data hold time	tDH	3.494		
WEB access time	tWEC			8.298

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																								
R9AB	64 words × 10 bits Dual-port RAM	K2AB × 1																																																																																																																																																																																																																																																																																																								
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>2.1</td> <td>N10</td> <td>DO9</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H11</td> <td>WA0</td> <td>2.1</td> <td>N11</td> <td>TOUT</td> <td>34.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>WA5</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H22</td> <td>RA5</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H23</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H24</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H25</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H10	DI9	2.1	N10	DO9	32.0							H11	WA0	2.1	N11	TOUT	34.0							:	:	:										H16	WA5	2.1										H17	RA0	2.1										:	:	:										H22	RA5	2.1										H23	WEB	2.1										H24	WSB	1.0										H25	RSB	1.0										H26	TIN	2.1										H27	TEB	2.0									
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																															
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																															
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																															
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																															
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																															
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																															
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																															
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																															
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																																																		
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																					
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																					
H10	DI9	2.1	N10	DO9	32.0																																																																																																																																																																																																																																																																																																					
H11	WA0	2.1	N11	TOUT	34.0																																																																																																																																																																																																																																																																																																					
:	:	:																																																																																																																																																																																																																																																																																																								
H16	WA5	2.1																																																																																																																																																																																																																																																																																																								
H17	RA0	2.1																																																																																																																																																																																																																																																																																																								
:	:	:																																																																																																																																																																																																																																																																																																								
H22	RA5	2.1																																																																																																																																																																																																																																																																																																								
H23	WEB	2.1																																																																																																																																																																																																																																																																																																								
H24	WSB	1.0																																																																																																																																																																																																																																																																																																								
H25	RSB	1.0																																																																																																																																																																																																																																																																																																								
H26	TIN	2.1																																																																																																																																																																																																																																																																																																								
H27	TEB	2.0																																																																																																																																																																																																																																																																																																								
Equivalent Cells		3494																																																																																																																																																																																																																																																																																																								

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.154		
Address access time	tACA			8.154
Address output hold time	tOH	2.586		
RSB access time	tREC			3.150
RSB output hold time	tREL	1.140		3.420
RSB output set time	tRLL	1.050		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.509		
WSB-WEB reset time	tCWR	4.302		
Write pulse width	tWP	4.302		
Address setup time	tAS	6.492		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.872		
Input data hold time	tDH	3.119		
WEB access time	tWEC			7.884

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9AD	128 words × 10 bits Dual-port RAM	K2AB × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 →DO0 to DO9	(LH)		4.81	
:	:	:	:	:	:		(HH)			
H10	DI9	2.1	N10	DO9	32.0		(HL)			
H11	WA0	2.1	N11	TOUT	34.0		(LL)			
H17	WA6	2.1				RSB →DO0 to DO9	(LH)	2.40	2.59	
H18	RA0	2.1					(HL)			
H24	RA6	2.1				DI0 to DI9 →DO0 to DO9	(HH)	4.11	4.22	
H25	WEB	2.1					(LL)			
H26	WSB	1.0								
H27	RSB	1.0								
H28	TIN	2.1								
H29	TEB	2.0								
Equivalent Cells		6703								

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.694		
Address access time	tACA			8.694
Address output hold time	tOH	1.644		
RSB access time	tREC			4.320
RSB output hold time	tREL	1.554		4.662
RSB output set time	tRLL	1.440		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.509		
WSB-WEB reset time	tCWR	4.302		
Write pulse width	tWP	4.302		
Address setup time	tAS	6.492		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.872		
Input data hold time	tDH	3.119		
WEB access time	tWEC			8.658

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																																				
R9C7	16 words × 16 bits Dual-port RAM	K247 × 4																																																																																																																																																																																																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td colspan="2">RA0 to RA3 (LH)</td> <td></td> <td></td> <td>3.43</td> <td></td> </tr> <tr> <td>H17</td> <td>WA0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO15 (HH)</td> <td></td> <td></td> <td>3.44</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>3.39</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>3.38</td> <td></td> </tr> <tr> <td>H20</td> <td>WA3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">RSB (LH)</td> <td></td> <td></td> <td>1.63</td> <td></td> </tr> <tr> <td>H21</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (HL)</td> <td></td> <td></td> <td>1.79</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H24</td> <td>RA3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI15 (HH)</td> <td></td> <td></td> <td>3.010</td> <td></td> </tr> <tr> <td>H25</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (LL)</td> <td></td> <td></td> <td>3.150</td> <td></td> </tr> <tr> <td>H26</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H28</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H29</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H16	DI15	2.1	N16	DO15	32.0	RA0 to RA3 (LH)				3.43		H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				3.44		:	:	:				(HL)				3.39								(LL)				3.38		H20	WA3	2.1				RSB (LH)				1.63		H21	RA0	2.1				→DO0 to DO15 (HL)				1.79		:	:	:										H24	RA3	2.1				DI0 to DI15 (HH)				3.010		H25	WEB	2.1				→DO0 to DO15 (LL)				3.150		H26	WSB	1.0										H27	RSB	1.0										H28	TIN	2.1										H29	TEB	2.0									
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																											
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																																											
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																																																														
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																																											
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																																	
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																																	
H16	DI15	2.1	N16	DO15	32.0	RA0 to RA3 (LH)				3.43																																																																																																																																																																																																																																																																																																												
H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				3.44																																																																																																																																																																																																																																																																																																												
:	:	:				(HL)				3.39																																																																																																																																																																																																																																																																																																												
						(LL)				3.38																																																																																																																																																																																																																																																																																																												
H20	WA3	2.1				RSB (LH)				1.63																																																																																																																																																																																																																																																																																																												
H21	RA0	2.1				→DO0 to DO15 (HL)				1.79																																																																																																																																																																																																																																																																																																												
:	:	:																																																																																																																																																																																																																																																																																																																				
H24	RA3	2.1				DI0 to DI15 (HH)				3.010																																																																																																																																																																																																																																																																																																												
H25	WEB	2.1				→DO0 to DO15 (LL)				3.150																																																																																																																																																																																																																																																																																																												
H26	WSB	1.0																																																																																																																																																																																																																																																																																																																				
H27	RSB	1.0																																																																																																																																																																																																																																																																																																																				
H28	TIN	2.1																																																																																																																																																																																																																																																																																																																				
H29	TEB	2.0																																																																																																																																																																																																																																																																																																																				
Equivalent Cells		2291																																																																																																																																																																																																																																																																																																																				

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.192		
Address access time	tACA			6.192
Address output hold time	tOH	2.028		
RSB access time	tREC			2.934
RSB output hold time	tREL	1.074		3.222
RSB output set time	tRLL	0.978		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.172		
WSB-WEB reset time	tCWR	3.514		
Write pulse width	tWP	3.514		
Address setup time	tAS	5.944		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.781		
Input data hold time	tDH	2.963		
WEB access time	tWEC			6.372

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9C9	32 words × 16 bits Dual-port RAM	K249 × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA4 (LH) →DO0 to DO15 (HH) (HL) (LL)			3.62	
⋮	⋮	⋮	⋮	⋮	⋮				3.62	
H16	DI15	2.1	N16	DO15	32.0				3.63	
H17	WA0	2.1	N17	TOUT	34.0				3.63	
⋮	⋮	⋮	⋮	⋮	⋮	RSB (LH) →DO0 to DO15 (HL)			1.64	
H21	WA4	2.1							1.80	
H22	RA0	2.1				DI0 to DI15 (HH) →DO0 to DO15 (LL)			3.22	
⋮	⋮	⋮							3.30	
H26	RA4	2.1								
H27	WEB	2.1								
H28	WSB	1.0								
H29	RSB	1.0								
H30	TIN	2.1								
H31	TEB	2.0								
Equivalent Cells		4104								

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.532		
Address access time	tACA			6.532
Address output hold time	tOH	2.172		
RSB access time	tREC			2.952
RSB output hold time	tREL	1.080		3.240
RSB output set time	tRLL	0.984		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.196		
WSB-WEB reset time	tCWR	3.463		
Write pulse width	tWP	3.463		
Address setup time	tAS	6.018		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.856		
Input data hold time	tDH	2.857		
WEB access time	tWEC			6.696

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9CB	64 words × 16 bits Dual-port RAM	K28B × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0					
:	:	:	:	:	:					
H16	DI15	2.1	N16	DO15	32.0	RA0 to RA5	(LH)		4.03	
H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15	(HH)		4.06	
:	:	:					(HL)		4.00	
H22	WA5	2.1					(LL)		3.97	
H23	RA0	2.1				RSB	(LH)		1.61	
:	:	:				→DO0 to DO15	(HL)		1.74	
H28	RA5	2.1								
H29	WEB	2.1				DI0 to DI15	(HH)		3.81	
H30	WSB	1.0				→DO0 to DO15	(LL)		3.78	
H31	RSB	1.0								
H32	TIN	2.1								
H33	TEB	2.0								
Equivalent Cells		5802								

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.308		
Address access time	tACA			7.308
Address output hold time	tOH	2.382		
RSB access time	tREC			2.898
RSB output hold time	tREL	1.044		3.132
RSB output set time	tRLL	0.966		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.812		
WSB-WEB reset time	tCWR	3.847		
Write pulse width	tWP	3.847		
Address setup time	tAS	6.250		
Address hold time	tAH	2.715		
Input data setup time	tDS	4.130		
Input data hold time	tDH	2.852		
WEB access time	tWEC			7.416

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																										
R9CD	128 words × 16 bits Dual-port RAM	K24D × 4																																																																																																																																																																																																																																																																										
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																												
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H17</td> <td>WA0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H23</td> <td>WA6</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2">RA0 to RA6 (LH)</td> <td></td> <td>4.22</td> <td></td> </tr> <tr> <td>H24</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2">→DO0 to DO15 (HH)</td> <td></td> <td>4.22</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="2">(HL)</td> <td></td> <td>4.18</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">(LL)</td> <td></td> <td>4.18</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">RSB (LH)</td> <td></td> <td>1.72</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">→DO0 to DO15 (HL)</td> <td></td> <td>1.89</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">DI0 to DI15 (HH)</td> <td></td> <td>3.90</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">→DO0 to DO15 (LL)</td> <td></td> <td>3.96</td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H16	DI15	2.1	N16	DO15	32.0					H17	WA0	2.1	N17	TOUT	34.0					:	:	:								H23	WA6	2.1				RA0 to RA6 (LH)			4.22		H24	RA0	2.1				→DO0 to DO15 (HH)			4.22		:	:	:				(HL)			4.18								(LL)			4.18								RSB (LH)			1.72								→DO0 to DO15 (HL)			1.89								DI0 to DI15 (HH)			3.90								→DO0 to DO15 (LL)			3.96	
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																	
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																	
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																	
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																	
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																	
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																	
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																	
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																	
Input			Output			Switching speed																																																																																																																																																																																																																																																																						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																				
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																	
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																							
:	:	:	:	:	:																																																																																																																																																																																																																																																																							
H16	DI15	2.1	N16	DO15	32.0																																																																																																																																																																																																																																																																							
H17	WA0	2.1	N17	TOUT	34.0																																																																																																																																																																																																																																																																							
:	:	:																																																																																																																																																																																																																																																																										
H23	WA6	2.1				RA0 to RA6 (LH)			4.22																																																																																																																																																																																																																																																																			
H24	RA0	2.1				→DO0 to DO15 (HH)			4.22																																																																																																																																																																																																																																																																			
:	:	:				(HL)			4.18																																																																																																																																																																																																																																																																			
						(LL)			4.18																																																																																																																																																																																																																																																																			
						RSB (LH)			1.72																																																																																																																																																																																																																																																																			
						→DO0 to DO15 (HL)			1.89																																																																																																																																																																																																																																																																			
						DI0 to DI15 (HH)			3.90																																																																																																																																																																																																																																																																			
						→DO0 to DO15 (LL)			3.96																																																																																																																																																																																																																																																																			
Equivalent Cells		11119																																																																																																																																																																																																																																																																										

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.596		
Address access time	tACA			7.596
Address output hold time	tOH	2.508		
RSB access time	tREC			3.096
RSB output hold time	tREL	1.134		3.402
RSB output set time	tRLL	1.032		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.847		
WSB-WEB reset time	tCWR	3.964		
Write pulse width	tWP	3.964		
Address setup time	tAS	6.181		
Address hold time	tAH	2.702		
Input data setup time	tDS	4.276		
Input data hold time	tDH	2.778		
WEB access time	tWEC			7.956

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9CF	256 words × 16 bits Dual-port RAM	K28F × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA7	(LH)		4.46	
:	:	:	:	:	:		→DO0 to DO15			
H16	DI15	2.1	N16	DO15	32.0		(HL)		4.42	
H17	WA0	2.1	N17	TOUT	34.0		(LL)			
:	:	:				RSB	(LH)		1.93	
H24	WA7	2.1					→DO0 to DO15			
H25	RA0	2.1				DI0 to DI15	(HH)		3.98	
:	:	:					→DO0 to DO15			
H32	RA7	2.1								
H33	WEB	2.1								
H34	WSB	1.0								
H35	RSB	1.0								
H36	TIN	2.1								
H37	TEB	2.0								
Equivalent Cells		18708								

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.064		
Address access time	tACA			8.064
Address output hold time	tOH	2.640		
RSB access time	tREC			3.474
RSB output hold time	tREL	1.284		3.852
RSB output set time	tRLL	1.158		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.027		
WSB-WEB reset time	tCWR	5.096		
Write pulse width	tWP	5.096		
Address setup time	tAS	6.229		
Address hold time	tAH	2.702		
Input data setup time	tDS	3.913		
Input data hold time	tDH	3.494		
WEB access time	tWEC			8.460

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																											
R9EB	64 words × 20 bits Dual-port RAM	K2AB × 2																																																																																																																																																																																																																																																																											
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																													
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H20</td> <td>DI19</td> <td>2.1</td> <td>N20</td> <td>DO19</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H21</td> <td>WA0</td> <td>2.1</td> <td>N21</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H26</td> <td>WA5</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H27</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H32</td> <td>RA5</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H33</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H34</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H35</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H36</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H37</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H20	DI19	2.1	N20	DO19	32.0					H21	WA0	2.1	N21	TOUT	34.0					:	:	:								H26	WA5	2.1								H27	RA0	2.1								:	:	:								H32	RA5	2.1								H33	WEB	2.1								H34	WSB	1.0								H35	RSB	1.0								H36	TIN	2.1								H37	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																		
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																		
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																		
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																		
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																		
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																		
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																		
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																		
Input			Output			Switching speed																																																																																																																																																																																																																																																																							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																					
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																								
:	:	:	:	:	:																																																																																																																																																																																																																																																																								
H20	DI19	2.1	N20	DO19	32.0																																																																																																																																																																																																																																																																								
H21	WA0	2.1	N21	TOUT	34.0																																																																																																																																																																																																																																																																								
:	:	:																																																																																																																																																																																																																																																																											
H26	WA5	2.1																																																																																																																																																																																																																																																																											
H27	RA0	2.1																																																																																																																																																																																																																																																																											
:	:	:																																																																																																																																																																																																																																																																											
H32	RA5	2.1																																																																																																																																																																																																																																																																											
H33	WEB	2.1																																																																																																																																																																																																																																																																											
H34	WSB	1.0																																																																																																																																																																																																																																																																											
H35	RSB	1.0																																																																																																																																																																																																																																																																											
H36	TIN	2.1																																																																																																																																																																																																																																																																											
H37	TEB	2.0																																																																																																																																																																																																																																																																											
Equivalent Cells		6748																																																																																																																																																																																																																																																																											

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.262		
Address access time	tACA			8.262
Address output hold time	tOH	2.628		
RSB access time	tREC			3.222
RSB output hold time	tREL	1.176		3.528
RSB output set time	tRLL	1.074		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.509		
WSB-WEB reset time	tCWR	4.302		
Write pulse width	tWP	4.302		
Address setup time	tAS	6.492		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.872		
Input data hold time	tDH	3.119		
WEB access time	tWEC			8.028

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																												
R9ED	128 words × 20 bits Dual-port RAM	K2AB × 4																																																																																																																																																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H20</td> <td>DI19</td> <td>2.1</td> <td>N20</td> <td>DO19</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H21</td> <td>WA0</td> <td>2.1</td> <td>N21</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H27</td> <td>WA6</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H28</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H34</td> <td>RA6</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H35</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H36</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H37</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H38</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H39</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H20	DI19	2.1	N20	DO19	32.0					H21	WA0	2.1	N21	TOUT	34.0					:	:	:								H27	WA6	2.1								H28	RA0	2.1								:	:	:								H34	RA6	2.1								H35	WEB	2.1								H36	WSB	1.0								H37	RSB	1.0								H38	TIN	2.1								H39	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																			
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																			
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																			
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																			
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																			
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																			
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																			
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																			
Input			Output			Switching speed																																																																																																																																																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																									
:	:	:	:	:	:																																																																																																																																																																																																																																																																									
H20	DI19	2.1	N20	DO19	32.0																																																																																																																																																																																																																																																																									
H21	WA0	2.1	N21	TOUT	34.0																																																																																																																																																																																																																																																																									
:	:	:																																																																																																																																																																																																																																																																												
H27	WA6	2.1																																																																																																																																																																																																																																																																												
H28	RA0	2.1																																																																																																																																																																																																																																																																												
:	:	:																																																																																																																																																																																																																																																																												
H34	RA6	2.1																																																																																																																																																																																																																																																																												
H35	WEB	2.1																																																																																																																																																																																																																																																																												
H36	WSB	1.0																																																																																																																																																																																																																																																																												
H37	RSB	1.0																																																																																																																																																																																																																																																																												
H38	TIN	2.1																																																																																																																																																																																																																																																																												
H39	TEB	2.0																																																																																																																																																																																																																																																																												
Equivalent Cells		13118																																																																																																																																																																																																																																																																												

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.928		
Address access time	tACA			8.928
Address output hold time	tOH	1.692		
RSB access time	tREC			4.446
RSB output hold time	tREL	1.590		4.770
RSB output set time	tRLL	1.482		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.520		
WSB-WEB reset time	tCWR	4.302		
Write pulse width	tWP	4.302		
Address setup time	tAS	6.515		
Address hold time	tAH	2.702		
Input data setup time	tDS	3.872		
Input data hold time	tDH	3.119		
WEB access time	tWEC			8.910

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																								
R9H7	16 words × 32 bits Dual-port RAM	K247 × 8																																																																																																																																																																																																																																																																																																								
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H32</td> <td>DI31</td> <td>2.1</td> <td>N32</td> <td>DO31</td> <td>32.0</td> <td colspan="2">RA0 to RA3 (LH)</td> <td></td> <td></td> <td>3.66</td> <td></td> </tr> <tr> <td>H33</td> <td>WA0</td> <td>2.1</td> <td>N33</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO31 (HH)</td> <td></td> <td></td> <td>3.61</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>3.57</td> <td></td> </tr> <tr> <td>H36</td> <td>WA3</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>3.62</td> <td></td> </tr> <tr> <td>H37</td> <td>RA0</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2">RSB (LH)</td> <td></td> <td></td> <td>1.77</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td colspan="2">→DO0 to DO31 (HL)</td> <td></td> <td></td> <td>1.97</td> <td></td> </tr> <tr> <td>H40</td> <td>RA3</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2">DI0 to DI31 (HH)</td> <td></td> <td></td> <td>3.01</td> <td></td> </tr> <tr> <td>H41</td> <td>WEB</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2">→DO0 to DO31 (LL)</td> <td></td> <td></td> <td>3.10</td> <td></td> </tr> <tr> <td>H42</td> <td>WSB</td> <td>1.0</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H43</td> <td>RSB</td> <td>1.0</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H44</td> <td>TIN</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H45</td> <td>TEB</td> <td>2.0</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H32	DI31	2.1	N32	DO31	32.0	RA0 to RA3 (LH)				3.66		H33	WA0	2.1	N33	TOUT	34.0	→DO0 to DO31 (HH)				3.61		:	:	:				(HL)				3.57		H36	WA3	2.1				(LL)				3.62		H37	RA0	2.1				RSB (LH)				1.77		:	:	:				→DO0 to DO31 (HL)				1.97		H40	RA3	2.1				DI0 to DI31 (HH)				3.01		H41	WEB	2.1				→DO0 to DO31 (LL)				3.10		H42	WSB	1.0										H43	RSB	1.0										H44	TIN	2.1										H45	TEB	2.0									
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																															
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																															
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																															
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																															
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																															
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																															
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																															
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																															
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																																																		
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																					
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																					
H32	DI31	2.1	N32	DO31	32.0	RA0 to RA3 (LH)				3.66																																																																																																																																																																																																																																																																																																
H33	WA0	2.1	N33	TOUT	34.0	→DO0 to DO31 (HH)				3.61																																																																																																																																																																																																																																																																																																
:	:	:				(HL)				3.57																																																																																																																																																																																																																																																																																																
H36	WA3	2.1				(LL)				3.62																																																																																																																																																																																																																																																																																																
H37	RA0	2.1				RSB (LH)				1.77																																																																																																																																																																																																																																																																																																
:	:	:				→DO0 to DO31 (HL)				1.97																																																																																																																																																																																																																																																																																																
H40	RA3	2.1				DI0 to DI31 (HH)				3.01																																																																																																																																																																																																																																																																																																
H41	WEB	2.1				→DO0 to DO31 (LL)				3.10																																																																																																																																																																																																																																																																																																
H42	WSB	1.0																																																																																																																																																																																																																																																																																																								
H43	RSB	1.0																																																																																																																																																																																																																																																																																																								
H44	TIN	2.1																																																																																																																																																																																																																																																																																																								
H45	TEB	2.0																																																																																																																																																																																																																																																																																																								
Equivalent Cells		4363																																																																																																																																																																																																																																																																																																								

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.588		
Address access time	tACA			6.588
Address output hold time	tOH	2.142		
RSB access time	tREC			3.186
RSB output hold time	tREL	1.182		3.546
RSB output set time	tRLL	1.062		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.172		
WSB-WEB reset time	tCWR	3.514		
Write pulse width	tWP	3.514		
Address setup time	tAS	5.944		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.781		
Input data hold time	tDH	2.963		
WEB access time	tWEC			6.462

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9H9	32 words × 32 bits Dual-port RAM	K249 × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0					
:	:	:	:	:	:					
H32	DI31	2.1	N32	DO31	32.0	RA0 to RA4	(LH)		3.87	
H33	WA0	2.1	N33	TOUT	34.0	→DO0 to DO31	(HH)		3.81	
:	:	:					(HL)		3.83	
H37	WA4	2.1					(LL)		3.89	
H38	RA0	2.1				RSB	(LH)		1.81	
:	:	:				→DO0 to DO31	(HL)		2.01	
H42	RA4	2.1								
H43	WEB	2.1				DI0 to DI31	(HH)		3.22	
H44	WSB	1.0				→DO0 to DO31	(LL)		3.30	
H45	RSB	1.0								
H46	TIN	2.1								
H47	TEB	2.0								
Equivalent Cells		7968								

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.002		
Address access time	tACA			7.002
Address output hold time	tOH	2.286		
RSB access time	tREC			3.258
RSB output hold time	tREL	1.206		3.618
RSB output set time	tRLL	1.086		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.196		
WSB-WEB reset time	tCWR	3.463		
Write pulse width	tWP	3.463		
Address setup time	tAS	6.018		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.856		
Input data hold time	tDH	2.857		
WEB access time	tWEC			6.822

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9HB	64 words × 32 bits Dual-port RAM	K28B × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H32	DI31	2.1	N32	DO31	32.0						
H33	WA0	2.1	N33	TOUT	34.0						
:	:	:									
H38	WA5	2.1									
H39	RA0	2.1									
:	:	:									
H44	RA5	2.1									
H45	WEB	2.1									
H46	WSB	1.0									
H47	RSB	1.0									
H48	TIN	2.1									
H49	TEB	2.0									
Equivalent Cells						11341					

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.524		
Address access time	tACA			7.524
Address output hold time	tOH	2.472		
RSB access time	tREC			3.060
RSB output hold time	tREL	1.116		3.348
RSB output set time	tRLL	1.020		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.823		
WSB-WEB reset time	tCWR	3.847		
Write pulse width	tWP	3.847		
Address setup time	tAS	6.273		
Address hold time	tAH	2.702		
Input data setup time	tDS	4.130		
Input data hold time	tDH	2.852		
WEB access time	tWEC			7.668

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9KB	64 words × 40 bits Dual-port RAM	K2AB × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0					
:	:	:	:	:	:					
H40	DI39	2.1	N40	DO39	32.0	RA0 to RA5	(LH)		4.70	
H41	WA0	2.1	N41	TOUT	34.0	→DO0 to DO39	(HH)		4.69	
:	:	:					(HL)		4.52	
H46	WA5	2.1					(LL)		4.53	
H47	RA0	2.1				RSB	(LH)		1.89	
:	:	:				→DO0 to DO39	(HL)		2.07	
H52	RA5	2.1								
H53	WEB	2.1				DI0 to DI39	(HH)		3.82	
H54	WSB	1.0				→DO0 to DO39	(LL)		3.80	
H55	RSB	1.0								
H56	TIN	2.1								
H57	TEB	2.0								
Equivalent Cells		13237								

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.460		
Address access time	tACA			8.460
Address output hold time	tOH	2.712		
RSB access time	tREC			3.402
RSB output hold time	tREL	1.242		3.726
RSB output set time	tRLL	1.134		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.520		
WSB-WEB reset time	tCWR	4.302		
Write pulse width	tWP	4.302		
Address setup time	tAS	6.515		
Address hold time	tAH	2.702		
Input data setup time	tDS	3.872		
Input data hold time	tDH	3.119		
WEB access time	tWEC			8.280

[MEMO]

APPENDIX

BASIC RAM BLOCK

BASIC RAM BLOCK

Block Type	Function																																																																																																																																												
K147	16 words × 4 bits Single-port RAM																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> <pre> graph LR subgraph Inputs H01 --- DI0 H02 --- D1 H03 --- D2 H04 --- DI3 H05 --- AD0 H06 --- A1 H07 --- A2 H08 --- AD3 H09 --- WEB H10 --- REB H11 --- CSB end subgraph Block [K147 Basic RAM Block] direction TB DI0 --- DO0 DI3 --- DO3 AD0 --- DO0 AD3 --- DO3 WEB --- DO0 REB --- DO3 CSB --- DO0 end subgraph Outputs DO0 --- N01 DO3 --- N04 end </pre> </div>																																																																																																																																													
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DO_n</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DO_n</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;"> X : Irrelevant DO_n : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p style="margin: 5px 0;">Caution WEB or CSB must be high during all address transition.</p>							DIn	ADn	CSB	WEB	REB	DO _n	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DO _n	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																													
DIn	ADn	CSB	WEB	REB	DO _n	Operation																																																																																																																																							
DIn	ADn	0	0	1	0	Write																																																																																																																																							
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																							
X	ADn	0	1	0	DO _n	Read																																																																																																																																							
X	X	1	X	X	0	Hold																																																																																																																																							
X	X	X	1	1	0	Hold																																																																																																																																							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">IN → OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">AD0 to AD3 →DO0 to DO3</td> <td>(LH)</td> <td>1.751</td> <td>3.534</td> <td>7.598</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>1.751</td> <td>3.534</td> <td>7.598</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td>(HL)</td> <td>1.456</td> <td>3.048</td> <td>6.675</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(LL)</td> <td>1.456</td> <td>3.048</td> <td>6.675</td> </tr> <tr> <td>H08</td> <td>AD3</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO3</td> <td>(LH)</td> <td>0.368</td> <td>0.973</td> <td>2.350</td> </tr> <tr> <td>H09</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.345</td> <td>0.877</td> <td>2.087</td> </tr> <tr> <td>H10</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO3</td> <td>(LH)</td> <td>0.368</td> <td>0.973</td> <td>2.350</td> </tr> <tr> <td>H11</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.345</td> <td>0.877</td> <td>2.087</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td>0.805</td> <td>1.788</td> <td>4.028</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>0.803</td> <td>1.719</td> <td>3.808</td> </tr> </tbody> </table>							Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT		MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD3 →DO0 to DO3	(LH)	1.751	3.534	7.598	:	:	:	:	:	:	(HH)	1.751	3.534	7.598	H04	DI3	1.0	N04	DO3	34.0	(HL)	1.456	3.048	6.675	:	:	:	:	:	:	(LL)	1.456	3.048	6.675	H08	AD3	1.0				CSB →DO0 to DO3	(LH)	0.368	0.973	2.350	H09	WEB	1.0				(HL)	0.345	0.877	2.087	H10	REB	1.0				REB →DO0 to DO3	(LH)	0.368	0.973	2.350	H11	CSB	1.0				(HL)	0.345	0.877	2.087							DI0 to DI3 →DO0 to DO3	(HH)	0.805	1.788	4.028							(LL)	0.803	1.719	3.808
Input			Output			Switching speed																																																																																																																																							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																					
						IN → OUT		MIN.	TYP.	MAX.																																																																																																																																			
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD3 →DO0 to DO3	(LH)	1.751	3.534	7.598																																																																																																																																			
:	:	:	:	:	:		(HH)	1.751	3.534	7.598																																																																																																																																			
H04	DI3	1.0	N04	DO3	34.0		(HL)	1.456	3.048	6.675																																																																																																																																			
:	:	:	:	:	:		(LL)	1.456	3.048	6.675																																																																																																																																			
H08	AD3	1.0				CSB →DO0 to DO3	(LH)	0.368	0.973	2.350																																																																																																																																			
H09	WEB	1.0					(HL)	0.345	0.877	2.087																																																																																																																																			
H10	REB	1.0				REB →DO0 to DO3	(LH)	0.368	0.973	2.350																																																																																																																																			
H11	CSB	1.0					(HL)	0.345	0.877	2.087																																																																																																																																			
						DI0 to DI3 →DO0 to DO3	(HH)	0.805	1.788	4.028																																																																																																																																			
							(LL)	0.803	1.719	3.808																																																																																																																																			
Equivalent Cells		29 x 12 = 348			Power (mW/MHz)		Read cycle		0.188																																																																																																																																				
							Write cycle		0.261																																																																																																																																				

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.598		
Address access time	tACA			7.598
Address output hold time	tOH	1.456		
CSB access time	tCSC			2.350
CSB output hold time	tCSL	0.345		2.087
CSB output set time	tCLL	0.368		
REB access time	tREC			2.350
REB output hold time	tREL	0.345		2.087
REB output set time	tRLL	0.368		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	10.593		
CSB-WEB reset time	tCWR	3.881		
Write pulse width	tWP	3.881		
Address setup time	tAS	4.712		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.452		
Input data hold time	tDH	2.305		
WEB access time	tWEC			2.486

BASIC RAM BLOCK

Block Type	Function																																																																																																																																									
K149	32 words × 4 bits Single-port RAM																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;"> X : Irrelevant DOn : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p style="margin: 5px 0;">Caution WEB or CSB must be high during all address transition.</p>					DIn	ADn	CSB	WEB	REB	DOn	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DOn	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																												
DIn	ADn	CSB	WEB	REB	DOn	Operation																																																																																																																																				
DIn	ADn	0	0	1	0	Write																																																																																																																																				
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																				
X	ADn	0	1	0	DOn	Read																																																																																																																																				
X	X	1	X	X	0	Hold																																																																																																																																				
X	X	X	1	1	0	Hold																																																																																																																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">AD0 to AD4 →DO0 to DO3</td> <td>(LH)</td> <td>1.819</td> <td>3.605</td> <td>7.676</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>1.819</td> <td>3.605</td> <td>7.676</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td>(HL)</td> <td>1.590</td> <td>3.202</td> <td>6.875</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.590</td> <td>3.202</td> <td>6.875</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO3</td> <td>(LH)</td> <td>0.380</td> <td>0.996</td> <td>2.399</td> </tr> <tr> <td>H09</td> <td>AD4</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.354</td> <td>0.888</td> <td>2.105</td> </tr> <tr> <td>H10</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO3</td> <td>(LH)</td> <td>0.380</td> <td>0.996</td> <td>2.399</td> </tr> <tr> <td>H11</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.354</td> <td>0.888</td> <td>2.105</td> </tr> <tr> <td>H12</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td>0.845</td> <td>1.803</td> <td>3.986</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>0.834</td> <td>1.714</td> <td>3.719</td> </tr> </tbody> </table>					Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD4 →DO0 to DO3	(LH)	1.819	3.605	7.676	:	:	:	:	:	:	(HH)	1.819	3.605	7.676	H04	DI3	1.0	N04	DO3	34.0	(HL)	1.590	3.202	6.875	H05	AD0	1.0				(LL)	1.590	3.202	6.875	:	:	:				CSB →DO0 to DO3	(LH)	0.380	0.996	2.399	H09	AD4	1.0				(HL)	0.354	0.888	2.105	H10	WEB	1.0				REB →DO0 to DO3	(LH)	0.380	0.996	2.399	H11	REB	1.0				(HL)	0.354	0.888	2.105	H12	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	0.845	1.803	3.986							(LL)	0.834	1.714	3.719
Input			Output			Switching speed																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																		
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																	
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD4 →DO0 to DO3	(LH)	1.819	3.605	7.676																																																																																																																																
:	:	:	:	:	:		(HH)	1.819	3.605	7.676																																																																																																																																
H04	DI3	1.0	N04	DO3	34.0		(HL)	1.590	3.202	6.875																																																																																																																																
H05	AD0	1.0					(LL)	1.590	3.202	6.875																																																																																																																																
:	:	:				CSB →DO0 to DO3	(LH)	0.380	0.996	2.399																																																																																																																																
H09	AD4	1.0					(HL)	0.354	0.888	2.105																																																																																																																																
H10	WEB	1.0				REB →DO0 to DO3	(LH)	0.380	0.996	2.399																																																																																																																																
H11	REB	1.0					(HL)	0.354	0.888	2.105																																																																																																																																
H12	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	0.845	1.803	3.986																																																																																																																																
							(LL)	0.834	1.714	3.719																																																																																																																																
Equivalent Cells		47 x 13 = 611		Power (mW/MHz)		Read cycle	0.198																																																																																																																																			
						Write cycle	0.285																																																																																																																																			

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.676		
Address access time	tACA			7.676
Address output hold time	tOH	1.590		
CSB access time	tCSC			2.399
CSB output hold time	tCSL	0.354		2.105
CSB output set time	tCLL	0.380		
REB access time	tREC			2.399
REB output hold time	tREL	0.354		2.105
REB output set time	tRLL	0.380		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	10.455		
CSB-WEB reset time	tCWR	3.690		
Write pulse width	tWP	3.690		
Address setup time	tAS	4.765		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.174		
Input data hold time	tDH	2.280		
WEB access time	tWEC			2.523

BASIC RAM BLOCK

Block Type	Function																																																																																																																																										
K14D	128 words × 4 bits Single-port RAM																																																																																																																																										
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p> X : Irrelevant DOn : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p>Caution WEB or CSB must be high during all address transition.</p>					DIn	ADn	CSB	WEB	REB	DOn	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DOn	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																													
DIn	ADn	CSB	WEB	REB	DOn	Operation																																																																																																																																					
DIn	ADn	0	0	1	0	Write																																																																																																																																					
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																					
X	ADn	0	1	0	DOn	Read																																																																																																																																					
X	X	1	X	X	0	Hold																																																																																																																																					
X	X	X	1	1	0	Hold																																																																																																																																					
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">IN → OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">AD0 to AD6 →DO0 to DO3</td> <td>(LH)</td> <td>2.021</td> <td>3.906</td> <td>8.201</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>2.021</td> <td>3.906</td> <td>8.201</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td>(HL)</td> <td>1.834</td> <td>3.534</td> <td>7.408</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.834</td> <td>3.534</td> <td>7.408</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO3</td> <td>(LH)</td> <td>0.438</td> <td>1.079</td> <td>2.540</td> </tr> <tr> <td>H11</td> <td>AD6</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.394</td> <td>0.945</td> <td>2.199</td> </tr> <tr> <td>H12</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO3</td> <td>(LH)</td> <td>0.438</td> <td>1.079</td> <td>2.540</td> </tr> <tr> <td>H13</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.394</td> <td>0.945</td> <td>2.199</td> </tr> <tr> <td>H14</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td>1.058</td> <td>2.107</td> <td>4.498</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.002</td> <td>1.942</td> <td>4.082</td> </tr> </tbody> </table>					Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT		MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD6 →DO0 to DO3	(LH)	2.021	3.906	8.201	:	:	:	:	:	:	(HH)	2.021	3.906	8.201	H04	DI3	1.0	N04	DO3	34.0	(HL)	1.834	3.534	7.408	H05	AD0	1.0				(LL)	1.834	3.534	7.408	:	:	:				CSB →DO0 to DO3	(LH)	0.438	1.079	2.540	H11	AD6	1.0				(HL)	0.394	0.945	2.199	H12	WEB	1.0				REB →DO0 to DO3	(LH)	0.438	1.079	2.540	H13	REB	1.0				(HL)	0.394	0.945	2.199	H14	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	1.058	2.107	4.498							(LL)	1.002	1.942	4.082
Input			Output			Switching speed																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																			
						IN → OUT		MIN.	TYP.	MAX.																																																																																																																																	
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD6 →DO0 to DO3	(LH)	2.021	3.906	8.201																																																																																																																																	
:	:	:	:	:	:		(HH)	2.021	3.906	8.201																																																																																																																																	
H04	DI3	1.0	N04	DO3	34.0		(HL)	1.834	3.534	7.408																																																																																																																																	
H05	AD0	1.0					(LL)	1.834	3.534	7.408																																																																																																																																	
:	:	:				CSB →DO0 to DO3	(LH)	0.438	1.079	2.540																																																																																																																																	
H11	AD6	1.0					(HL)	0.394	0.945	2.199																																																																																																																																	
H12	WEB	1.0				REB →DO0 to DO3	(LH)	0.438	1.079	2.540																																																																																																																																	
H13	REB	1.0					(HL)	0.394	0.945	2.199																																																																																																																																	
H14	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	1.058	2.107	4.498																																																																																																																																	
							(LL)	1.002	1.942	4.082																																																																																																																																	
Equivalent Cells		79 x 22 = 1738		Power (mW/MHz)		Read cycle	0.191																																																																																																																																				
						Write cycle	0.336																																																																																																																																				

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.201		
Address access time	tACA			8.201
Address output hold time	tOH	1.834		
CSB access time	tCSC			2.540
CSB output hold time	tCSL	0.394		2.199
CSB output set time	tCLL	0.438		
REB access time	tREC			2.540
REB output hold time	tREL	0.394		2.199
REB output set time	tRLL	0.438		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	10.997		
CSB-WEB reset time	tCWR	4.078		
Write pulse width	tWP	4.078		
Address setup time	tAS	4.919		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.468		
Input data hold time	tDH	2.148		
WEB access time	tWEC			2.655

BASIC RAM BLOCK

Block Type	Function																																																																																																																																							
K18B	64 words × 8 bits Single-port RAM																																																																																																																																							
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																								
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DO_n</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DO_n</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;"> X : Irrelevant DO_n : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p style="margin: 5px 0;">Caution WEB or CSB must be high during all address transition.</p>							DIn	ADn	CSB	WEB	REB	DO _n	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DO _n	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																								
DIn	ADn	CSB	WEB	REB	DO _n	Operation																																																																																																																																		
DIn	ADn	0	0	1	0	Write																																																																																																																																		
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																		
X	ADn	0	1	0	DO _n	Read																																																																																																																																		
X	X	1	X	X	0	Hold																																																																																																																																		
X	X	X	1	1	0	Hold																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="2">AD0 to AD5 (LH) →DO0 to DO7 (HH)</td> <td>2.056</td> <td>3.961</td> <td>8.302</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HL)</td> <td>2.056</td> <td>3.961</td> <td>8.302</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>1.0</td> <td>N08</td> <td>DO7</td> <td>34.0</td> <td rowspan="2">AD0 to AD5 (LH) →DO0 to DO7 (HL)</td> <td>1.898</td> <td>3.631</td> <td>7.579</td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.898</td> <td>3.631</td> <td>7.579</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO7 (LH)</td> <td>0.428</td> <td>1.055</td> <td>2.483</td> </tr> <tr> <td>H14</td> <td>AD5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.365</td> <td>0.914</td> <td>2.165</td> </tr> <tr> <td>H15</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO7 (LH)</td> <td>0.428</td> <td>1.055</td> <td>2.483</td> </tr> <tr> <td>H16</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.365</td> <td>0.914</td> <td>2.165</td> </tr> <tr> <td>H17</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td>0.969</td> <td>1.954</td> <td>4.197</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>0.928</td> <td>1.808</td> <td>3.812</td> </tr> </tbody> </table>							Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 (LH) →DO0 to DO7 (HH)	2.056	3.961	8.302	:	:	:	:	:	:	(HL)	2.056	3.961	8.302	H08	DI7	1.0	N08	DO7	34.0	AD0 to AD5 (LH) →DO0 to DO7 (HL)	1.898	3.631	7.579	H09	AD0	1.0				(LL)	1.898	3.631	7.579	:	:	:				CSB →DO0 to DO7 (LH)	0.428	1.055	2.483	H14	AD5	1.0				(HL)	0.365	0.914	2.165	H15	WEB	1.0				REB →DO0 to DO7 (LH)	0.428	1.055	2.483	H16	REB	1.0				(HL)	0.365	0.914	2.165	H17	CSB	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)	0.969	1.954	4.197							(LL)	0.928	1.808	3.812
Input			Output			Switching speed																																																																																																																																		
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																															
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 (LH) →DO0 to DO7 (HH)	2.056	3.961	8.302																																																																																																																															
:	:	:	:	:	:		(HL)	2.056	3.961	8.302																																																																																																																														
H08	DI7	1.0	N08	DO7	34.0	AD0 to AD5 (LH) →DO0 to DO7 (HL)	1.898	3.631	7.579																																																																																																																															
H09	AD0	1.0					(LL)	1.898	3.631	7.579																																																																																																																														
:	:	:				CSB →DO0 to DO7 (LH)	0.428	1.055	2.483																																																																																																																															
H14	AD5	1.0					(HL)	0.365	0.914	2.165																																																																																																																														
H15	WEB	1.0				REB →DO0 to DO7 (LH)	0.428	1.055	2.483																																																																																																																															
H16	REB	1.0					(HL)	0.365	0.914	2.165																																																																																																																														
H17	CSB	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)	0.969	1.954	4.197																																																																																																																															
							(LL)	0.928	1.808	3.812																																																																																																																														
Equivalent Cells		81 x 21 = 1701			Power (mW/MHz)		Read cycle		0.359																																																																																																																															
							Write cycle		0.579																																																																																																																															

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.302		
Address access time	tACA			8.302
Address output hold time	tOH	1.898		
CSB access time	tCSC			2.483
CSB output hold time	tCSL	0.365		2.165
CSB output set time	tCLL	0.428		
REB access time	tREC			2.483
REB output hold time	tREL	0.365		2.165
REB output set time	tRLL	0.428		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	11.303		
CSB-WEB reset time	tCWR	4.016		
Write pulse width	tWP	4.016		
Address setup time	tAS	5.287		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.331		
Input data hold time	tDH	2.284		
WEB access time	tWEC			2.563

BASIC RAM BLOCK

Block Type	Function																																																																																																																																																					
K18F	256 words × 8 bits Single-port RAM																																																																																																																																																					
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;"> X : Irrelevant DOn : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p style="margin: 5px 0;">Caution WEB or CSB must be high during all address transition.</p>					DIn	ADn	CSB	WEB	REB	DOn	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DOn	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																																								
DIn	ADn	CSB	WEB	REB	DOn	Operation																																																																																																																																																
DIn	ADn	0	0	1	0	Write																																																																																																																																																
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																																
X	ADn	0	1	0	DOn	Read																																																																																																																																																
X	X	1	X	X	0	Hold																																																																																																																																																
X	X	X	1	1	0	Hold																																																																																																																																																
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="2">AD0 to AD7 →DO0 to DO7</td> <td>(LH)</td> <td>2.215</td> <td>4.261</td> <td>8.925</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>2.215</td> <td>4.261</td> <td>8.925</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>1.0</td> <td>N08</td> <td>DO7</td> <td>34.0</td> <td rowspan="3">CSB →DO0 to DO7</td> <td>(HL)</td> <td>1.983</td> <td>3.807</td> <td>7.963</td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.983</td> <td>3.807</td> <td>7.963</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>AD7</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO7</td> <td>(LH)</td> <td>0.650</td> <td>1.418</td> <td>3.168</td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.508</td> <td>1.152</td> <td>2.617</td> </tr> <tr> <td>H18</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 →DO0 to DO7</td> <td>(LH)</td> <td>0.650</td> <td>1.418</td> <td>3.168</td> </tr> <tr> <td>H19</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.508</td> <td>1.152</td> <td>2.617</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(HH)</td> <td>1.110</td> <td>2.189</td> <td>4.648</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.074</td> <td>2.038</td> <td>4.235</td> </tr> </tbody> </table>					Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD7 →DO0 to DO7	(LH)	2.215	4.261	8.925	:	:	:	:	:	:	(HH)	2.215	4.261	8.925	H08	DI7	1.0	N08	DO7	34.0	CSB →DO0 to DO7	(HL)	1.983	3.807	7.963	H09	AD0	1.0				(LL)	1.983	3.807	7.963	:	:	:								H16	AD7	1.0				REB →DO0 to DO7	(LH)	0.650	1.418	3.168	H17	WEB	1.0				(HL)	0.508	1.152	2.617	H18	REB	1.0				DI0 to DI7 →DO0 to DO7	(LH)	0.650	1.418	3.168	H19	CSB	1.0				(HL)	0.508	1.152	2.617								(HH)	1.110	2.189	4.648								(LL)	1.074	2.038	4.235
Input			Output			Switching speed																																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																														
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																													
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD7 →DO0 to DO7	(LH)	2.215	4.261	8.925																																																																																																																																												
:	:	:	:	:	:		(HH)	2.215	4.261	8.925																																																																																																																																												
H08	DI7	1.0	N08	DO7	34.0	CSB →DO0 to DO7	(HL)	1.983	3.807	7.963																																																																																																																																												
H09	AD0	1.0					(LL)	1.983	3.807	7.963																																																																																																																																												
:	:	:																																																																																																																																																				
H16	AD7	1.0				REB →DO0 to DO7	(LH)	0.650	1.418	3.168																																																																																																																																												
H17	WEB	1.0					(HL)	0.508	1.152	2.617																																																																																																																																												
H18	REB	1.0				DI0 to DI7 →DO0 to DO7	(LH)	0.650	1.418	3.168																																																																																																																																												
H19	CSB	1.0					(HL)	0.508	1.152	2.617																																																																																																																																												
							(HH)	1.110	2.189	4.648																																																																																																																																												
							(LL)	1.074	2.038	4.235																																																																																																																																												
Equivalent Cells		158 x 38 = 6004		Power (mW/MHz)		Read cycle	0.380																																																																																																																																															
						Write cycle	0.735																																																																																																																																															

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.925		
Address access time	tACA			8.925
Address output hold time	tOH	1.983		
CSB access time	tCSC			3.168
CSB output hold time	tCSL	0.508		2.617
CSB output set time	tCLL	0.650		
REB access time	tREC			3.168
REB output hold time	tREL	0.508		2.617
REB output set time	tRLL	0.650		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	11.364		
CSB-WEB reset time	tCWR	4.972		
Write pulse width	tWP	4.972		
Address setup time	tAS	4.099		
Address hold time	tAH	2.293		
Input data setup time	tDS	2.852		
Input data hold time	tDH	3.175		
WEB access time	tWEC			3.244

BASIC RAM BLOCK

Block Type	Function																																																																																																																																							
K1AB	64 words × 10 bits Single-port RAM																																																																																																																																							
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																								
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DO_n</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DO_n</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;"> X : Irrelevant DO_n : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p style="margin: 5px 0;">Caution WEB or CSB must be high during all address transition.</p>							DIn	ADn	CSB	WEB	REB	DO _n	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DO _n	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																								
DIn	ADn	CSB	WEB	REB	DO _n	Operation																																																																																																																																		
DIn	ADn	0	0	1	0	Write																																																																																																																																		
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																		
X	ADn	0	1	0	DO _n	Read																																																																																																																																		
X	X	1	X	X	0	Hold																																																																																																																																		
X	X	X	1	1	0	Hold																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th>Path</th> <th colspan="3">t_{LD0} (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>IN → OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="2">AD0 to AD5 (LH) →DO0 to DO9 (HH)</td> <td>2.152</td> <td>4.070</td> <td>8.441</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HL)</td> <td>2.152</td> <td>4.070</td> <td>8.441</td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>1.0</td> <td>N10</td> <td>DO9</td> <td>34.0</td> <td rowspan="2">CSB (LH) →DO0 to DO9 (HL)</td> <td>1.924</td> <td>3.670</td> <td>7.648</td> </tr> <tr> <td>H11</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.924</td> <td>3.670</td> <td>7.648</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO9 (HL)</td> <td>0.444</td> <td>1.087</td> <td>2.553</td> </tr> <tr> <td>H16</td> <td>AD5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.381</td> <td>0.931</td> <td>2.186</td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI9 (HH) →DO0 to DO9 (LL)</td> <td>0.444</td> <td>1.087</td> <td>2.553</td> </tr> <tr> <td>H18</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.381</td> <td>0.931</td> <td>2.186</td> </tr> <tr> <td>H19</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td>0.969</td> <td>1.945</td> <td>4.168</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0.928</td> <td>1.807</td> <td>3.810</td> </tr> </tbody> </table>							Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path	t _{LD0} (ns)									IN → OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 (LH) →DO0 to DO9 (HH)	2.152	4.070	8.441	:	:	:	:	:	:	(HL)	2.152	4.070	8.441	H10	DI9	1.0	N10	DO9	34.0	CSB (LH) →DO0 to DO9 (HL)	1.924	3.670	7.648	H11	AD0	1.0				(LL)	1.924	3.670	7.648	:	:	:				REB (LH) →DO0 to DO9 (HL)	0.444	1.087	2.553	H16	AD5	1.0				(HL)	0.381	0.931	2.186	H17	WEB	1.0				DI0 to DI9 (HH) →DO0 to DO9 (LL)	0.444	1.087	2.553	H18	REB	1.0				(HL)	0.381	0.931	2.186	H19	CSB	1.0					0.969	1.945	4.168								0.928	1.807	3.810
Input			Output			Switching speed																																																																																																																																		
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path	t _{LD0} (ns)																																																																																																																																	
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																															
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 (LH) →DO0 to DO9 (HH)	2.152	4.070	8.441																																																																																																																															
:	:	:	:	:	:		(HL)	2.152	4.070	8.441																																																																																																																														
H10	DI9	1.0	N10	DO9	34.0	CSB (LH) →DO0 to DO9 (HL)	1.924	3.670	7.648																																																																																																																															
H11	AD0	1.0					(LL)	1.924	3.670	7.648																																																																																																																														
:	:	:				REB (LH) →DO0 to DO9 (HL)	0.444	1.087	2.553																																																																																																																															
H16	AD5	1.0					(HL)	0.381	0.931	2.186																																																																																																																														
H17	WEB	1.0				DI0 to DI9 (HH) →DO0 to DO9 (LL)	0.444	1.087	2.553																																																																																																																															
H18	REB	1.0					(HL)	0.381	0.931	2.186																																																																																																																														
H19	CSB	1.0					0.969	1.945	4.168																																																																																																																															
							0.928	1.807	3.810																																																																																																																															
Equivalent Cells		81 x 25 = 2025			Power (mW/MHz)		Read cycle	0.420																																																																																																																																
							Write cycle	0.689																																																																																																																																

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.441		
Address access time	tACA			8.441
Address output hold time	tOH	1.924		
CSB access time	tCSC			2.553
CSB output hold time	tCSL	0.381		2.186
CSB output set time	tCLL	0.444		
REB access time	tREC			2.553
REB output hold time	tREL	0.381		2.186
REB output set time	tRLL	0.444		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	11.695		
CSB-WEB reset time	tCWR	4.377		
Write pulse width	tWP	4.377		
Address setup time	tAS	5.319		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.251		
Input data hold time	tDH	2.425		
WEB access time	tWEC			2.640

BASIC RAM BLOCK

Block Type	Function																																																																																																																																																																											
K247	16words × 4 bits Dual-port RAM																																																																																																																																																																											
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																												
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> X : Irrelevant DIn : Input data WAn : A-port address (Write) WSB : A-port select WEB : Write enable DMn : Memory data RAn : B-port address (Read) RSB : B-port select DOn : Output data </p> <p style="margin-top: 10px;">Caution WEB or WSB must be high during all address transition.</p>				DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																																																																										
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																																																																				
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																																																																				
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																																																																				
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																																																				
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																																																				
X	X	1	X	Hold	X	X	X	Hold																																																																																																																																																																				
X	X	X	1	Hold	X	X	X	Hold																																																																																																																																																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td colspan="2" rowspan="4">RA0 to RA3 (LH) →DO0 to DO3 (HH)</td> <td></td> <td>1.105</td> <td>2.530</td> <td>5.780</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td></td> <td>1.105</td> <td>2.530</td> <td>5.780</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td></td> <td>1.253</td> <td>2.506</td> <td>5.361</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>1.253</td> <td>2.506</td> <td>5.361</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">RSB (LH) →DO0 to DO3 (HL)</td> <td></td> <td>0.356</td> <td>0.920</td> <td>2.205</td> </tr> <tr> <td>H08</td> <td>WA3</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.412</td> <td>1.011</td> <td>2.376</td> </tr> <tr> <td>H09</td> <td>RA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td></td> <td>1.031</td> <td>2.261</td> <td>5.066</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.226</td> <td>2.432</td> <td>5.180</td> </tr> <tr> <td>H12</td> <td>RA3</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H13</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H14</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H15</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>				Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA3 (LH) →DO0 to DO3 (HH)			1.105	2.530	5.780	:	:	:	:	:	:		1.105	2.530	5.780	H04	DI3	1.0	N04	DO3	34.0		1.253	2.506	5.361	H05	WA0	1.0					(HL)	1.253	2.506	5.361	:	:	:				RSB (LH) →DO0 to DO3 (HL)			0.356	0.920	2.205	H08	WA3	1.0					(HL)	0.412	1.011	2.376	H09	RA0	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)			1.031	2.261	5.066	:	:	:					(LL)	1.226	2.432	5.180	H12	RA3	1.0										H13	WEB	1.0										H14	WSB	1.0										H15	RSB	1.0									
Input			Output			Switching speed																																																																																																																																																																						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																																																																				
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																	
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA3 (LH) →DO0 to DO3 (HH)			1.105	2.530	5.780																																																																																																																																																																	
:	:	:	:	:	:				1.105	2.530	5.780																																																																																																																																																																	
H04	DI3	1.0	N04	DO3	34.0				1.253	2.506	5.361																																																																																																																																																																	
H05	WA0	1.0							(HL)	1.253	2.506	5.361																																																																																																																																																																
:	:	:				RSB (LH) →DO0 to DO3 (HL)			0.356	0.920	2.205																																																																																																																																																																	
H08	WA3	1.0							(HL)	0.412	1.011	2.376																																																																																																																																																																
H09	RA0	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)			1.031	2.261	5.066																																																																																																																																																																	
:	:	:							(LL)	1.226	2.432	5.180																																																																																																																																																																
H12	RA3	1.0																																																																																																																																																																										
H13	WEB	1.0																																																																																																																																																																										
H14	WSB	1.0																																																																																																																																																																										
H15	RSB	1.0																																																																																																																																																																										
Equivalent Cells		37 x 13 = 481		Power (mW/MHz)		Read cycle		0.079																																																																																																																																																																				
						Write cycle		0.256																																																																																																																																																																				

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	5.780		
Address access time	tACA			5.780
Address output hold time	tOH	1.105		
REB access time	tREC			2.205
REB output hold time	tREL	0.412		2.376
REB output set time	tRLL	0.356		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	9.533		
CSB-WEB reset time	tCWR	2.793		
Write pulse width	tWP	2.793		
Address setup time	tAS	4.560		
Address hold time	tAH	2.000		
Input data setup time	tDS	2.836		
Input data hold time	tDH	2.154		
WEB access time	tWEC			5.799

BASIC RAM BLOCK

Block Type	Function																																																																																																																																																				
K249	32 words × 4 bits Dual-port RAM																																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																					
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> X : Irrelevant DIn : Input data </p> <p> WAn : A-port address (Write) WSB : A-port select </p> <p> WEB : Write enable DMn : Memory data </p> <p> RAn : B-port address (Read) RSB : B-port select </p> <p> DOn : Output data </p> <p style="margin-top: 10px;">Caution WEB or WSB must be high during all address transition.</p>									DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																																														
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																																													
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																																													
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																																													
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																													
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																													
X	X	1	X	Hold	X	X	X	Hold																																																																																																																																													
X	X	X	1	Hold	X	X	X	Hold																																																																																																																																													
<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">RA0 to RA4 (LH) →DO0 to DO3 (HH)</td> <td>1.284</td> <td>2.694</td> <td>5.906</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>1.284</td> <td>2.694</td> <td>5.906</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td>(HL)</td> <td>1.481</td> <td>2.733</td> <td>5.586</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>(LL)</td> <td>1.481</td> <td>2.733</td> <td>5.586</td> </tr> <tr> <td>H09</td> <td>WA4</td> <td>1.0</td> <td colspan="3"></td> <td rowspan="2">RSB →DO0 to DO3</td> <td>(LH)</td> <td>0.356</td> <td>0.919</td> <td>2.202</td> </tr> <tr> <td>H10</td> <td>RA0</td> <td>1.0</td> <td colspan="3"></td> <td>(HL)</td> <td>0.412</td> <td>1.011</td> <td>2.376</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td colspan="3"></td> <td rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td>(HH)</td> <td>1.170</td> <td>2.464</td> <td>5.413</td> </tr> <tr> <td>H14</td> <td>RA4</td> <td>1.0</td> <td colspan="3"></td> <td>(LL)</td> <td>1.389</td> <td>2.627</td> <td>5.448</td> </tr> <tr> <td>H15</td> <td>WEB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H16</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H17</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> </tbody> </table>									Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA4 (LH) →DO0 to DO3 (HH)	1.284	2.694	5.906	⋮	⋮	⋮	⋮	⋮	⋮	1.284	2.694	5.906	H04	DI3	1.0	N04	DO3	34.0	(HL)	1.481	2.733	5.586	⋮	⋮	⋮	⋮	⋮	⋮	(LL)	1.481	2.733	5.586	H09	WA4	1.0				RSB →DO0 to DO3	(LH)	0.356	0.919	2.202	H10	RA0	1.0				(HL)	0.412	1.011	2.376	⋮	⋮	⋮				DI0 to DI3 (HH) →DO0 to DO3 (LL)	(HH)	1.170	2.464	5.413	H14	RA4	1.0				(LL)	1.389	2.627	5.448	H15	WEB	1.0								H16	WSB	1.0								H17	RSB	1.0							
Input			Output			Switching speed																																																																																																																																															
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																													
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																												
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA4 (LH) →DO0 to DO3 (HH)	1.284	2.694	5.906																																																																																																																																												
⋮	⋮	⋮	⋮	⋮	⋮		1.284	2.694	5.906																																																																																																																																												
H04	DI3	1.0	N04	DO3	34.0		(HL)	1.481	2.733	5.586																																																																																																																																											
⋮	⋮	⋮	⋮	⋮	⋮		(LL)	1.481	2.733	5.586																																																																																																																																											
H09	WA4	1.0				RSB →DO0 to DO3	(LH)	0.356	0.919	2.202																																																																																																																																											
H10	RA0	1.0					(HL)	0.412	1.011	2.376																																																																																																																																											
⋮	⋮	⋮				DI0 to DI3 (HH) →DO0 to DO3 (LL)	(HH)	1.170	2.464	5.413																																																																																																																																											
H14	RA4	1.0					(LL)	1.389	2.627	5.448																																																																																																																																											
H15	WEB	1.0																																																																																																																																																			
H16	WSB	1.0																																																																																																																																																			
H17	RSB	1.0																																																																																																																																																			
Equivalent Cells		63 x 15 = 945			Power (mW/MHz)		Read cycle		0.085																																																																																																																																												
							Write cycle		0.280																																																																																																																																												

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	5.906		
Address access time	tACA			5.906
Address output hold time	tOH	1.284		
REB access time	tREC			2.202
REB output hold time	tREL	0.412		2.376
REB output set time	tRLL	0.356		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	9.373		
CSB-WEB reset time	tCWR	2.751		
Write pulse width	tWP	2.751		
Address setup time	tAS	4.622		
Address hold time	tAH	2.000		
Input data setup time	tDS	2.898		
Input data hold time	tDH	2.066		
WEB access time	tWEC			6.003

BASIC RAM BLOCK

Block Type	Function																																																																						
K24D	128 words × 4 bits Dual-port RAM																																																																						
Logic Diagram																																																																							
Truth Table																																																																							
<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table>									DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																															
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																															
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																															
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																															
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																															
X	X	1	X	Hold	X	X	X	Hold																																																															
X	X	X	1	Hold	X	X	X	Hold																																																															
<p>X : Irrelevant DIn : Input data WAn : A-port address (Write) WSB : A-port select WEB : Write enable DMn : Memory data RAn : B-port address (Read) RSB : B-port select DOn : Output data</p>																																																																							
<p>Caution WEB or WSB must be high during all address transition.</p>																																																																							
Input			Output			Switching speed																																																																	
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																															
H01	DI0	1.0	N01	DO0	34.0	IN → OUT		MIN.	TYP.	MAX.																																																													
:	:	:	:	:	:	RA0 to RA6 (LH) →DO0 to DO3 (HH)		1.673	3.253	6.855																																																													
H04	DI3	1.0	N04	DO3	34.0			(HL) (LL)		1.673	3.253	6.855																																																											
H05	WA0	1.0				RSB (LH) →DO0 to DO3 (HL)				1.868	3.245	6.381																																																											
:	:	:						DI0 to DI3 (HH) →DO0 to DO3 (LL)		1.868	3.245	6.381																																																											
H11	WA6	1.0				(HL)				0.389	0.968	2.287																																																											
H12	RA0	1.0						(LL)		0.451	1.060	2.450																																																											
:	:	:				(LL)				1.655	3.137	6.514																																																											
H18	RA6	1.0						(LL)		1.895	3.281	6.439																																																											
H19	WEB	1.0				(LL)																																																																	
H20	WSB	1.0						(LL)																																																															
H21	RSB	1.0				(LL)																																																																	
Equivalent Cells		112 x 24 = 2688		Power (mW/MHz)				Read cycle	0.075																																																														
						Write cycle	0.314																																																																

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.855		
Address access time	tACA			6.855
Address output hold time	tOH	1.673		
REB access time	tREC			2.287
REB output hold time	tREL	0.451		2.450
REB output set time	tRLL	0.389		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	9.906		
CSB-WEB reset time	tCWR	3.168		
Write pulse width	tWP	3.168		
Address setup time	tAS	4.738		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.248		
Input data hold time	tDH	2.000		
WEB access time	tWEC			7.244

BASIC RAM BLOCK

Block Type	Function																																																																																																																																																															
K28B	64 words × 8bits Dual-port RAM																																																																																																																																																															
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> X : Irrelevant DIn : Input data </p> <p> WAn : A-port address (Write) WSB : A-port select </p> <p> WEB : Write enable DMn : Memory data </p> <p> RAn : B-port address (Read) RSB : B-port select </p> <p> DOn : Output data </p> <p style="margin-top: 10px;">Caution WEB or WSB must be high during all address transition.</p>									DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																																																									
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																																																								
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																																																								
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																																																								
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																																								
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																																								
X	X	1	X	Hold	X	X	X	Hold																																																																																																																																																								
X	X	X	1	Hold	X	X	X	Hold																																																																																																																																																								
<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td colspan="2" rowspan="2">RA0 to RA5 (LH) →DO0 to DO7 (HH)</td> <td rowspan="2"></td> <td rowspan="2">1.650</td> <td rowspan="2">3.217</td> <td rowspan="2">6.788</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>1.0</td> <td>N08</td> <td>DO7</td> <td>34.0</td> <td colspan="2" rowspan="2">RSB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2">0.379</td> <td rowspan="2">0.951</td> <td rowspan="2">2.254</td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2">1.567</td> <td rowspan="2">3.055</td> <td rowspan="2">6.446</td> </tr> <tr> <td>H14</td> <td>WA5</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H15</td> <td>RA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.769</td> <td rowspan="2">3.104</td> <td rowspan="2">6.144</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>RA5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H21</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H22</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H23</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> </tbody> </table>									Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 (LH) →DO0 to DO7 (HH)			1.650	3.217	6.788	:	:	:	:	:	:	H08	DI7	1.0	N08	DO7	34.0	RSB (LH) →DO0 to DO7 (HL)			0.379	0.951	2.254	H09	WA0	1.0				:	:	:				DI0 to DI7 (HH) →DO0 to DO7 (LL)			1.567	3.055	6.446	H14	WA5	1.0				H15	RA0	1.0							1.769	3.104	6.144	:	:	:				H20	RA5	1.0										H21	WEB	1.0										H22	WSB	1.0										H23	RSB	1.0									
Input			Output			Switching speed																																																																																																																																																										
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																																																								
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																					
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 (LH) →DO0 to DO7 (HH)			1.650	3.217	6.788																																																																																																																																																					
:	:	:	:	:	:																																																																																																																																																											
H08	DI7	1.0	N08	DO7	34.0	RSB (LH) →DO0 to DO7 (HL)			0.379	0.951	2.254																																																																																																																																																					
H09	WA0	1.0																																																																																																																																																														
:	:	:				DI0 to DI7 (HH) →DO0 to DO7 (LL)			1.567	3.055	6.446																																																																																																																																																					
H14	WA5	1.0																																																																																																																																																														
H15	RA0	1.0							1.769	3.104	6.144																																																																																																																																																					
:	:	:																																																																																																																																																														
H20	RA5	1.0																																																																																																																																																														
H21	WEB	1.0																																																																																																																																																														
H22	WSB	1.0																																																																																																																																																														
H23	RSB	1.0																																																																																																																																																														
Equivalent Cells		113 x 24 = 2712			Power (mW/MHz)		Read cycle		0.176																																																																																																																																																							
							Write cycle		0.561																																																																																																																																																							

BASIC RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.788		
Address access time	tACA			6.788
Address output hold time	tOH	1.650		
REB access time	tREC			2.254
REB output hold time	tREL	0.436		2.374
REB output set time	tRLL	0.379		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	9.885		
CSB-WEB reset time	tCWR	3.071		
Write pulse width	tWP	3.071		
Address setup time	tAS	4.815		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.127		
Input data hold time	tDH	2.062		
WEB access time	tWEC			7.025

BASIC RAM BLOCK

Block Type	Function
K28F	256 words × 8bits Dual-port RAM

Logic Diagram



Truth Table

DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read
X	X	1	X	Hold	X	X	X	Hold
X	X	X	1	Hold	X	X	X	Hold

X : Irrelevant
 WAn : A-port address (Write)
 WEB : Write enable
 RAn : B-port address (Read)
 DOn : Output data
 DIn : Input data
 WSB : A-port select
 DMn : Memory data
 RSB : B-port select

Caution WEB or WSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA7 (LH) →DO0 to DO7 (HH)			1.864	3.606	7.577
:	:	:	:	:	:						
H08	DI7	1.0	N08	DO7	34.0	RSB (LH) →DO0 to DO7 (HL)			0.545	1.283	2.965
:	:	:	:	:	:						
H09	WA0	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)			1.701	3.214	6.663
:	:	:									
H16	WA7	1.0							1.987	3.364	6.500
H17	RA0	1.0									
:	:	:									
H24	RA7	1.0									
H25	WEB	1.0									
H26	WSB	1.0									
H27	RSB	1.0									
Equivalent Cells		224 x41 = 9184		Power (mW/MHz)		Read cycle		0.182			
						Write cycle		0.630			

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.577		
Address access time	tACA			7.577
Address output hold time	tOH	1.864		
REB access time	tREC			2.965
REB output hold time	tREL	0.633		3.144
REB output set time	tRLL	0.545		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	10.891		
CSB-WEB reset time	tCWR	4.112		
Write pulse width	tWP	4.112		
Address setup time	tAS	4.778		
Address hold time	tAH	2.000		
Input data setup time	tDS	2.946		
Input data hold time	tDH	2.597		
WEB access time	tWEC			8.162

BASIC RAM BLOCK

Block Type	Function																																																																																																																																													
K2AB	64 words × 10bits Dual-port RAM																																																																																																																																													
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> X : Irrelevant DIn : Input data </p> <p> WAn : A-port address (Write) WSB : A-port select </p> <p> WEB : Write enable DMn : Memory data </p> <p> RAn : B-port address (Read) RSB : B-port select </p> <p> DOn : Output data </p> <p style="margin-top: 10px;">Caution WEB or WSB must be high during all address transition.</p>										DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																																						
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																																						
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																																						
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																																						
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																						
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																						
X	X	1	X	Hold	X	X	X	Hold																																																																																																																																						
X	X	X	1	Hold	X	X	X	Hold																																																																																																																																						
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="2">RA0 to RA5 (LH) →DO0 to DO9 (HH)</td> <td rowspan="2"></td> <td rowspan="2">1.954</td> <td rowspan="2">3.728</td> <td rowspan="2">7.769</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>1.0</td> <td>N10</td> <td>DO9</td> <td>34.0</td> <td rowspan="4">RSB (LH) →DO0 to DO9 (HL)</td> <td rowspan="4"></td> <td rowspan="4">0.480</td> <td rowspan="4">1.135</td> <td rowspan="4">2.626</td> </tr> <tr> <td>H11</td> <td>WA0</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>WA5</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>RA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI9 (HH) →DO0 to DO9 (LL)</td> <td rowspan="2"></td> <td rowspan="2">1.556</td> <td rowspan="2">3.057</td> <td rowspan="2">6.478</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H22</td> <td>RA5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td rowspan="2">1.799</td> <td rowspan="2">3.123</td> <td rowspan="2">6.142</td> </tr> <tr> <td>H23</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H24</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H25</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>										Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 (LH) →DO0 to DO9 (HH)		1.954	3.728	7.769	⋮	⋮	⋮	⋮	⋮	⋮	H10	DI9	1.0	N10	DO9	34.0	RSB (LH) →DO0 to DO9 (HL)		0.480	1.135	2.626	H11	WA0	1.0				⋮	⋮	⋮				H16	WA5	1.0				H17	RA0	1.0				DI0 to DI9 (HH) →DO0 to DO9 (LL)		1.556	3.057	6.478	⋮	⋮	⋮				H22	RA5	1.0						1.799	3.123	6.142	H23	WEB	1.0				H24	WSB	1.0									H25	RSB	1.0								
Input			Output			Switching speed																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																																						
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																				
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 (LH) →DO0 to DO9 (HH)		1.954	3.728	7.769																																																																																																																																				
⋮	⋮	⋮	⋮	⋮	⋮																																																																																																																																									
H10	DI9	1.0	N10	DO9	34.0	RSB (LH) →DO0 to DO9 (HL)		0.480	1.135	2.626																																																																																																																																				
H11	WA0	1.0																																																																																																																																												
⋮	⋮	⋮																																																																																																																																												
H16	WA5	1.0																																																																																																																																												
H17	RA0	1.0				DI0 to DI9 (HH) →DO0 to DO9 (LL)		1.556	3.057	6.478																																																																																																																																				
⋮	⋮	⋮																																																																																																																																												
H22	RA5	1.0						1.799	3.123	6.142																																																																																																																																				
H23	WEB	1.0																																																																																																																																												
H24	WSB	1.0																																																																																																																																												
H25	RSB	1.0																																																																																																																																												
Equivalent Cells		113 x 28 = 3164			Power (mW/MHz)		Read cycle		0.211																																																																																																																																					
							Write cycle		0.654																																																																																																																																					

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.769		
Address access time	tACA			7.769
Address output hold time	tOH	1.954		
REB access time	tREC			2.626
REB output hold time	tREL	0.565		2.793
REB output set time	tRLL	0.480		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	10.466		
CSB-WEB reset time	tCWR	3.450		
Write pulse width	tWP	3.450		
Address setup time	tAS	5.017		
Address hold time	tAH	2.000		
Input data setup time	tDS	2.912		
Input data hold time	tDH	2.284		
WEB access time	tWEC			7.265

— お問い合わせ先 —

【技術的なお問い合わせ先】

NEC半導体テクニカルホットライン
(電話：午前 9:00～12:00，午後 1:00～5:00)

電話：044-435-9494
FAX：044-435-9608
E-mail：s-info@saed.tmg.nec.co.jp

【営業関係お問い合わせ先】

第一販売事業部

東京 (03)3798-6106, 6107,
6108
名古屋 (052)222-2375
大阪 (06)6945-3178, 3200,
3208, 3212
仙台 (022)267-8740
郡山 (024)923-5591
千葉 (043)238-8116

第二販売事業部

東京 (03)3798-6110, 6111,
6112
立川 (042)526-5981, 6167
松本 (0263)35-1662
静岡 (054)254-4794
金沢 (076)232-7303
松山 (089)945-4149

第三販売事業部

東京 (03)3798-6151, 6155, 6586,
1622, 1623, 6156
水戸 (029)226-1702
広島 (082)242-5504
高崎 (027)326-1303
鳥取 (0857)27-5313
太田 (0276)46-4014
名古屋 (052)222-2170, 2190
福岡 (092)261-2806

【資料の請求先】

上記営業関係お問い合わせ先またはNEC特約店へお申しつけください。

【インターネット電子デバイス・ニュース】

NECエレクトロニクスデバイスの情報がインターネットでご覧になれます。

URL(アドレス) <http://www.ic.nec.co.jp/>

アンケート記入のお願い

お手数ですが、このドキュメントに対するご意見をお寄せください。今後のドキュメント作成の参考にさせていただきます。

[ドキュメント名] CMOS-N5 Family Memory Ver.2.0 Block Library

(A14683JJ2V0BL00 (2nd edition))

[お名前など] (さしつかえのない範囲で)

御社名(学校名, その他) ()
ご住所 ()
お電話番号 ()
お仕事の内容 ()
お名前 ()

1. ご評価(各欄に をご記入ください)

項 目	大変良い	良 い	普 通	悪 い	大変悪い
全体の構成					
説明内容					
用語解説					
調べやすさ					
デザイン, 字の大きさなど					
その他()					
()					

2. わかりやすい所(第 章, 第 章, 第 章, 第 章, その他)

理由 []

3. わかりにくい所(第 章, 第 章, 第 章, 第 章, その他)

理由 []

4. ご意見, ご要望

5. このドキュメントをお届けしたのは

NEC販売員, 特約店販売員, その他()

ご協力ありがとうございました。

下記あてにFAXで送信いただくか, 最寄りの販売員にコピーをお渡しください。

日本電気(株) NEC エレクトロニクス
半導体テクニカルホットライン

FAX : (044) 435-9608

2000.6