

お客様各位

---

## カタログ等資料中の旧社名の扱いについて

---

2010年4月1日を以ってNECエレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し、両社の全ての事業が当社に承継されております。従いまして、本資料中には旧社名での表記が残っておりますが、当社の資料として有効ですので、ご理解の程宜しくお願ひ申し上げます。

ルネサスエレクトロニクス ホームページ (<http://www.renesas.com>)

2010年4月1日  
ルネサスエレクトロニクス株式会社

【発行】ルネサスエレクトロニクス株式会社 (<http://www.renesas.com>)

【問い合わせ先】<http://japan.renesas.com/inquiry>

## ご注意書き

1. 本資料に記載されている内容は本資料発行時点のものであり、予告なく変更することがあります。当社製品のご購入およびご使用にあたりましては、事前に当社営業窓口で最新の情報をご確認いただきますとともに、当社ホームページなどを通じて公開される情報に常にご注意ください。
2. 本資料に記載された当社製品および技術情報の使用に関連し発生した第三者の特許権、著作権その他の知的財産権の侵害等に関し、当社は、一切その責任を負いません。当社は、本資料に基づき当社または第三者の特許権、著作権その他の知的財産権を何ら許諾するものではありません。
3. 当社製品を改造、改変、複製等しないでください。
4. 本資料に記載された回路、ソフトウェアおよびこれらに関連する情報は、半導体製品の動作例、応用例を説明するものです。お客様の機器の設計において、回路、ソフトウェアおよびこれらに関連する情報を使用する場合には、お客様の責任において行ってください。これらの使用に起因しお客様または第三者に生じた損害に関し、当社は、一切その責任を負いません。
5. 輸出に際しては、「外国為替及び外国貿易法」その他輸出関連法令を遵守し、かかる法令の定めるところにより必要な手続を行ってください。本資料に記載されている当社製品および技術を大量破壊兵器の開発等の目的、軍事利用の目的その他軍事用途の目的で使用しないでください。また、当社製品および技術を国内外の法令および規則により製造・使用・販売を禁止されている機器に使用することができません。
6. 本資料に記載されている情報は、正確を期すため慎重に作成したのですが、誤りが無いことを保証するものではありません。万一、本資料に記載されている情報の誤りに起因する損害がお客様に生じた場合においても、当社は、一切その責任を負いません。
7. 当社は、当社製品の品質水準を「標準水準」、「高品質水準」および「特定水準」に分類しております。また、各品質水準は、以下に示す用途に製品が使われることを意図しておりますので、当社製品の品質水準をご確認ください。お客様は、当社の文書による事前の承諾を得ることなく、「特定水準」に分類された用途に当社製品を使用することができません。また、お客様は、当社の文書による事前の承諾を得ることなく、意図されていない用途に当社製品を使用することができません。当社の文書による事前の承諾を得ることなく、「特定水準」に分類された用途または意図されていない用途に当社製品を使用したことによりお客様または第三者に生じた損害等に関し、当社は、一切その責任を負いません。なお、当社製品のデータ・シート、データ・ブック等の資料で特に品質水準の表示がない場合は、標準水準製品であることを表します。  
標準水準： コンピュータ、OA 機器、通信機器、計測機器、AV 機器、家電、工作機械、パーソナル機器、産業用ロボット  
高品質水準： 輸送機器（自動車、電車、船舶等）、交通用信号機器、防災・防犯装置、各種安全装置、生命維持を目的として設計されていない医療機器（厚生労働省定義の管理医療機器に相当）  
特定水準： 航空機器、航空宇宙機器、海底中継機器、原子力制御システム、生命維持のための医療機器（生命維持装置、人体に埋め込み使用するもの、治療行為（患部切り出し等）を行うもの、その他直接人命に影響を与えるもの）（厚生労働省定義の高度管理医療機器に相当）またはシステム等
8. 本資料に記載された当社製品のご使用につき、特に、最大定格、動作電源電圧範囲、放熱特性、実装条件その他諸条件につきましては、当社保証範囲内でご使用ください。当社保証範囲を超えて当社製品をご使用された場合の故障および事故につきましては、当社は、一切その責任を負いません。
9. 当社は、当社製品の品質および信頼性の向上に努めておりますが、半導体製品はある確率で故障が発生したり、使用条件によっては誤動作したりする場合があります。また、当社製品は耐放射線設計については行っておりません。当社製品の故障または誤動作が生じた場合も、人身事故、火災事故、社会的損害などを生じさせないようお客様の責任において冗長設計、延焼対策設計、誤動作防止設計等の安全設計およびエージング処理等、機器またはシステムとしての出荷保証をお願いいたします。特に、マイコンソフトウェアは、単独での検証は困難なため、お客様が製造された最終の機器・システムとしての安全検証をお願いいたします。
10. 当社製品の環境適合性等、詳細につきましては製品個別に必ず当社営業窓口までお問合せください。ご使用に際しては、特定の物質の含有・使用を規制する RoHS 指令等、適用される環境関連法令を十分調査のうえ、かかる法令に適合するようご使用ください。お客様がかかる法令を遵守しないことにより生じた損害に関し、当社は、一切その責任を負いません。
11. 本資料の全部または一部を当社の文書による事前の承諾を得ることなく転載または複製することを固くお断りいたします。
12. 本資料に関する詳細についてのお問い合わせその他お気付きの点等がございましたら当社営業窓口までご照会ください。

注 1. 本資料において使用されている「当社」とは、ルネサスエレクトロニクス株式会社およびルネサスエレクトロニクス株式会社とその総株主の議決権の過半数を直接または間接に保有する会社をいいます。

注 2. 本資料において使用されている「当社製品」とは、注 1 において定義された当社の開発、製造製品をいいます。



**Block Library**

# **CMOS-N5 Family**

**CMOS Gate Array**

**Memory Ver.2.0**

---

Document No. A14683JJ2V0BL00 (2nd edition)  
Date Published September 2000 N CP(K)

© NEC Corporation 2000  
Printed in Japan

**[MEMO]**

# Summary of Contents

<b>CHAPTER 1</b>	<b>HIGH DENSITY SINGLE-PORT RAM BLOCK</b>	
	<b>(Soft Macro).....</b>	<b>1</b>
<b>CHAPTER 2</b>	<b>HIGH DENSITY DUAL-PORT RAM BLOCK</b>	
	<b>(Soft Macro).....</b>	<b>83</b>
<b>APPENDIX</b>	<b>BASIC RAM BLOCK .....</b>	<b>133</b>

本製品が外国為替および外国貿易管理法の規定による規制貨物等（または役務）に該当するか否かは、ユーザ（仕様を決定した者）が判定してください。

- 本資料の内容は予告なく変更することがありますので、最新のものであることをご確認の上ご使用ください。
  - 文書による当社の承諾なしに本資料の転載複製を禁じます。
  - 本資料に記載された製品の使用もしくは本資料に記載の情報の使用に際して、当社は当社もしくは第三者の知的財産権その他の権利に対する保証または実施権の許諾を行うものではありません。上記使用に起因する第三者所有の権利にかかわる問題が発生した場合、当社はその責を負うものではありませんのでご了承ください。
  - 本資料に記載された回路、ソフトウェア、及びこれらに付随する情報は、半導体製品の動作例、応用例を説明するためのものです。従って、これら回路・ソフトウェア・情報をお客様の機器に使用される場合には、お客様の責任において機器設計をしてください。これらの使用に起因するお客様もしくは第三者の損害に対して、当社は一切その責を負いません。
  - 当社は品質、信頼性の向上に努めていますが、半導体製品はある確率で故障が発生します。当社半導体製品の故障により結果として、人身事故、火災事故、社会的な損害等を生じさせない冗長設計、延焼対策設計、誤動作防止設計等安全設計に十分ご注意願います。
  - 当社は、当社製品の品質水準を「標準水準」、「特別水準」およびお客様に品質保証プログラムを指定して頂く「特定水準」に分類しております。また、各品質水準は以下に示す用途に製品が使われることを意図しておりますので、当社製品の品質水準をご確認の上ご使用願います。
    - 標準水準：コンピュータ、OA機器、通信機器、計測機器、AV機器、家電、工作機械、パーソナル機器、産業用ロボット
    - 特別水準：輸送機器（自動車、列車、船舶等）、交通用信号機器、防災／防犯装置、各種安全装置、生命維持を直接の目的としない医療機器
    - 特定水準：航空機器、航空宇宙機器、海底中継機器、原子力制御システム、生命維持のための医療機器、生命維持のための装置またはシステム等
- 当社製品のデータ・シート／データ・ブック等の資料で、特に品質水準の表示がない場合は標準水準製品であることを表します。当社製品を上記の「標準水準」の用途以外でご使用をお考えのお客様は、必ず事前に当社販売窓口までご相談頂きますようお願い致します。

## 本版で改訂された主な箇所

箇所	内容
pp.12 ~ 15, 52, 53, 60, 61	次のブロックの Basic RAM, 端子情報 ( Input, Output ) , Switching speed, Read Cycle Timing, Write Cycle Timing, Equivalent Cells を追加。  RB4H, RB4M, RBCM, RBEH

本文欄外の★印は、本版で改訂された主な箇所を示しています。

巻末にアンケート・コーナーを設けております。このドキュメントに対するご意見をお気軽にお寄せください。

[MEMO]



# はじめに

## 1. 構成

このマニュアルは、CMOS-N5ファミリ用メモリ・ブロック・ライブラリについて記載しています。回路設計を行う際は必ず先にCMOS-N5ファミリ 設計マニュアル(A13826J)を読んでください。

また、マニュアルに記載された事項（一般事項、注意事項、制限事項）は必ずお守りください。お守りいただけない場合、LSI製品の品質や性能の低下，および動作の異常が生じることがあります。

このマニュアルは、次のような構成になっています。

### (1) はじめに

このマニュアルを活用されるにあたっての注意事項、用語、定義などを説明しています。

### (2) CONTENTS

目次をインタフェース/ファンクション・ブロックのアルファベット順リストとして作成してあります。ブロック名から探すときなどに利用してください。CONTENTS中のハイフンは“検討中”を表します。

(3) CHAPTER1 HIGH DENSITY SINGLE-PORT RAM BLOCK (Soft Macro)


(4) CHAPTER2 HIGH DENSITY DUAL-PORT RAM BLOCK (Soft Macro)

(5) APPENDIX BASIC RAM BLOCK

CHAPTER 1, CHAPTER 2, APPENDIXは、それぞれのブロックについて、アルファベット順に並べてあります。各ページには、論理シンボル、真理値表、入出力データ、スイッチング・スピード（伝達遅延時間）などを記載してあります。

なお、CMOS-N5ファミリの高密度RAMブロックはソフト・マクロ構成となっています。6種類のハード・マクロを基にビット、ワードを構成し、テスト回路（BIST）、セクタを内蔵するソフト・マクロです。そのため、このマニュアルでは、ベシックRAMブロック（ハード・マクロ）と高密度RAMブロック（ソフト・マクロ）を記載しています。またメモリ・ブロックを使用する場合、使用セル数と各マスタごとの使用可能セル数により搭載不可能な場合があります。回路設計を行う際は、必ず先にCMOS-N5ファミリ 設計マニュアル(A13826J)をお読みください。

## 2. ブロック・ライブラリ記載内容の説明



- (1) Block Type : 機能ブロックの名称
- (2) Function : そのブロックの機能名
- (3) Basic RAM : そのブロックのBasic RAM構成
- (4) Logic Diagram : そのブロックの論理シンボル (論理図)
- (5) Truth Table : そのブロックの真理値表
- (6) Input : 入力端子の端子名, ファンイン
- (7) Output : 出力端子の端子名, ファンアウト
- (8) Switching speed: そのブロックの伝達遅延時間など
- (9) Equivalent Cells: 使用セル数

なお、スイッチング・スピードの記号は以下のとおりです。

A    Y (H L)

(10) (11)(12)


- (10) 信号のパス名 (入力 出力)
- (11) 入力信号の状態 (H:ハイ・レベル, L:ロウ・レベル, Z:ハイ・インピーダンス)
- (12) 出力信号の状態 (H:ハイ・レベル, L:ロウ・レベル, Z:ハイ・インピーダンス)

### 3. メモリ・タイミング

斜線の部分はアドレスまたはCSBが変化するとき，内部回路で一時的にハイ・インピーダンス状態になります。そのため出力がこの間不定になります。


#### 3.1 高密度RAM (シングルポート)

##### (1) ライト・サイクル・タイミング 1 (WEBコントロール・モード)




注意 WEBまたはCSBはADDRESS信号が変化の間はハイ・レベルでなければなりません。また，DOにDIが出力される時間は，WEBの立ち下がりから $t_{wec}$ 経過した時間と，DIの変化からDOが変化するまでの時間のどちらか遅い方で決まります。

##### (2) ライト・サイクル・タイミング 2 (CSBコントロール・モード)



注意 WEBまたはCSBはADDRESS信号が変化の間はハイ・レベルでなければなりません。また，DOにDIが出力される時間は，WEBの立ち下がりから $t_{wec}$ 経過した時間と，DIの変化からDOが変化するまでの時間のどちらか遅い方で決まります。

(3) リード・サイクル・タイミング 1 (アドレス・アクセス)




CSB = 0, WEB = 1, REB = 0

tACA: アドレスが決定後, 出力が確定するまでの時間。

tOH: 任意のアドレスが変化するとき, 変化する前のデータが保持されている時間


(4) リード・サイクル・タイミング 2 (REBアクセス)



CSB = 0, WEB = 1

注意 ADDRESS信号は, REB信号のロウ・レベル伝達と同時に, あるいはそれ以前に確定しなければなりません。

(5) リード・サイクル・タイミング 3 (CSBアクセス)




REB = 0, WEB = 1

注意 ADDRESS信号は, CSB信号のロウ・レベル伝達と同時に, あるいはそれ以前に確定しなければなりません。


## 3.2 高密度RAM (デュアルポート)

### (1) ライト・サイクル・タイミング 1 (WEBコントロール・モード)




注意 WEBまたはWSBはADDRESS信号が変化の間はハイ・レベルでなければなりません。  
また、READアドレス、WRITEアドレスが同一アドレスの場合、DOにDIが出力される時間は、WEBの立ち下がりから $t_{wEC}$ 経過した時間と、DIの変化からDOが変化するまでの時間のどちらか遅い方で決まります。

### (2) ライト・サイクル・タイミング 2 (WSBコントロール・モード)




注意 WEBまたはWSBはADDRESS信号が変化の間はハイ・レベルでなければなりません。  
また、READアドレス、WRITEアドレスが同一アドレスの場合、DOにDIが出力される時間は、WEBの立ち下がりから $t_{wEC}$ 経過した時間と、DIの変化からDOが変化するまでの時間のどちらか遅い方で決まります。

(3) リード・サイクル・タイミング 1 (RSB=0)



(4) リード・サイクル・タイミング 2



注意 ADDRESS信号は、RSB信号のロウ・レベル伝達と同時に、あるいはそれ以前に確定していなければなりません。

#### 4. BIST(Built in Self Test)

BISTとはRAM用テスト回路のことです。テスト・アドレス発生器，テスト・データ発生器，テスト・イネーブル発生器，期待値発生器，比較器から構成されています。テスト用端子としてTEB,TIN,TOUTの3本を外部端子に接続するだけでRAMのテストが行えます。また複数のRAMを搭載した場合にも，簡単にテストすることができます。

## 関連資料

関連資料は暫定版の場合がありますが、この資料では「暫定」の表示をしておりません。あらかじめ、ご了承ください。

- CMOS-N5ファミリ 設計マニュアル ( A13826J )
- CMOS-N5 Family Block Library ( A13872J )
- CMOS-N5 Family Memory Block Library ( このマニュアル )
- CMOS-N5 ファミリ 設計マニュアル メガマクロ編 ( A14759J )
- テスト容易化設計 ユーザーズ・マニュアル ( A14357J )

設計する際は最新の資料を使用させていただくため、NEC販売担当または特約店にご確認ください。



# CONTENTS

CHAPTER 1 HIGH DENSITY SINGLE-PORT RAM BLOCK (Soft Macro)						Page
						1
Block Type	Function	Basic RAM	Test Block	Equivalent Cells	Page	
RB47	16 words x 4 bits Single-port RAM	K147 × 1	RU47	572	2	
RB49	32 words x 4 bits Single-port RAM	K149 × 1	RU49	825	4	
RB4B	64 words x 4 bits Single-port RAM	K149 × 2	RU4B	1448	6	
RB4D	128 words x 4 bits Single-port RAM	K14D × 1	RU4D	1983	8	
RB4F	256 words x 4 bits Single-port RAM	K14D × 2	RU4F	3726	10	
RB4H(*)	512 words x 4 bits Single-port RAM	K14D × 4	RU4H	7165	12	
RB4M(*)	1K words x 4 bits Single-port RAM	K14D × 8	RU4M	14102	14	
RB4S	2K words x 4 bits Single-port RAM	K14D × 16	RU4S	27942	16	
RB87	16 words x 8 bits Single-port RAM	K147 × 2	RU87	952	18	
RB89	32 words x 8 bits Single-port RAM	K149 × 2	RU89	1454	20	
RB8B	64 words x 8 bits Single-port RAM	K18B × 1	RU8B	1993	22	
RB8D	128 words x 8 bits Single-port RAM	K14D × 2	RU8D	3735	24	
RB8F	256 words x 8 bits Single-port RAM	K18F × 1	RU8F	6307	26	
RB8H	512 words x 8 bits Single-port RAM	K18F × 2	RU8H	12330	28	
RB8M	1K words x 8 bits Single-port RAM	K18F × 4	RU8M	24310	30	
RBAB	64 words x 10 bits Single-port RAM	K1AB × 1	RUAB	2338	32	
RBAD	128 words x 10 bits Single-port RAM	K1AB × 2	RUAD	4404	34	
RBAF	256 words x 10 bits Single-port RAM	K1AB × 4	RUAF	8495	36	
RBAH	512 words x 10 bits Single-port RAM	K1AB × 8	RUAH	16689	38	
RBC7	16 words x 16 bits Single-port RAM	K147 × 4	RUC7	1722	40	
RBC9	32 words x 16 bits Single-port RAM	K149 × 4	RUC9	2710	42	
RBCB	64 words x 16 bits Single-port RAM	K18B × 2	RUCB	3765	44	
RBCD	128 words x 16 bits Single-port RAM	K14D × 4	RUCD	7236	46	
RBCF	256 words x 16 bits Single-port RAM	K18F × 2	RUCF	12367	48	
RBCH	512 words x 16 bits Single-port RAM	K18F × 4	RUCH	24366	50	
RBCM(*)	1K words x 16 bits Single-port RAM	K18F × 8	RUCM	48372	52	

Remark (\*): Under development

---

SINGLE-PORT HIGH DENSITY RAM

---

Block Type	Function	Basic RAM	Test Block	Equivalent Cells	Page
RBEB	64 words x 20 bits Single-port RAM	K1AB × 2	RUEB	4463	54
RBED	128 words x 20 bits Single-port RAM	K1AB × 4	RUED	8574	56
RBEF	256 words x 20 bits Single-port RAM	K1AB × 8	RUEF	16751	58
RBEH(*)	512 words x 20 bits Single-port RAM	K1AB × 16	RUEH	33080	60
RBH7	16 words x 32 bits Single-port RAM	K147 × 8	RUH7	3262	62
RBH9	32 words x 32 bits Single-port RAM	K149 × 8	RUH9	5222	64
RBHB	64 words x 32 bits Single-port RAM	K18B × 4	RUHB	7318	66
RBHD	128 words x 32 bits Single-port RAM	K14D × 8	RUHD	14245	68
RBHF	256 words x 32 bits Single-port RAM	K18F × 4	RUHF	24442	70
RBHH	512 words x 32 bits Single-port RAM	K18F × 8	RUHH	48463	72
RBKB	64 words x 40 bits Single-port RAM	K1AB × 4	RUKB	8704	74
RBKD	128 words x 40 bits Single-port RAM	K1AB × 8	RUKD	16905	76
RBKF	256 words x 40 bits Single-port RAM	K18F × 5	RUKF	30497	78

Remark (\*): Under development

Block Type	Function	Basic RAM	Test Block	Equivalent Cells	Page
R947	16 words x 4 bits Dual-port RAM	K247 × 1	RU47	727	84
R949	32 words x 4 bits Dual-port RAM	K249 × 1	RU49	1190	86
R94B	64 words x 4 bits Dual-port RAM	K249 × 2	RU4B	2164	88
R94D	128 words x 4 bits Dual-port RAM	K24D × 1	RU4D	2979	90
R94F	256 words x 4 bits Dual-port RAM	K24D × 2	RU4F	5692	92
R94H	512 words x 4 bits Dual-port RAM	K24D × 4	RU4H	11056	94
R987	16 words x 8 bits Dual-port RAM	K247 × 2	RU87	1243	96
R989	32 words x 8 bits Dual-port RAM	K249 × 2	RU89	2160	98
R98B	64 words x 8 bits Dual-port RAM	K28B × 1	RU8B	3023	100
R98D	128 words x 8 bits Dual-port RAM	K24D × 2	RU8D	5699	102
R98F	256 words x 8 bits Dual-port RAM	K28F × 1	RU8F	9504	104
R9AB	64 words x 10 bits Dual-port RAM	K2AB × 1	RUAB	3494	106
R9AD	128 words x 10 bits Dual-port RAM	K2AB × 2	RUAD	6703	108
R9C7	16 words x 16 bits Dual-port RAM	K247 × 4	RUC7	2291	110
R9C9	32 words x 16 bits Dual-port RAM	K249 × 4	RUC9	4104	112
R9CB	64 words x 16 bits Dual-port RAM	K28B × 2	RUCB	5802	114
R9CD	128 words x 16 bits Dual-port RAM	K24D × 4	RUCD	11119	116
R9CF	256 words x 16 bits Dual-port RAM	K28F × 2	RUCF	18708	118
R9EB	64 words x 20 bits Dual-port RAM	K2AB × 2	RUEB	6748	120
R9ED	128 words x 20 bits Dual-port RAM	K2AB × 4	RUED	13118	122
R9H7	16 words x 32 bits Dual-port RAM	K247 × 8	RUH7	4363	124
R9H9	32 words x 32 bits Dual-port RAM	K249 × 8	RUH9	7968	126
R9HB	64 words x 32 bits Dual-port RAM	K28B × 4	RUHB	11341	128
R9KB	64 words x 40 bits Dual-port RAM	K2AB × 4	RUKB	13237	130

**APPENDIX****BASIC RAM BLOCK**

Page

**133**

Block Typeck	Function	Equivalent Cells	Page
K147	16 words x 4 bits Single-port RAM	348	134
K149	32 words x 4 bits Single-port RAM	611	136
K14D	128 words x 4 bits Single-port RAM	1738	138
K18B	64 words x 8 bits Single-port RAM	1701	140
K18F	256 words x 8 bits Single-port RAM	6004	142
K1AB	64 words x 10 bits Single-port RAM	2025	144
K247	16 words x 4 bits Dual-port RAM	481	146
K249	32 words x 4 bits Dual-port RAM	945	148
K24D	128 words x 4 bits Dual-port RAM	2688	150
K28B	64 words x 8 bits Dual-port RAM	2712	152
K28F	256 words x 8 bits Dual-port RAM	9184	154
K2AB	64 words x 10 bits Dual-port RAM	3164	156

**CHAPTER 1**

**HIGH DENSITY**

**SINGLE-PORT RAM BLOCK**

**(Soft Macro)**

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																												
<b>RB47</b>	<b>16 words × 4 bits Single-port RAM</b>	<b>K147 × 1</b>																																																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div> <p><b>Caution WEB or CSB must be high during all address transition.</b></p>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																						
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																					
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																					
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																					
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																					
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																					
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																					
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																					
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">AD0 to AD3 →DO0 to DO3</td> <td rowspan="4">(LH)</td> <td rowspan="4">(HH)</td> <td rowspan="4"></td> <td rowspan="4"></td> <td rowspan="4">4.21</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td rowspan="2">(HL)</td> <td rowspan="2">(LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">3.77</td> <td rowspan="2"></td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td rowspan="2">(LH)</td> <td rowspan="2">(HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">3.71</td> <td rowspan="2"></td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td rowspan="2">CSB →DO0 to DO3</td> <td rowspan="2">(LH)</td> <td rowspan="2">(HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.54</td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td rowspan="2">REB →DO0 to DO3</td> <td rowspan="2">(LH)</td> <td rowspan="2">(HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.54</td> <td rowspan="2"></td> </tr> <tr> <td>H08</td> <td>AD3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td rowspan="2">(HH)</td> <td rowspan="2">(LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.53</td> <td rowspan="2"></td> </tr> <tr> <td>H09</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">(LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.38</td> <td rowspan="2"></td> </tr> <tr> <td>H10</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H11</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H12</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H13</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3 →DO0 to DO3	(LH)	(HH)			4.21		:	:	:	:	:	:	(HL)	(LL)			3.77		H04	DI3	2.1	N04	DO3	32.0	(LH)	(HL)			3.71		H05	AD0	2.1	N05	TOUT	34.0	CSB →DO0 to DO3	(LH)	(HL)			1.54		:	:	:	:	:	:	REB →DO0 to DO3	(LH)	(HL)			1.54		H08	AD3	2.1				DI0 to DI3 →DO0 to DO3	(HH)	(LL)			2.53		H09	WEB	2.1				(LL)				2.38		H10	REB	1.0											H11	CSB	1.0											H12	TIN	2.1											H13	TEB	4.1										
Input			Output			Switching speed																																																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3 →DO0 to DO3	(LH)	(HH)			4.21																																																																																																																																																																			
:	:	:	:	:	:								(HL)	(LL)			3.77																																																																																																																																																													
H04	DI3	2.1	N04	DO3	32.0														(LH)	(HL)			3.71																																																																																																																																																							
H05	AD0	2.1	N05	TOUT	34.0								CSB →DO0 to DO3	(LH)	(HL)			1.54																																																																																																																																																												
:	:	:	:	:	:	REB →DO0 to DO3	(LH)	(HL)			1.54																																																																																																																																																																			
H08	AD3	2.1											DI0 to DI3 →DO0 to DO3	(HH)	(LL)			2.53																																																																																																																																																												
H09	WEB	2.1				(LL)				2.38																																																																																																																																																																				
H10	REB	1.0																																																																																																																																																																												
H11	CSB	1.0																																																																																																																																																																												
H12	TIN	2.1																																																																																																																																																																												
H13	TEB	4.1																																																																																																																																																																												
Equivalent Cells		<b>572</b>																																																																																																																																																																												

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.686</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.686</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.226</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.772</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.924</b>		<b>2.772</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.924</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.772</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.924</b>		<b>2.772</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.924</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.630</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.819</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.819</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.032</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.520</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.144</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.132</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																												
<b>RB49</b>	<b>32 words × 4 bits Single-port RAM</b>	<b>K149 × 1</b>																																																																																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																						
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																																																					
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																																																					
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																																																					
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																																																					
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																																																					
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																																																					
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																																																					
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																																																																																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">AD0 to AD4 (LH) →DO0 to DO3 (HH)</td> <td rowspan="4"></td> <td rowspan="4"></td> <td rowspan="4"></td> <td rowspan="4">4.29</td> <td rowspan="4"></td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> </tr> <tr> <td>H09</td> <td>AD4</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H10</td> <td>WEB</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H11</td> <td>REB</td> <td>1.0</td> <td colspan="6"></td> </tr> <tr> <td>H12</td> <td>CSB</td> <td>1.0</td> <td colspan="6"></td> </tr> <tr> <td>H13</td> <td>TIN</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H14</td> <td>TEB</td> <td>4.1</td> <td colspan="6"></td> </tr> <tr> <td colspan="6"></td> <td>CSB</td> <td></td> <td>(LH)</td> <td></td> <td>1.57</td> <td></td> <td></td> </tr> <tr> <td colspan="6"></td> <td>→DO0 to DO3</td> <td></td> <td>(HL)</td> <td></td> <td>1.55</td> <td></td> <td></td> </tr> <tr> <td colspan="6"></td> <td>REB</td> <td></td> <td>(LH)</td> <td></td> <td>1.57</td> <td></td> <td></td> </tr> <tr> <td colspan="6"></td> <td>→DO0 to DO3</td> <td></td> <td>(HL)</td> <td></td> <td>1.55</td> <td></td> <td></td> </tr> <tr> <td colspan="6"></td> <td>DI0 to DI3</td> <td></td> <td>(HH)</td> <td></td> <td>2.54</td> <td></td> <td></td> </tr> <tr> <td colspan="6"></td> <td>→DO0 to DO3</td> <td></td> <td>(LL)</td> <td></td> <td>2.37</td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4 (LH) →DO0 to DO3 (HH)				4.29			:	:	:	:	:	:	H04	DI3	2.1	N04	DO3	32.0	H05	AD0	2.1	N05	TOUT	34.0	:	:	:							H09	AD4	2.1							H10	WEB	2.1							H11	REB	1.0							H12	CSB	1.0							H13	TIN	2.1							H14	TEB	4.1													CSB		(LH)		1.57									→DO0 to DO3		(HL)		1.55									REB		(LH)		1.57									→DO0 to DO3		(HL)		1.55									DI0 to DI3		(HH)		2.54									→DO0 to DO3		(LL)		2.37		
Input			Output			Switching speed																																																																																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4 (LH) →DO0 to DO3 (HH)				4.29																																																																																																																																																																																																				
:	:	:	:	:	:																																																																																																																																																																																																									
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																																																																																									
H05	AD0	2.1	N05	TOUT	34.0																																																																																																																																																																																																									
:	:	:																																																																																																																																																																																																												
H09	AD4	2.1																																																																																																																																																																																																												
H10	WEB	2.1																																																																																																																																																																																																												
H11	REB	1.0																																																																																																																																																																																																												
H12	CSB	1.0																																																																																																																																																																																																												
H13	TIN	2.1																																																																																																																																																																																																												
H14	TEB	4.1																																																																																																																																																																																																												
						CSB		(LH)		1.57																																																																																																																																																																																																				
						→DO0 to DO3		(HL)		1.55																																																																																																																																																																																																				
						REB		(LH)		1.57																																																																																																																																																																																																				
						→DO0 to DO3		(HL)		1.55																																																																																																																																																																																																				
						DI0 to DI3		(HH)		2.54																																																																																																																																																																																																				
						→DO0 to DO3		(LL)		2.37																																																																																																																																																																																																				
Equivalent Cells		<b>825</b>																																																																																																																																																																																																												



## HIGH DENSITY SINGLE-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.830</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.830</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.316</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.826</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.930</b>		<b>2.790</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.942</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.826</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.930</b>		<b>2.790</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.942</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.464</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.590</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.590</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.096</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.187</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.114</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.132</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																												
<b>RB4B</b>	<b>64 words × 4 bits Single-port RAM</b>	<b>K149 × 2</b>																																																																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div> <p><b>Caution WEB or CSB must be high during all address transition.</b></p>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																						
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																																					
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																																					
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																																					
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																																					
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																																					
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																																					
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																																					
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td colspan="2">AD0 to AD5 (LH)</td> <td></td> <td></td> <td>4.60</td> <td></td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO3 (HH)</td> <td></td> <td></td> <td>4.63</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>2.33</td> <td></td> </tr> <tr> <td>H10</td> <td>AD5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>4.27</td> <td></td> </tr> <tr> <td>H11</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">CSB (LH)</td> <td></td> <td></td> <td>2.01</td> <td></td> </tr> <tr> <td>H12</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO3 (HL)</td> <td></td> <td></td> <td>2.05</td> <td></td> </tr> <tr> <td>H13</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">REB (LH)</td> <td></td> <td></td> <td>1.87</td> <td></td> </tr> <tr> <td>H14</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO3 (HL)</td> <td></td> <td></td> <td>1.95</td> <td></td> </tr> <tr> <td>H15</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI3 (HH)</td> <td></td> <td></td> <td>2.83</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO3 (LL)</td> <td></td> <td></td> <td>2.78</td> <td></td> </tr> <tr> <td colspan="2">Equivalent Cells</td> <td colspan="10" style="text-align: center;"><b>1448</b></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H04	DI3	2.1	N04	DO3	32.0	AD0 to AD5 (LH)				4.60		H05	AD0	2.1	N05	TOUT	34.0	→DO0 to DO3 (HH)				4.63		:	:	:				(HL)				2.33		H10	AD5	2.1				(LL)				4.27		H11	WEB	2.1				CSB (LH)				2.01		H12	REB	1.0				→DO0 to DO3 (HL)				2.05		H13	CSB	2.1				REB (LH)				1.87		H14	TIN	2.1				→DO0 to DO3 (HL)				1.95		H15	TEB	4.1				DI0 to DI3 (HH)				2.83								→DO0 to DO3 (LL)				2.78		Equivalent Cells		<b>1448</b>									
Input			Output			Switching speed																																																																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																									
:	:	:	:	:	:																																																																																																																																																																																									
H04	DI3	2.1	N04	DO3	32.0	AD0 to AD5 (LH)				4.60																																																																																																																																																																																				
H05	AD0	2.1	N05	TOUT	34.0	→DO0 to DO3 (HH)				4.63																																																																																																																																																																																				
:	:	:				(HL)				2.33																																																																																																																																																																																				
H10	AD5	2.1				(LL)				4.27																																																																																																																																																																																				
H11	WEB	2.1				CSB (LH)				2.01																																																																																																																																																																																				
H12	REB	1.0				→DO0 to DO3 (HL)				2.05																																																																																																																																																																																				
H13	CSB	2.1				REB (LH)				1.87																																																																																																																																																																																				
H14	TIN	2.1				→DO0 to DO3 (HL)				1.95																																																																																																																																																																																				
H15	TEB	4.1				DI0 to DI3 (HH)				2.83																																																																																																																																																																																				
						→DO0 to DO3 (LL)				2.78																																																																																																																																																																																				
Equivalent Cells		<b>1448</b>																																																																																																																																																																																												

## HIGH DENSITY SINGLE-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.334</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.334</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.398</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.618</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.230</b>		<b>3.690</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.206</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.366</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.170</b>		<b>3.510</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.122</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.464</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.590</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.590</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.096</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.187</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.114</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.672</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																												
<b>RB4D</b>	<b>128 words × 4 bits Single-port RAM</b>	<b>K14D × 1</b>																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																						
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																					
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																					
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																					
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																					
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																					
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																					
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																					
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="3">AD0 to AD6 (LH) →DO0 to DO3 (HH)</td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td rowspan="2">CSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H11</td> <td>AD6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H12</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H13</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H14</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H15</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO3 (HH)							:	:	:	:	:	:	H04	DI3	2.1	N04	DO3	32.0	H05	AD0	2.1	N05	TOUT	34.0	CSB (LH) →DO0 to DO3 (HL)							:	:	:				H11	AD6	2.1				REB (LH) →DO0 to DO3 (HL)							H12	WEB	2.1				H13	REB	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)							H14	CSB	1.0				H15	TIN	2.1											H16	TEB	4.1										
Input			Output			Switching speed																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO3 (HH)																																																																																																																																								
:	:	:	:	:	:																																																																																																																																									
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																									
H05	AD0	2.1	N05	TOUT	34.0	CSB (LH) →DO0 to DO3 (HL)																																																																																																																																								
:	:	:																																																																																																																																												
H11	AD6	2.1				REB (LH) →DO0 to DO3 (HL)																																																																																																																																								
H12	WEB	2.1																																																																																																																																												
H13	REB	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)																																																																																																																																								
H14	CSB	1.0																																																																																																																																												
H15	TIN	2.1																																																																																																																																												
H16	TEB	4.1																																																																																																																																												
Equivalent Cells		<b>1983</b>																																																																																																																																												

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.370</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.370</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.520</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.988</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.966</b>		<b>2.898</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.996</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.988</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.966</b>		<b>2.898</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.996</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.114</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.056</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.056</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.281</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.540</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.956</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.294</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RB4F</b>	<b>256 words × 4 bits Single-port RAM</b>	<b>K14D × 2</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant  
 DIn : Input data  
 ADn : Address data  
 CSB : Chip select  
 WEB : Write enable  
 REB : Read enable  
 DOn : Output data  
 TEB : Test enable  
 TIN : Test clock  
 TOUT: Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed									
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)							
						IN	→	OUT	MIN.	TYP.	MAX.				
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 →DO0 to DO3	(LH)	(HH)		4.91					
:	:	:	:	:	:										
H04	DI3	2.1	N04	DO3	32.0							(HL)	(LL)	2.39	4.62
H05	AD0	2.1	N05	TOUT	34.0										
:	:	:													
H12	AD7	2.1							CSB	(LH)	2.11	2.10			
H13	WEB	2.1											→DO0 to DO3	(HL)	
H14	REB	1.0							REB	(LH)	1.96	2.00			
H15	CSB	2.1											→DO0 to DO3	(HL)	
H16	TIN	2.1							DI0 to DI3	(HH)	3.14	3.03			
H17	TEB	4.1											→DO0 to DO3	(LL)	
Equivalent Cells		3726													

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.874</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.874</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.434</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.798</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.260</b>		<b>3.780</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.266</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.600</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.200</b>		<b>3.600</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.176</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.114</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.056</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.056</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.281</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.540</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.956</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.834</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
★ <b>RB4H</b>	<b>512 words × 4 bits Single-port RAM</b>	<b>K14D × 4</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant  
 DIn : Input data  
 ADn : Address data  
 CSB : Chip select  
 WEB : Write enable  
 REB : Read enable  
 DOn : Output data  
 TEB : Test enable  
 TIN : Test clock  
 TOUT: Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 →DO0 to DO3	(LH)		5.07	
⋮	⋮	⋮	⋮	⋮	⋮		(HH)		5.04	
H04	DI3	2.1	N04	DO3	32.0		(HL)		3.20	
H05	AD0	2.1	N05	TOUT	34.0		(LL)		4.95	
⋮	⋮	⋮				CSB	(LH)		2.78	
H13	AD8	2.1					(HL)		2.89	
H14	WEB	2.1				REB	(LH)		2.08	
H15	REB	1.0					(HL)		2.50	
H16	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)		3.25	
H17	TIN	2.1					(LL)		3.36	
H18	TEB	4.1								
Equivalent Cells		7165								



## HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.126</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.126</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.920</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>5.004</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.734</b>		<b>5.202</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.668</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.744</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.500</b>		<b>4.500</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.248</b>		


★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.114</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.056</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.056</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.281</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.540</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.956</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.194</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RB4M</b>	<b>1K words × 4 bits Single-port RAM</b>	<b>K14D × 8</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant  
 DIn : Input data  
 ADn : Address data  
 CSB : Chip select  
 WEB : Write enable  
 REB : Read enable  
 DOn : Output data  
 TEB : Test enable  
 TIN : Test clock  
 TOUT: Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)				
						IN	→ OUT	MIN.	TYP.	MAX.		
H01	DI0	2.1	N01	DO0	24.0	AD0 to AD9 (LH) →DO0 to DO3 (HH)	(HL)	5.63	5.56	3.55		
:	:	:	:	:	:							
H04	DI3	2.1	N04	DO3	24.0						(LL)	5.45
H05	AD0	2.1	N05	TOUT	34.0						CSB (LH)	3.22
:	:	:				→DO0 to DO3 (HL)		3.03				
H14	AD9	2.1				REB (LH)		2.52				
H15	WEB	2.1				→DO0 to DO3 (HL)		2.75				
H16	REB	1.0				DI0 to DI3 (HH)		3.76				
H17	CSB	1.0				→DO0 to DO3 (LL)		3.86				
H18	TIN	2.1										
H19	TEB	4.1										
Equivalent Cells		<b>14102</b>										

## HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>10.134</b>		
<b>Address access time</b>	<b>tACA</b>			<b>10.134</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.130</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>5.796</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.818</b>		<b>5.454</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.932</b>		
<b>REB access time</b>	<b>tREC</b>			<b>4.536</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.650</b>		<b>4.950</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.512</b>		

★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.114</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.056</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.056</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.281</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.540</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.956</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>5.148</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																									
<b>RB4S</b>	<b>2K words × 4 bits Single-port RAM</b>	<b>K14D × 16</b>																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div> <p><b>Caution WEB or CSB must be high during all address transition.</b></p>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																			
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																		
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																		
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																		
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																		
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																		
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																		
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>15.0</td> <td rowspan="4">AD0 to AD10 →DO0 to DO3</td> <td rowspan="4">(LH)</td> <td rowspan="4">(HH)</td> <td rowspan="4"></td> <td rowspan="4">5.77</td> <td rowspan="4"></td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td rowspan="3">(HL)</td> <td rowspan="3">(LL)</td> <td rowspan="3">3.69</td> <td rowspan="3">5.73</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>15.0</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> <td rowspan="2">(LH)</td> <td rowspan="2">3.56</td> <td rowspan="2">3.41</td> </tr> <tr> <td>H15</td> <td>AD10</td> <td>2.1</td> <td colspan="6"></td> <td rowspan="2">(HL)</td> <td rowspan="2">2.66</td> <td rowspan="2">3.07</td> </tr> <tr> <td>H16</td> <td>WEB</td> <td>2.1</td> <td colspan="6"></td> <td rowspan="2">(LH)</td> <td rowspan="2">3.87</td> <td rowspan="2">4.14</td> </tr> <tr> <td>H17</td> <td>REB</td> <td>1.0</td> <td colspan="6"></td> <td rowspan="2">(HL)</td> <td rowspan="2">4.14</td> </tr> <tr> <td>H18</td> <td>CSB</td> <td>2.1</td> <td colspan="6"></td> <td colspan="2"></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>TIN</td> <td>2.1</td> <td colspan="6"></td> <td colspan="2"></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>TEB</td> <td>4.1</td> <td colspan="6"></td> <td colspan="2"></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	15.0	AD0 to AD10 →DO0 to DO3	(LH)	(HH)		5.77			:	:	:	:	:	:	(HL)	(LL)	3.69	5.73	H04	DI3	2.1	N04	DO3	15.0	H05	AD0	2.1	N05	TOUT	34.0	:	:	:							(LH)	3.56	3.41	H15	AD10	2.1							(HL)	2.66	3.07	H16	WEB	2.1							(LH)	3.87	4.14	H17	REB	1.0							(HL)	4.14	H18	CSB	2.1											H19	TIN	2.1											H20	TEB	4.1										
Input			Output			Switching speed																																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																			
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																
H01	DI0	2.1	N01	DO0	15.0	AD0 to AD10 →DO0 to DO3	(LH)	(HH)		5.77																																																																																																																																																	
:	:	:	:	:	:								(HL)	(LL)	3.69	5.73																																																																																																																																											
H04	DI3	2.1	N04	DO3	15.0																																																																																																																																																						
H05	AD0	2.1	N05	TOUT	34.0																																																																																																																																																						
:	:	:							(LH)	3.56	3.41																																																																																																																																																
H15	AD10	2.1										(HL)	2.66	3.07																																																																																																																																													
H16	WEB	2.1							(LH)	3.87	4.14																																																																																																																																																
H17	REB	1.0										(HL)	4.14																																																																																																																																														
H18	CSB	2.1																																																																																																																																																									
H19	TIN	2.1																																																																																																																																																									
H20	TEB	4.1																																																																																																																																																									
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Equivalent Cells</td> <td style="text-align: center;"><b>27942</b></td> </tr> </table>			Equivalent Cells	<b>27942</b>																																																																																																																																																							
Equivalent Cells	<b>27942</b>																																																																																																																																																										

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>10.386</b>		
<b>Address access time</b>	<b>tACA</b>			<b>10.386</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.214</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>6.408</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>2.046</b>		<b>6.138</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>2.136</b>		
<b>REB access time</b>	<b>tREC</b>			<b>4.824</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.842</b>		<b>5.526</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.608</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.114</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.056</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.056</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.281</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.540</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.956</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>5.580</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RB87</b>	<b>16 words × 8 bits Single-port RAM</b>	<b>K147 × 2</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant  
 DIn : Input data  
 ADn : Address data  
 CSB : Chip select  
 WEB : Write enable  
 REB : Read enable  
 DOn : Output data  
 TEB : Test enable  
 TIN : Test clock  
 TOUT: Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)	
						IN → OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3 (LH) →DO0 to DO7 (HH)		4.27	
:	:	:	:	:	:				
H08	DI7	2.1	N08	DO7	32.0				
H09	AD0	2.1	N09	TOUT	34.0	CSB (LH) →DO0 to DO7 (HL)		1.59	1.58
:	:	:							
H12	AD3	2.1				REB (LH) →DO0 to DO7 (HL)		1.59	1.58
H13	WEB	2.1							
H14	REB	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)		2.53	2.38
H15	CSB	1.0							
H16	TIN	2.1							
H17	TEB	4.1							
Equivalent Cells		<b>952</b>							

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.758</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.758</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.256</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.862</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.948</b>		<b>2.844</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.954</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.862</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.948</b>		<b>2.844</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.954</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.630</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.819</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.819</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.032</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.520</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.144</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.222</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RB89</b>	<b>32 words × 8 bits Single-port RAM</b>	<b>K149 × 2</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4	→DO0 to DO7	(LH)		4.34	
:	:	:	:	:	:			(HH)		4.39	
H08	DI7	2.1	N08	DO7	32.0			(HL)		3.97	
H09	AD0	2.1	N09	TOUT	34.0			(LL)		3.92	
:	:	:				CSB	→DO0 to DO7	(LH)		1.61	
H13	AD4	2.1						(HL)		1.59	
H14	WEB	2.1				REB	→DO0 to DO7	(LH)		1.61	
H15	REB	1.0						(HL)		1.59	
H16	CSB	1.0				DI0 to DI7	→DO0 to DO7	(HH)		2.55	
H17	TIN	2.1						(LL)		2.38	
H18	TEB	4.1									
Equivalent Cells		1454									



## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.902</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.902</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.352</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.898</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.954</b>		<b>2.862</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.966</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.898</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.954</b>		<b>2.862</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.966</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.464</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.590</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.590</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.096</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.187</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.114</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.240</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RB8B</b>	<b>64 words × 8 bits Single-port RAM</b>	<b>K18B × 1</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5	→DO0 to DO7	(LH)		4.65	
:	:	:	:	:	:			(HH)		4.71	
H08	DI7	2.1	N08	DO7	32.0	CSB	→DO0 to DO7	(HL)		4.36	
H09	AD0	2.1	N09	TOUT	34.0			(LL)		4.30	
:	:	:									
H14	AD5	2.1				REB	→DO0 to DO7	(LH)		1.63	
H15	WEB	2.1						(HL)		1.58	
H16	REB	1.0				DI0 to DI7	→DO0 to DO7	(LH)		1.63	
H17	CSB	1.0						(HL)		1.58	
H18	TIN	2.1						(HH)		2.70	
H19	TEB	4.1						(LL)		2.47	
Equivalent Cells		<b>1993</b>									

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.478</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.478</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.580</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.934</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.948</b>		<b>2.844</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.978</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.934</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.948</b>		<b>2.844</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.978</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.482</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.981</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.981</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.722</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.375</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.119</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.222</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																
<b>RB8D</b>	<b>128 words × 8 bits Single-port RAM</b>	<b>K14D × 2</b>																																																																																																																																																																																
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																		
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																										
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																									
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																									
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																									
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																									
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																									
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																									
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																									
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td colspan="2">AD0 to AD6 (LH)</td> <td></td> <td></td> <td>4.66</td> <td></td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO7 (HH)</td> <td></td> <td></td> <td>4.70</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>4.30</td> <td></td> </tr> <tr> <td>H15</td> <td>AD6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>4.26</td> <td></td> </tr> <tr> <td>H16</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">CSB (LH)</td> <td></td> <td></td> <td>1.70</td> <td></td> </tr> <tr> <td>H17</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO7 (HL)</td> <td></td> <td></td> <td>1.65</td> <td></td> </tr> <tr> <td>H18</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">REB (LH)</td> <td></td> <td></td> <td>1.70</td> <td></td> </tr> <tr> <td>H19</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO7 (HL)</td> <td></td> <td></td> <td>1.65</td> <td></td> </tr> <tr> <td>H20</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI7 (HH)</td> <td></td> <td></td> <td>2.86</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO7 (LL)</td> <td></td> <td></td> <td>2.61</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (LH)				4.66		H09	AD0	2.1	N09	TOUT	34.0	→DO0 to DO7 (HH)				4.70		:	:	:				(HL)				4.30		H15	AD6	2.1				(LL)				4.26		H16	WEB	2.1				CSB (LH)				1.70		H17	REB	1.0				→DO0 to DO7 (HL)				1.65		H18	CSB	1.0				REB (LH)				1.70		H19	TIN	2.1				→DO0 to DO7 (HL)				1.65		H20	TEB	4.1				DI0 to DI7 (HH)				2.86								→DO0 to DO7 (LL)				2.61	
Input			Output			Switching speed																																																																																																																																																																												
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																										
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																													
:	:	:	:	:	:																																																																																																																																																																													
H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (LH)				4.66																																																																																																																																																																								
H09	AD0	2.1	N09	TOUT	34.0	→DO0 to DO7 (HH)				4.70																																																																																																																																																																								
:	:	:				(HL)				4.30																																																																																																																																																																								
H15	AD6	2.1				(LL)				4.26																																																																																																																																																																								
H16	WEB	2.1				CSB (LH)				1.70																																																																																																																																																																								
H17	REB	1.0				→DO0 to DO7 (HL)				1.65																																																																																																																																																																								
H18	CSB	1.0				REB (LH)				1.70																																																																																																																																																																								
H19	TIN	2.1				→DO0 to DO7 (HL)				1.65																																																																																																																																																																								
H20	TEB	4.1				DI0 to DI7 (HH)				2.86																																																																																																																																																																								
						→DO0 to DO7 (LL)				2.61																																																																																																																																																																								
Equivalent Cells		<b>3735</b>																																																																																																																																																																																

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.460</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.460</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.556</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.060</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.990</b>		<b>3.060</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.020</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.060</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.990</b>		<b>2.970</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.020</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.114</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.056</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.056</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.281</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.540</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.956</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.402</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																															
<b>RB8F</b>	<b>256 words × 8 bits Single-port RAM</b>	<b>K18F × 1</b>																																																																																																																															
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																	
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div> <p><b>Caution WEB or CSB must be high during all address transition.</b></p>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																									
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																								
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																								
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																								
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																								
1	X	X	X	1	X	X	0	X	Hold																																																																																																																								
1	X	X	X	X	1	1	0	X	Hold																																																																																																																								
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																								
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="3">AD0 to AD6 (LH) →DO0 to DO7 (HH)</td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3">4.76</td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td rowspan="2">CSB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.00</td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H16</td> <td>AD7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.00</td> <td rowspan="2"></td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.95</td> <td rowspan="2"></td> </tr> <tr> <td>H19</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2.71</td> <td></td> </tr> <tr> <td>H21</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO7 (HH)			4.76		:	:	:	:	:	:	H08	DI7	2.1	N08	DO7	32.0	H09	AD0	2.1	N09	TOUT	34.0	CSB (LH) →DO0 to DO7 (HL)			2.00		:	:	:	:	:	:	H16	AD7	2.1				REB (LH) →DO0 to DO7 (HL)			2.00		H17	WEB	2.1				H18	REB	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)			2.95		H19	CSB	1.0				H20	TIN	2.1							2.71		H21	TEB	4.1								
Input			Output			Switching speed																																																																																																																											
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																									
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO7 (HH)			4.76																																																																																																																								
:	:	:	:	:	:																																																																																																																												
H08	DI7	2.1	N08	DO7	32.0																																																																																																																												
H09	AD0	2.1	N09	TOUT	34.0	CSB (LH) →DO0 to DO7 (HL)			2.00																																																																																																																								
:	:	:	:	:	:																																																																																																																												
H16	AD7	2.1				REB (LH) →DO0 to DO7 (HL)			2.00																																																																																																																								
H17	WEB	2.1																																																																																																																															
H18	REB	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)			2.95																																																																																																																								
H19	CSB	1.0																																																																																																																															
H20	TIN	2.1							2.71																																																																																																																								
H21	TEB	4.1																																																																																																																															
Equivalent Cells		<b>6307</b>																																																																																																																															

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.036</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.036</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.688</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.600</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.098</b>		<b>3.294</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.200</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.600</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.098</b>		<b>3.294</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.200</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.555</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>6.128</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>6.128</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.297</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>3.130</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.800</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>4.188</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.888</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																								
<b>RB8H</b>	<b>512 words × 8 bits Single-port RAM</b>	<b>K18F × 2</b>																																																																																																																																																								
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div> <p><b>Caution WEB or CSB must be high during all address transition.</b></p>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																		
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																	
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																	
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																	
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																	
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																	
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																	
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																	
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="2">AD0 to AD6 (LH) →DO0 to DO7 (HH)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">5.29</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td rowspan="2">AD0 to AD6 (HL) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.61</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>4.90</td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>AD6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.46</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H16</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.32</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H18</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">3.24</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H20</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td colspan="6">Equivalent Cells</td> <td colspan="6" style="text-align: center;"><b>12330</b></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO7 (HH)				5.29			:	:	:	:	:	:	H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (HL) →DO0 to DO7 (LL)				2.61			H09	AD0	2.1	N09	TOUT	34.0	:	:	:								4.90			H17	AD6	2.1				CSB (LH) →DO0 to DO7 (HL)				2.46			H16	WEB	2.1				H17	REB	1.0				REB (LH) →DO0 to DO7 (HL)				2.32			H18	CSB	2.1				H19	TIN	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)				3.24			H20	TEB	4.1				Equivalent Cells						<b>12330</b>					
Input			Output			Switching speed																																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																		
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO7 (HH)				5.29																																																																																																																																																
:	:	:	:	:	:																																																																																																																																																					
H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (HL) →DO0 to DO7 (LL)				2.61																																																																																																																																																
H09	AD0	2.1	N09	TOUT	34.0																																																																																																																																																					
:	:	:								4.90																																																																																																																																																
H17	AD6	2.1				CSB (LH) →DO0 to DO7 (HL)				2.46																																																																																																																																																
H16	WEB	2.1																																																																																																																																																								
H17	REB	1.0				REB (LH) →DO0 to DO7 (HL)				2.32																																																																																																																																																
H18	CSB	2.1																																																																																																																																																								
H19	TIN	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)				3.24																																																																																																																																																
H20	TEB	4.1																																																																																																																																																								
Equivalent Cells						<b>12330</b>																																																																																																																																																				



## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.558</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.558</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.566</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>4.428</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.398</b>		<b>4.194</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.476</b>		
<b>REB access time</b>	<b>tREC</b>			<b>4.176</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.338</b>		<b>4.014</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.392</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.555</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>6.128</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>6.128</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.297</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>3.130</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.800</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>4.188</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.446</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																										
<b>RB8M</b>	<b>1K words × 8 bits Single-port RAM</b>	<b>K18F × 4</b>																																																																																																																																																										
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																												
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div> <p><b>Caution WEB or CSB must be high during all address transition.</b></p>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																				
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																			
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																			
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																			
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																			
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																			
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																			
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																			
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>24.0</td> <td rowspan="3">AD0 to AD9</td> <td rowspan="3">→DO0 to DO7</td> <td>(LH)</td> <td></td> <td>5.55</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td></td> <td>5.54</td> <td></td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>24.0</td> <td>(HL)</td> <td></td> <td>3.22</td> <td></td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td></td> <td></td> <td>(LL)</td> <td></td> <td>5.35</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB</td> <td rowspan="2">→DO0 to DO7</td> <td>(LH)</td> <td></td> <td>3.43</td> <td></td> </tr> <tr> <td>H18</td> <td>AD9</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td>3.11</td> <td></td> </tr> <tr> <td>H19</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB</td> <td rowspan="2">→DO0 to DO7</td> <td>(LH)</td> <td></td> <td>2.52</td> <td></td> </tr> <tr> <td>H20</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td>2.63</td> <td></td> </tr> <tr> <td>H21</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7</td> <td rowspan="2">→DO0 to DO7</td> <td>(HH)</td> <td></td> <td>3.47</td> <td></td> </tr> <tr> <td>H22</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td></td> <td>3.58</td> <td></td> </tr> <tr> <td>H23</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	24.0	AD0 to AD9	→DO0 to DO7	(LH)		5.55		:	:	:	:	:	:	(HH)		5.54		H08	DI7	2.1	N08	DO7	24.0	(HL)		3.22		H09	AD0	2.1	N09	TOUT	34.0			(LL)		5.35		:	:	:				CSB	→DO0 to DO7	(LH)		3.43		H18	AD9	2.1				(HL)		3.11		H19	WEB	2.1				REB	→DO0 to DO7	(LH)		2.52		H20	REB	1.0				(HL)		2.63		H21	CSB	1.0				DI0 to DI7	→DO0 to DO7	(HH)		3.47		H22	TIN	2.1				(LL)		3.58		H23	TEB	4.1									
Input			Output			Switching speed																																																																																																																																																						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																				
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																	
H01	DI0	2.1	N01	DO0	24.0	AD0 to AD9	→DO0 to DO7	(LH)		5.55																																																																																																																																																		
:	:	:	:	:	:			(HH)		5.54																																																																																																																																																		
H08	DI7	2.1	N08	DO7	24.0			(HL)		3.22																																																																																																																																																		
H09	AD0	2.1	N09	TOUT	34.0			(LL)		5.35																																																																																																																																																		
:	:	:				CSB	→DO0 to DO7	(LH)		3.43																																																																																																																																																		
H18	AD9	2.1						(HL)		3.11																																																																																																																																																		
H19	WEB	2.1				REB	→DO0 to DO7	(LH)		2.52																																																																																																																																																		
H20	REB	1.0						(HL)		2.63																																																																																																																																																		
H21	CSB	1.0				DI0 to DI7	→DO0 to DO7	(HH)		3.47																																																																																																																																																		
H22	TIN	2.1						(LL)		3.58																																																																																																																																																		
H23	TEB	4.1																																																																																																																																																										
Equivalent Cells		<b>24310</b>																																																																																																																																																										

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.990</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.990</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.932</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>6.174</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.866</b>		<b>5.598</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>2.058</b>		
<b>REB access time</b>	<b>tREC</b>			<b>4.536</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.578</b>		<b>4.734</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.512</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.555</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>6.128</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>6.128</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.297</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>3.130</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.800</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>4.188</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.968</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBAB</b>	<b>64 words × 10 bits Single-port RAM</b>	<b>K1AB × 1</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5	→DO0 to DO9	(LH)		4.76	
:	:	:	:	:	:			(HH)		4.82	
H10	DI9	2.1	N10	DO9	32.0	CSB	→DO0 to DO9	(HL)		4.40	
H11	AD0	2.1	N11	TOUT	34.0			(LL)		4.34	
:	:	:									
H16	AD5	2.1									
H17	WEB	2.1									
H18	REB	1.0									
H19	CSB	1.0									
H20	TIN	2.1									
H21	TEB	4.1									
Equivalent Cells						2338					

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.676</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.676</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.604</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.006</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.960</b>		<b>2.880</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.002</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.006</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.960</b>		<b>2.880</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.002</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.953</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.414</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.414</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.761</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.279</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.288</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.294</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																				
<b>RBAD</b>	<b>128 words × 10 bits Single-port RAM</b>	<b>K1AB × 2</b>																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="margin-top: 10px;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div> <p style="margin-top: 10px;"><b>Caution WEB or CSB must be high during all address transition.</b></p>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																														
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																													
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																													
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																													
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																													
1	X	X	X	1	X	X	0	X	Hold																																																																																																																													
1	X	X	X	X	1	1	0	X	Hold																																																																																																																													
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																													
<table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="2">AD0 to AD6 (LH) →DO0 to DO9 (HH)</td> <td rowspan="2"></td> <td rowspan="2">5.08</td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>2.1</td> <td>N10</td> <td>DO9</td> <td>32.0</td> <td rowspan="2">→DO0 to DO9 (HL) (LL)</td> <td rowspan="2"></td> <td rowspan="2">2.38</td> <td rowspan="2">4.76</td> </tr> <tr> <td>H11</td> <td>AD0</td> <td>2.1</td> <td>N11</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="7"></td> </tr> <tr> <td>H17</td> <td>AD6</td> <td>2.1</td> <td colspan="7"></td> </tr> <tr> <td>H18</td> <td>WEB</td> <td>2.1</td> <td colspan="2">CSB (LH)</td> <td colspan="2">→DO0 to DO9 (HL)</td> <td colspan="2">2.12</td> <td colspan="1">2.09</td> </tr> <tr> <td>H19</td> <td>REB</td> <td>1.0</td> <td colspan="7"></td> </tr> <tr> <td>H20</td> <td>CSB</td> <td>2.1</td> <td colspan="2">REB (LH)</td> <td colspan="2">→DO0 to DO9 (HL)</td> <td colspan="2">1.97</td> <td colspan="1">1.99</td> </tr> <tr> <td>H21</td> <td>TIN</td> <td>2.1</td> <td colspan="7"></td> </tr> <tr> <td>H22</td> <td>TEB</td> <td>4.1</td> <td colspan="2">DI0 to DI9 (HH)</td> <td colspan="2">→DO0 to DO9 (LL)</td> <td colspan="2">2.97</td> <td colspan="1">2.89</td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO9 (HH)		5.08		:	:	:	:	:	:	H10	DI9	2.1	N10	DO9	32.0	→DO0 to DO9 (HL) (LL)		2.38	4.76	H11	AD0	2.1	N11	TOUT	34.0	:	:	:								H17	AD6	2.1								H18	WEB	2.1	CSB (LH)		→DO0 to DO9 (HL)		2.12		2.09	H19	REB	1.0								H20	CSB	2.1	REB (LH)		→DO0 to DO9 (HL)		1.97		1.99	H21	TIN	2.1								H22	TEB	4.1	DI0 to DI9 (HH)		→DO0 to DO9 (LL)		2.97		2.89
Input			Output			Switching speed																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																														
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																													
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO9 (HH)		5.08																																																																																																																														
:	:	:	:	:	:																																																																																																																																	
H10	DI9	2.1	N10	DO9	32.0	→DO0 to DO9 (HL) (LL)		2.38	4.76																																																																																																																													
H11	AD0	2.1	N11	TOUT	34.0																																																																																																																																	
:	:	:																																																																																																																																				
H17	AD6	2.1																																																																																																																																				
H18	WEB	2.1	CSB (LH)		→DO0 to DO9 (HL)		2.12		2.09																																																																																																																													
H19	REB	1.0																																																																																																																																				
H20	CSB	2.1	REB (LH)		→DO0 to DO9 (HL)		1.97		1.99																																																																																																																													
H21	TIN	2.1																																																																																																																																				
H22	TEB	4.1	DI0 to DI9 (HH)		→DO0 to DO9 (LL)		2.97		2.89																																																																																																																													
Equivalent Cells		<b>4404</b>																																																																																																																																				

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.180</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.180</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.428</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.816</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.254</b>		<b>3.762</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.272</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.546</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.194</b>		<b>3.582</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.182</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.953</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.414</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.414</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.761</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.279</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.288</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.834</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBAF</b>	<b>256 words × 10 bits Single-port RAM</b>	<b>K1AB × 4</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	24.0	AD0 to AD7	→DO0 to DO9	(LH)		5.31	
:	:	:	:	:	:			(HH)		5.31	
H10	DI9	2.1	N10	DO9	24.0	CSB	→DO0 to DO9	(HL)		2.93	
H11	AD0	2.1	N11	TOUT	34.0			(LL)		5.16	
:	:	:									
H18	AD7	2.1				REB	→DO0 to DO9	(LH)		3.02	
H19	WEB	2.1						(HL)		2.83	
H20	REB	1.0				DI0 to DI9	→DO0 to DO9	(LH)		2.16	
H21	CSB	1.0						(HL)		2.37	
H22	TIN	2.1				DI0 to DI9	→DO0 to DO9	(HH)		3.18	
H23	TEB	4.1						(LL)		3.30	
Equivalent Cells		<b>8495</b>									



## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.558</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.558</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.758</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>5.436</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.698</b>		<b>5.094</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.812</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.888</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.422</b>		<b>4.266</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.296</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.953</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.414</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.414</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.761</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.279</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.288</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.338</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																								
<b>RBAH</b>	<b>512 words × 10 bits Single-port RAM</b>	<b>K1AB × 8</b>																																																																																																																																																																								
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																		
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																	
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																	
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																	
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																	
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																	
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																	
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																	
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																																																										
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="2">AD0 to AD8</td> <td rowspan="2">→DO0 to DO9</td> <td>(LH)</td> <td></td> <td>5.88</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td></td> <td>5.79</td> <td></td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>2.1</td> <td>N10</td> <td>DO9</td> <td>32.0</td> <td rowspan="2">CSB</td> <td rowspan="2">→DO0 to DO9</td> <td>(HL)</td> <td></td> <td>3.64</td> <td></td> </tr> <tr> <td>H11</td> <td>AD0</td> <td>2.1</td> <td>N11</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> <td></td> <td>5.77</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">REB</td> <td rowspan="2">→DO0 to DO9</td> <td>(LH)</td> <td></td> <td>3.56</td> <td></td> </tr> <tr> <td>H19</td> <td>AD8</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td>3.37</td> <td></td> </tr> <tr> <td>H20</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI9</td> <td rowspan="2">→DO0 to DO9</td> <td>(HH)</td> <td></td> <td>2.62</td> <td></td> </tr> <tr> <td>H21</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td></td> <td>2.91</td> <td></td> </tr> <tr> <td>H22</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>3.66</td> <td></td> </tr> <tr> <td>H23</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>3.91</td> <td></td> </tr> <tr> <td>H24</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td colspan="2">Equivalent Cells</td> <td colspan="10" style="text-align: center;"><b>16689</b></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8	→DO0 to DO9	(LH)		5.88		:	:	:	:	:	:	(HH)		5.79		H10	DI9	2.1	N10	DO9	32.0	CSB	→DO0 to DO9	(HL)		3.64		H11	AD0	2.1	N11	TOUT	34.0	(LL)		5.77		:	:	:				REB	→DO0 to DO9	(LH)		3.56		H19	AD8	2.1				(HL)		3.37		H20	WEB	2.1				DI0 to DI9	→DO0 to DO9	(HH)		2.62		H21	REB	1.0				(LL)		2.91		H22	CSB	2.1								3.66		H23	TIN	2.1								3.91		H24	TEB	4.1										Equivalent Cells		<b>16689</b>									
Input			Output			Switching speed																																																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																		
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8	→DO0 to DO9	(LH)		5.88																																																																																																																																																																
:	:	:	:	:	:			(HH)		5.79																																																																																																																																																																
H10	DI9	2.1	N10	DO9	32.0	CSB	→DO0 to DO9	(HL)		3.64																																																																																																																																																																
H11	AD0	2.1	N11	TOUT	34.0			(LL)		5.77																																																																																																																																																																
:	:	:				REB	→DO0 to DO9	(LH)		3.56																																																																																																																																																																
H19	AD8	2.1						(HL)		3.37																																																																																																																																																																
H20	WEB	2.1				DI0 to DI9	→DO0 to DO9	(HH)		2.62																																																																																																																																																																
H21	REB	1.0						(LL)		2.91																																																																																																																																																																
H22	CSB	2.1								3.66																																																																																																																																																																
H23	TIN	2.1								3.91																																																																																																																																																																
H24	TEB	4.1																																																																																																																																																																								
Equivalent Cells		<b>16689</b>																																																																																																																																																																								

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>10.584</b>		
<b>Address access time</b>	<b>tACA</b>			<b>10.584</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.184</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>6.408</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>2.022</b>		<b>6.066</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>2.136</b>		
<b>REB access time</b>	<b>tREC</b>			<b>4.716</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.746</b>		<b>5.238</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.572</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.953</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.414</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.414</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.761</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.279</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.288</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>5.436</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																
<b>RBC7</b>	<b>16 words × 16 bits Single-port RAM</b>	<b>K147 × 4</b>																																																																																																																																																																																
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																		
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																										
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																									
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																									
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																									
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																									
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																									
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																									
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																									
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td colspan="2">AD0 to AD3 (LH)</td> <td></td> <td></td> <td>4.37</td> <td></td> </tr> <tr> <td>H17</td> <td>AD0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO15 (HH)</td> <td></td> <td></td> <td>4.38</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>3.87</td> <td></td> </tr> <tr> <td>H20</td> <td>AD3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>3.86</td> <td></td> </tr> <tr> <td>H21</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">CSB (LH)</td> <td></td> <td></td> <td>1.65</td> <td></td> </tr> <tr> <td>H22</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (HL)</td> <td></td> <td></td> <td>1.65</td> <td></td> </tr> <tr> <td>H23</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">REB (LH)</td> <td></td> <td></td> <td>1.65</td> <td></td> </tr> <tr> <td>H24</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (HL)</td> <td></td> <td></td> <td>1.65</td> <td></td> </tr> <tr> <td>H25</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI15 (HH)</td> <td></td> <td></td> <td>2.53</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (LL)</td> <td></td> <td></td> <td>2.38</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H16	DI15	2.1	N16	DO15	32.0	AD0 to AD3 (LH)				4.37		H17	AD0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				4.38		:	:	:				(HL)				3.87		H20	AD3	2.1				(LL)				3.86		H21	WEB	2.1				CSB (LH)				1.65		H22	REB	1.0				→DO0 to DO15 (HL)				1.65		H23	CSB	1.0				REB (LH)				1.65		H24	TIN	2.1				→DO0 to DO15 (HL)				1.65		H25	TEB	2.0				DI0 to DI15 (HH)				2.53								→DO0 to DO15 (LL)				2.38	
Input			Output			Switching speed																																																																																																																																																																												
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																										
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																													
:	:	:	:	:	:																																																																																																																																																																													
H16	DI15	2.1	N16	DO15	32.0	AD0 to AD3 (LH)				4.37																																																																																																																																																																								
H17	AD0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				4.38																																																																																																																																																																								
:	:	:				(HL)				3.87																																																																																																																																																																								
H20	AD3	2.1				(LL)				3.86																																																																																																																																																																								
H21	WEB	2.1				CSB (LH)				1.65																																																																																																																																																																								
H22	REB	1.0				→DO0 to DO15 (HL)				1.65																																																																																																																																																																								
H23	CSB	1.0				REB (LH)				1.65																																																																																																																																																																								
H24	TIN	2.1				→DO0 to DO15 (HL)				1.65																																																																																																																																																																								
H25	TEB	2.0				DI0 to DI15 (HH)				2.53																																																																																																																																																																								
						→DO0 to DO15 (LL)				2.38																																																																																																																																																																								
Equivalent Cells		<b>1722</b>																																																																																																																																																																																

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.884</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.884</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.316</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.970</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.990</b>		<b>2.970</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.990</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.970</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.990</b>		<b>2.970</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.990</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.630</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.819</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.819</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.032</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.520</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.144</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.402</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBC9</b>	<b>32 words × 16 bits Single-port RAM</b>	<b>K149 × 4</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)		
						IN → OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4 (LH) →DO0 to DO15 (HH)		4.45		
:	:	:	:	:	:					
H16	DI15	2.1	N16	DO15	32.0	→DO0 to DO15 (HL) (LL)		4.46		
H17	AD0	2.1	N17	TOUT	34.0					
:	:	:								
H21	AD4	2.1								
H22	WEB	2.1	CSB		(LH)	1.69				
H23	REB	1.0	→DO0 to DO15		(HL)	1.68				
H24	CSB	1.0	REB		(LH)	1.69				
H25	TIN	2.1	→DO0 to DO15		(HL)	1.68				
H26	TEB	2.0	DI0 to DI15		(HH)	2.55				
						→DO0 to DO15		(LL)		2.38
Equivalent Cells		<b>2710</b>								

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.028</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.028</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.418</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.042</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.008</b>		<b>3.024</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.014</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.042</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.008</b>		<b>3.024</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.014</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.464</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.59</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.59</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.096</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.187</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.114</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.438</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBCB</b>	<b>64 words × 16 bits Single-port RAM</b>	<b>K18B × 2</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution** WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H16	DI15	2.1	N16	DO15	32.0	AD0 to AD5 (LH)				4.71	
H17	AD0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				4.75	
:	:	:				(HL)				4.40	
H22	AD5	2.1				(LL)				4.36	
H23	WEB	2.1				CSB (LH)				1.68	
H24	REB	1.0				→DO0 to DO15 (HL)				1.62	
H25	CSB	1.0									
H26	TIN	2.1				REB (LH)				1.68	
H27	TEB	2.0				→DO0 to DO15 (HL)				1.62	
						DI0 to DI15 (HH)				2.71	
						→DO0 to DO15 (LL)				2.48	
Equivalent Cells		3765									



## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.550</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.550</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.616</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.024</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.972</b>		<b>2.916</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.008</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.024</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.972</b>		<b>2.916</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.008</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.482</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.981</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.981</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.722</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.375</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.119</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.330</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																												
<b>RBCD</b>	<b>128 words × 16 bits Single-port RAM</b>	<b>K14D × 4</b>																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																						
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																					
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																					
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																					
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																					
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																					
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																					
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																					
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="3">AD0 to AD6 (LH) →DO0 to DO15 (HH)</td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> </tr> <tr> <td>H17</td> <td>AD0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td rowspan="2">CSB (LH) →DO0 to DO15 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H23</td> <td>AD6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO15 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H24</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H25</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI15 (HH) →DO0 to DO15 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H26</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H28</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO15 (HH)							:	:	:	:	:	:	H16	DI15	2.1	N16	DO15	32.0	H17	AD0	2.1	N17	TOUT	34.0	CSB (LH) →DO0 to DO15 (HL)							:	:	:	:	:	:	H23	AD6	2.1				REB (LH) →DO0 to DO15 (HL)							H24	WEB	2.1				H25	REB	1.0				DI0 to DI15 (HH) →DO0 to DO15 (LL)							H26	CSB	1.0				H27	TIN	2.1											H28	TEB	4.1										
Input			Output			Switching speed																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO15 (HH)																																																																																																																																								
:	:	:	:	:	:																																																																																																																																									
H16	DI15	2.1	N16	DO15	32.0																																																																																																																																									
H17	AD0	2.1	N17	TOUT	34.0	CSB (LH) →DO0 to DO15 (HL)																																																																																																																																								
:	:	:	:	:	:																																																																																																																																									
H23	AD6	2.1				REB (LH) →DO0 to DO15 (HL)																																																																																																																																								
H24	WEB	2.1																																																																																																																																												
H25	REB	1.0				DI0 to DI15 (HH) →DO0 to DO15 (LL)																																																																																																																																								
H26	CSB	1.0																																																																																																																																												
H27	TIN	2.1																																																																																																																																												
H28	TEB	4.1																																																																																																																																												
Equivalent Cells		<b>7236</b>																																																																																																																																												

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.622</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.622</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.634</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.222</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.056</b>		<b>3.168</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.074</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.222</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.056</b>		<b>3.168</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.074</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.114</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.056</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.056</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.281</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.540</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.956</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.636</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBCF</b>	<b>256 words × 16 bits Single-port RAM</b>	<b>K18F × 2</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution** WEB or CSB must be high during all address transition.

Input			Output			Switching speed						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)				
						IN	→	OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 (LH) →DO0 to DO15 (HH)				5.03		
:	:	:	:	:	:							
H16	DI15	2.1	N16	DO15	32.0							
H17	AD0	2.1	N17	TOUT	34.0	CSB (LH) →DO0 to DO15 (HL)				2.06		
:	:	:	:	:	:							
H24	AD7	2.1				REB (LH) →DO0 to DO15 (HL)				2.06		
H25	WEB	2.1										
H26	REB	1.0				DI0 to DI15 (HH) →DO0 to DO15 (LL)				2.95		
H27	CSB	1.0										
H28	TIN	2.1								2.72		
H29	TEB	4.1										
Equivalent Cells		<b>12367</b>										

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.126</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.126</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.736</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.708</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.128</b>		<b>3.384</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.236</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.708</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.128</b>		<b>3.384</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.236</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.555</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>6.128</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>6.128</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.297</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>3.130</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.800</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>4.188</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.032</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																														
<b>RBCH</b>	<b>512 words × 16 bits Single-port RAM</b>	<b>K18F × 4</b>																																																																																																																																																																														
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																								
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																							
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																							
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																							
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																							
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																							
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																							
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																							
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																																																																
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="2">AD0 to AD8 (LH)</td> <td rowspan="2">→DO0 to DO15 (HH)</td> <td rowspan="2">(HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>→DO0 to DO15 (LL)</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td rowspan="2">CSB (LH)</td> <td rowspan="2">→DO0 to DO15 (HL)</td> <td rowspan="2">(HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H17</td> <td>AD0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td>REB (LH)</td> <td>→DO0 to DO15 (HL)</td> <td>(HL)</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI15 (HH)</td> <td rowspan="2">→DO0 to DO15 (LL)</td> <td rowspan="2">(LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H25</td> <td>AD8</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H28</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H29</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H30</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH)	→DO0 to DO15 (HH)	(HL)					:	:	:	:	:	:	→DO0 to DO15 (LL)						H16	DI15	2.1	N16	DO15	32.0	CSB (LH)	→DO0 to DO15 (HL)	(HL)					H17	AD0	2.1	N17	TOUT	34.0	REB (LH)	→DO0 to DO15 (HL)	(HL)					:	:	:				DI0 to DI15 (HH)	→DO0 to DO15 (LL)	(LL)					H25	AD8	2.1											H26	WEB	2.1											H27	REB	1.0											H28	CSB	2.1											H29	TIN	2.1											H30	TEB	4.1										
Input			Output			Switching speed																																																																																																																																																																										
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																								
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																					
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH)	→DO0 to DO15 (HH)	(HL)																																																																																																																																																																								
:	:	:	:	:	:								→DO0 to DO15 (LL)																																																																																																																																																																			
H16	DI15	2.1	N16	DO15	32.0	CSB (LH)	→DO0 to DO15 (HL)	(HL)																																																																																																																																																																								
H17	AD0	2.1	N17	TOUT	34.0								REB (LH)	→DO0 to DO15 (HL)	(HL)																																																																																																																																																																	
:	:	:				DI0 to DI15 (HH)	→DO0 to DO15 (LL)	(LL)																																																																																																																																																																								
H25	AD8	2.1																																																																																																																																																																														
H26	WEB	2.1																																																																																																																																																																														
H27	REB	1.0																																																																																																																																																																														
H28	CSB	2.1																																																																																																																																																																														
H29	TIN	2.1																																																																																																																																																																														
H30	TEB	4.1																																																																																																																																																																														
Equivalent Cells		<b>24366</b>																																																																																																																																																																														

## HIGH DENSITY SINGLE-PORT RAM BLOCK

---


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.828</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.828</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.614</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>4.608</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.446</b>		<b>4.338</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.536</b>		
<b>REB access time</b>	<b>tREC</b>			<b>4.374</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.416</b>		<b>4.248</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.458</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.555</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>6.128</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>6.128</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.297</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>3.130</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.800</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>4.188</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.752</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
★ <b>RBCM</b>	<b>1K words × 16 bits Single-port RAM</b>	<b>K18F × 8</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD9 (LH) →DO0 to DO15 (HH)	(HL)		5.91	5.81
⋮	⋮	⋮	⋮	⋮	⋮					
H16	DI15	2.1	N16	DO15	32.0	CSB (LH) →DO0 to DO15 (HL)	(LL)		3.51	5.71
H17	AD0	2.1	N17	TOUT	34.0					
⋮	⋮	⋮								
H26	AD9	2.1								
H27	WEB	2.1								
H28	REB	1.0								
H29	CSB	1.0								
H30	TIN	2.1								
H31	TEB	4.1								
						DI0 to DI15 (HH) →DO0 to DO15 (LL)			3.50	3.61

Equivalent Cells **48372**



## HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>10.638</b>		
<b>Address access time</b>	<b>tACA</b>			<b>10.638</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.106</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>6.426</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.956</b>		<b>5.868</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>2.142</b>		
<b>REB access time</b>	<b>tREC</b>			<b>4.950</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.746</b>		<b>5.238</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.650</b>		

★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.555</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>6.128</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>6.128</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.297</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>3.130</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.800</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>4.188</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>5.616</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																															
<b>RBEB</b>	<b>64 words × 20 bits Single-port RAM</b>	<b>K1AB × 2</b>																																																																																																																																																															
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																	
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DO<sub>n</sub></th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DO<sub>n</sub></td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DO<sub>n</sub> : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DO <sub>n</sub>	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DO <sub>n</sub>	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																									
TEB	TIN	DIn	ADn	CSB	WEB	REB	DO <sub>n</sub>	TOUT	Operation																																																																																																																																																								
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																								
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																								
1	X	X	ADn	0	1	0	DO <sub>n</sub>	X	Read																																																																																																																																																								
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																								
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																								
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																								
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																																																	
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="2">AD0 to AD5</td> <td rowspan="2">→DO0 to DO19</td> <td>(LH)</td> <td></td> <td>4.82</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td></td> <td></td> <td>4.86</td> <td></td> </tr> <tr> <td>H20</td> <td>DI19</td> <td>2.1</td> <td>N20</td> <td>DO19</td> <td>32.0</td> <td rowspan="2"></td> <td rowspan="2"></td> <td>(HL)</td> <td></td> <td>4.44</td> <td></td> </tr> <tr> <td>H21</td> <td>AD0</td> <td>2.1</td> <td>N21</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> <td></td> <td></td> <td>4.40</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB</td> <td rowspan="2">→DO0 to DO19</td> <td>(LH)</td> <td></td> <td>1.71</td> <td></td> </tr> <tr> <td>H26</td> <td>AD5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td></td> <td>1.64</td> <td></td> </tr> <tr> <td>H27</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB</td> <td rowspan="2">→DO0 to DO19</td> <td>(LH)</td> <td></td> <td>1.71</td> <td></td> </tr> <tr> <td>H28</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td></td> <td>1.64</td> <td></td> </tr> <tr> <td>H29</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI19</td> <td rowspan="2">→DO0 to DO19</td> <td>(HH)</td> <td></td> <td>2.70</td> <td></td> </tr> <tr> <td>H30</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td></td> <td></td> <td>2.48</td> <td></td> </tr> <tr> <td>H31</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5	→DO0 to DO19	(LH)		4.82		:	:	:	:	:	:	(HH)			4.86		H20	DI19	2.1	N20	DO19	32.0			(HL)		4.44		H21	AD0	2.1	N21	TOUT	34.0	(LL)			4.40		:	:	:				CSB	→DO0 to DO19	(LH)		1.71		H26	AD5	2.1				(HL)			1.64		H27	WEB	2.1				REB	→DO0 to DO19	(LH)		1.71		H28	REB	1.0				(HL)			1.64		H29	CSB	1.0				DI0 to DI19	→DO0 to DO19	(HH)		2.70		H30	TIN	2.1				(LL)			2.48		H31	TEB	2.0									
Input			Output			Switching speed																																																																																																																																																											
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																									
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																						
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5	→DO0 to DO19	(LH)		4.82																																																																																																																																																							
:	:	:	:	:	:			(HH)			4.86																																																																																																																																																						
H20	DI19	2.1	N20	DO19	32.0			(HL)		4.44																																																																																																																																																							
H21	AD0	2.1	N21	TOUT	34.0			(LL)			4.40																																																																																																																																																						
:	:	:				CSB	→DO0 to DO19	(LH)		1.71																																																																																																																																																							
H26	AD5	2.1						(HL)			1.64																																																																																																																																																						
H27	WEB	2.1				REB	→DO0 to DO19	(LH)		1.71																																																																																																																																																							
H28	REB	1.0						(HL)			1.64																																																																																																																																																						
H29	CSB	1.0				DI0 to DI19	→DO0 to DO19	(HH)		2.70																																																																																																																																																							
H30	TIN	2.1						(LL)			2.48																																																																																																																																																						
H31	TEB	2.0																																																																																																																																																															
Equivalent Cells		<b>4463</b>																																																																																																																																																															

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.748</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.748</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.640</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.078</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.948</b>		<b>2.952</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.026</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.078</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.984</b>		<b>2.952</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.026</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.953</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.414</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.414</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.761</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.279</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.288</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.420</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBED</b>	<b>128 words × 20 bits Single-port RAM</b>	<b>K1AB × 4</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H20	DI19	2.1	N20	DO19	32.0	AD0 to AD6	(LH)			5.22	
H21	AD0	2.1	N21	TOUT	34.0	→DO0 to DO19	(HH)			5.20	
:	:	:					(HL)			2.44	
H27	AD6	2.1					(LL)			4.89	
H28	WEB	2.1				CSB	(LL)			2.20	
H29	REB	1.0				→DO0 to DO19	(LH)			2.16	
H30	CSB	2.1					(HL)				
H31	TIN	2.1				REB	(LH)			2.07	
H32	TEB	2.0				→DO0 to DO19	(HL)			2.10	
						DI0 to DI19	(HH)			2.99	
						→DO0 to DO19	(LL)			2.90	
Equivalent Cells		<b>8574</b>									

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.396</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.396</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.464</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.960</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.296</b>		<b>3.888</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.320</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.726</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.260</b>		<b>3.780</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.242</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.953</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.414</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.414</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.761</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.279</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.288</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.086</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBEF</b>	<b>256 words × 20 bits Single-port RAM</b>	<b>K1AB × 8</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution** WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H20	DI19	2.1	N20	DO19	32.0	AD0 to AD7	(LH)			5.61	
H21	AD0	2.1	N21	TOUT	34.0	→DO0 to DO19	(HH)			5.54	
:	:	:					(HL)			3.17	
H28	AD7	2.1					(LL)			5.45	
H29	WEB	2.1				CSB	(LH)			3.13	
H30	REB	1.0				→DO0 to DO19	(HL)			2.94	
H31	CSB	1.0				REB	(LH)			2.35	
H32	TIN	2.1				→DO0 to DO19	(HL)			2.59	
H33	TEB	4.1				DI0 to DI19	(HH)			3.21	
						→DO0 to DO19	(LL)			3.32	
Equivalent Cells		<b>16751</b>									

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>10.098</b>		
<b>Address access time</b>	<b>tACA</b>			<b>10.098</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.902</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>5.634</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.764</b>		<b>5.292</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.878</b>		
<b>REB access time</b>	<b>tREC</b>			<b>4.230</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.554</b>		<b>4.662</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.410</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.953</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.414</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.414</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.761</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.279</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.288</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.860</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBEH</b>	<b>512 words × 20 bits Single-port RAM</b>	<b>K1AB × 16</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed													
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)											
						IN	→ OUT	MIN.	TYP.	MAX.									
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO19 (HH) (HL) (LL)			6.55	6.27									
⋮	⋮	⋮	⋮	⋮	CSB (LH) →DO0 to DO19 (HL)								3.72	3.52					
H20	DI19	2.1	N20	DO19											32.0	REB (LH) →DO0 to DO19 (HL)		3.02	3.43
H21	AD0	2.1	N21	TOUT											34.0				
⋮	⋮	⋮	⋮	⋮		⋮	⋮	⋮	⋮	⋮									
H29	AD8	2.1																	
H30	WEB	2.1																	
H31	REB	1.0																	
H32	CSB	2.1																	
H33	TIN	2.1																	
H34	TEB	4.1																	
Equivalent Cells		33080																	



## HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>11.790</b>		
<b>Address access time</b>	<b>tACA</b>			<b>11.790</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.280</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>6.696</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>2.112</b>		<b>6.336</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>2.232</b>		
<b>REB access time</b>	<b>tREC</b>			<b>5.436</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>2.058</b>		<b>6.174</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.812</b>		

★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.953</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.414</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.414</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.761</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.279</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.288</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>6.660</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																												
<b>RBH7</b>	<b>16 words × 32 bits Single-port RAM</b>	<b>K147 × 8</b>																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																						
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																					
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																					
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																					
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																					
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																					
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																					
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																					
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="3">AD0 to AD3 (LH) →DO0 to DO31 (HH)</td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3">4.59</td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H32</td> <td>DI31</td> <td>2.1</td> <td>N32</td> <td>DO31</td> <td>32.0</td> </tr> <tr> <td>H33</td> <td>AD0</td> <td>2.1</td> <td>N33</td> <td>TOUT</td> <td>34.0</td> <td rowspan="2">CSB (LH) →DO0 to DO31 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.79</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H36</td> <td>AD3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO31 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.79</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H37</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H38</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI31 (HH) →DO0 to DO31 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.54</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H39</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H40</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2.39</td> <td></td> <td></td> </tr> <tr> <td>H41</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3 (LH) →DO0 to DO31 (HH)				4.59			:	:	:	:	:	:	H32	DI31	2.1	N32	DO31	32.0	H33	AD0	2.1	N33	TOUT	34.0	CSB (LH) →DO0 to DO31 (HL)				1.79			:	:	:				H36	AD3	2.1				REB (LH) →DO0 to DO31 (HL)				1.79			H37	WEB	2.1				H38	REB	1.0				DI0 to DI31 (HH) →DO0 to DO31 (LL)				2.54			H39	CSB	1.0				H40	TIN	2.1								2.39			H41	TEB	2.0										
Input			Output			Switching speed																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3 (LH) →DO0 to DO31 (HH)				4.59																																																																																																																																				
:	:	:	:	:	:																																																																																																																																									
H32	DI31	2.1	N32	DO31	32.0																																																																																																																																									
H33	AD0	2.1	N33	TOUT	34.0	CSB (LH) →DO0 to DO31 (HL)				1.79																																																																																																																																				
:	:	:																																																																																																																																												
H36	AD3	2.1				REB (LH) →DO0 to DO31 (HL)				1.79																																																																																																																																				
H37	WEB	2.1																																																																																																																																												
H38	REB	1.0				DI0 to DI31 (HH) →DO0 to DO31 (LL)				2.54																																																																																																																																				
H39	CSB	1.0																																																																																																																																												
H40	TIN	2.1								2.39																																																																																																																																				
H41	TEB	2.0																																																																																																																																												
Equivalent Cells		<b>3262</b>																																																																																																																																												

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.262</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.262</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.424</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.222</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.098</b>		<b>3.294</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.074</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.222</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.098</b>		<b>3.294</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.074</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.630</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.819</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.819</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.032</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.520</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.144</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.816</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBH9</b>	<b>32 words × 32 bits Single-port RAM</b>	<b>K149 × 8</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution** WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H32	DI31	2.1	N32	DO31	32.0	AD0 to AD4	(LH)			4.70	
H33	AD0	2.1	N33	TOUT	34.0	→DO0 to DO31	(HH)			4.65	
:	:	:					(HL)			4.22	
H37	AD4	2.1					(LL)			4.27	
H38	WEB	2.1				CSB	(LH)			1.84	
H39	REB	1.0				→DO0 to DO31	(HL)			1.86	
H40	CSB	1.0				REB	(LH)			1.84	
H41	TIN	2.1				→DO0 to DO31	(HL)			1.86	
H42	TEB	2.0				DI0 to DI31	(HH)			2.56	
						→DO0 to DO31	(LL)			2.39	
Equivalent Cells		5222									

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.460</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.460</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.532</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.312</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.116</b>		<b>3.348</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.104</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.312</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.116</b>		<b>3.348</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.104</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.464</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.590</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.590</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.096</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.187</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.114</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.888</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBHB</b>	<b>64 words × 32 bits Single-port RAM</b>	<b>K18B × 4</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution** WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO31 (HH)				4.84	
:	:	:	:	:	:						
H32	DI31	2.1	N32	DO31	32.0						
H33	AD0	2.1	N33	TOUT	34.0	CSB (LH) →DO0 to DO31 (HL)				1.76	
:	:	:	:	:	:						
H38	AD5	2.1				REB (LH) →DO0 to DO31 (HL)				1.76	
H39	WEB	2.1									
H40	REB	1.0				DI0 to DI31 (HH) →DO0 to DO31 (LL)				2.71	
H41	CSB	1.0									
H42	TIN	2.1								2.48	
H43	TEB	2.0									
Equivalent Cells		<b>7318</b>									

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.730</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.730</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.694</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.168</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.038</b>		<b>3.114</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.056</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.168</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.038</b>		<b>3.114</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.056</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.482</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.981</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.981</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.722</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.375</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.119</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.564</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBHD</b>	<b>128 words × 32 bits Single-port RAM</b>	<b>K14D × 8</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)				
						IN	→	OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6	(LH)	→DO0 to DO31		5.08		
:	:	:	:	:	:							(HH)
H32	DI31	2.1	N32	DO31	32.0	CSB	(LH)	→DO0 to DO31		1.97		
H33	AD0	2.1	N33	TOUT	34.0							(HL)
:	:	:							(LL)	4.68		
H39	AD6	2.1							REB	(LH)	1.97	
H40	WEB	2.1							→DO0 to DO31	(HL)	1.99	
H41	REB	1.0							REB	(LH)	1.97	
H42	CSB	1.0							→DO0 to DO31	(HL)	1.99	
H43	TIN	2.1							DI0 to DI31	(HH)	2.87	
H44	TEB	4.1							→DO0 to DO31	(LL)	2.62	
Equivalent Cells		<b>14245</b>										



## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.144</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.144</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.766</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.546</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.194</b>		<b>3.582</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.182</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.546</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.194</b>		<b>3.582</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.182</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.114</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.056</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.056</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.281</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.540</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.956</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.158</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBHF</b>	<b>256 words × 32 bits Single-port RAM</b>	<b>K18F × 4</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution** WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 (LH) →DO0 to DO31 (HH)				5.20	
:	:	:	:	:	:						
H32	DI31	2.1	N32	DO31	32.0						
H33	AD0	2.1	N33	TOUT	34.0	CSB (LH) →DO0 to DO31 (HL)				2.17	
:	:	:									
H40	AD7	2.1									
H41	WEB	2.1				REB (LH) →DO0 to DO31 (HL)				2.17	
H42	REB	1.0									
H43	CSB	1.0				DI0 to DI31 (HH) →DO0 to DO31 (LL)				2.96	
H44	TIN	2.1									
H45	TEB	4.1								2.72	
Equivalent Cells		<b>24442</b>									

## HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.360</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.360</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.826</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.906</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.206</b>		<b>3.618</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.302</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.906</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.206</b>		<b>3.618</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.302</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.555</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>6.128</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>6.128</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.297</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>3.130</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.800</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>4.188</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.338</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>RBHH</b>	<b>512 words × 32 bits Single-port RAM</b>	<b>K18F × 8</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

**X** : Irrelevant  
**DIn** : Input data  
**ADn** : Address data  
**CSB** : Chip select  
**WEB** : Write enable  
**REB** : Read enable  
**DOn** : Output data  
**TEB** : Test enable  
**TIN** : Test clock  
**TOUT** : Output test result

**Caution WEB or CSB must be high during all address transition.**

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)		
						IN → OUT		MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO31 (HH)			5.81	
:	:	:	:	:	:					
H32	DI31	2.1	N32	DO31	32.0	→DO0 to DO31 (HL) (LL)			5.69	
H33	AD0	2.1	N33	TOUT	34.0					
:	:	:				CSB (LH) →DO0 to DO31 (HL)			2.83	5.43
H41	AD8	2.1								
H42	WEB	2.1				REB (LH) →DO0 to DO31 (HL)			2.75	2.55
H43	REB	1.0								
H44	CSB	2.1				DI0 to DI31 (HH) →DO0 to DO31 (LL)			2.65	2.63
H45	TIN	2.1								
H46	TEB	4.1							3.26	3.18

Equivalent Cells **48463**

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>10.458</b>		
<b>Address access time</b>	<b>tACA</b>			<b>10.458</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.698</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>4.950</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.530</b>		<b>4.590</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.650</b>		
<b>REB access time</b>	<b>tREC</b>			<b>4.770</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.578</b>		<b>4.734</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.590</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.555</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>6.128</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>6.128</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.297</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>3.130</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.800</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>4.188</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>5.382</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																											
<b>RBKB</b>	<b>64 words × 40 bits Single-port RAM</b>	<b>K1AB × 4</b>																																																																																																																											
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																													
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																					
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																				
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																				
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																				
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																				
1	X	X	X	1	X	X	0	X	Hold																																																																																																																				
1	X	X	X	X	1	1	0	X	Hold																																																																																																																				
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																				
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																													
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="5">AD0 to AD5 (LH) →DO0 to DO39 (HH)</td> <td rowspan="5"></td> <td rowspan="5"></td> <td rowspan="5"></td> <td rowspan="5"></td> <td rowspan="5"></td> <td rowspan="5"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H40</td> <td>DI39</td> <td>2.1</td> <td>N40</td> <td>DO39</td> <td>32.0</td> </tr> <tr> <td>H41</td> <td>AD0</td> <td>2.1</td> <td>N41</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H46</td> <td>AD5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB (LH) →DO0 to DO39 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H47</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H48</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO39 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H49</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H50</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI39 (HH) →DO0 to DO39 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H51</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO39 (HH)							:	:	:	:	:	:	H40	DI39	2.1	N40	DO39	32.0	H41	AD0	2.1	N41	TOUT	34.0	:	:	:				H46	AD5	2.1				CSB (LH) →DO0 to DO39 (HL)						H47	WEB	2.1				H48	REB	1.0				REB (LH) →DO0 to DO39 (HL)						H49	CSB	1.0				H50	TIN	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)						H51	TEB	2.0			
Input			Output			Switching speed																																																																																																																							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																					
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																		
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO39 (HH)																																																																																																																							
:	:	:	:	:	:																																																																																																																								
H40	DI39	2.1	N40	DO39	32.0																																																																																																																								
H41	AD0	2.1	N41	TOUT	34.0																																																																																																																								
:	:	:																																																																																																																											
H46	AD5	2.1				CSB (LH) →DO0 to DO39 (HL)																																																																																																																							
H47	WEB	2.1																																																																																																																											
H48	REB	1.0				REB (LH) →DO0 to DO39 (HL)																																																																																																																							
H49	CSB	1.0																																																																																																																											
H50	TIN	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)																																																																																																																							
H51	TEB	2.0																																																																																																																											
Equivalent Cells		<b>8704</b>																																																																																																																											

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.928</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.928</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.724</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.258</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.050</b>		<b>3.150</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.086</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.258</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.050</b>		<b>3.150</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.086</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.953</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.414</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.414</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.761</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.279</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.288</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.654</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																
<b>RBKD</b>	<b>128 words × 40 bits Single-port RAM</b>	<b>K1AB × 8</b>																																																																																																																																																																																
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																		
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DO<sub>n</sub></th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DO<sub>n</sub></td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DO<sub>n</sub> : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DO <sub>n</sub>	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DO <sub>n</sub>	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																										
TEB	TIN	DIn	ADn	CSB	WEB	REB	DO <sub>n</sub>	TOUT	Operation																																																																																																																																																																									
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																									
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																									
1	X	X	ADn	0	1	0	DO <sub>n</sub>	X	Read																																																																																																																																																																									
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																									
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																									
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																									
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H40</td> <td>DI39</td> <td>2.1</td> <td>N40</td> <td>DO39</td> <td>32.0</td> <td colspan="2">AD0 to AD6 (LH)</td> <td></td> <td></td> <td>5.51</td> <td></td> </tr> <tr> <td>H41</td> <td>AD0</td> <td>2.1</td> <td>N41</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO39 (HH)</td> <td></td> <td></td> <td>5.42</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>2.55</td> <td></td> </tr> <tr> <td>H47</td> <td>AD6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>5.19</td> <td></td> </tr> <tr> <td>H48</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">CSB (LH)</td> <td></td> <td></td> <td>2.35</td> <td></td> </tr> <tr> <td>H49</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO39 (HL)</td> <td></td> <td></td> <td>2.27</td> <td></td> </tr> <tr> <td>H50</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">REB (LH)</td> <td></td> <td></td> <td>2.25</td> <td></td> </tr> <tr> <td>H51</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO39 (HL)</td> <td></td> <td></td> <td>2.33</td> <td></td> </tr> <tr> <td>H52</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI39 (HH)</td> <td></td> <td></td> <td>2.99</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO39 (LL)</td> <td></td> <td></td> <td>2.91</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H40	DI39	2.1	N40	DO39	32.0	AD0 to AD6 (LH)				5.51		H41	AD0	2.1	N41	TOUT	34.0	→DO0 to DO39 (HH)				5.42		:	:	:				(HL)				2.55		H47	AD6	2.1				(LL)				5.19		H48	WEB	2.1				CSB (LH)				2.35		H49	REB	1.0				→DO0 to DO39 (HL)				2.27		H50	CSB	2.1				REB (LH)				2.25		H51	TIN	2.1				→DO0 to DO39 (HL)				2.33		H52	TEB	2.0				DI0 to DI39 (HH)				2.99								→DO0 to DO39 (LL)				2.91	
Input			Output			Switching speed																																																																																																																																																																												
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																										
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																													
:	:	:	:	:	:																																																																																																																																																																													
H40	DI39	2.1	N40	DO39	32.0	AD0 to AD6 (LH)				5.51																																																																																																																																																																								
H41	AD0	2.1	N41	TOUT	34.0	→DO0 to DO39 (HH)				5.42																																																																																																																																																																								
:	:	:				(HL)				2.55																																																																																																																																																																								
H47	AD6	2.1				(LL)				5.19																																																																																																																																																																								
H48	WEB	2.1				CSB (LH)				2.35																																																																																																																																																																								
H49	REB	1.0				→DO0 to DO39 (HL)				2.27																																																																																																																																																																								
H50	CSB	2.1				REB (LH)				2.25																																																																																																																																																																								
H51	TIN	2.1				→DO0 to DO39 (HL)				2.33																																																																																																																																																																								
H52	TEB	2.0				DI0 to DI39 (HH)				2.99																																																																																																																																																																								
						→DO0 to DO39 (LL)				2.91																																																																																																																																																																								
Equivalent Cells		<b>16905</b>																																																																																																																																																																																



## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.918</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.918</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.530</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>4.230</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.362</b>		<b>4.086</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.410</b>		
<b>REB access time</b>	<b>tREC</b>			<b>4.050</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.398</b>		<b>4.194</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.350</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.953</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>5.414</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.414</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.761</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.778</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.279</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.288</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.608</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																												
<b>RBKF</b>	<b>256 words × 40 bits Single-port RAM</b>	<b>K18F × 5</b>																																																																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																						
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																																					
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																																					
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																																					
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																																					
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																																					
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																																					
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																																					
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																																																																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H40</td> <td>DI39</td> <td>2.1</td> <td>N40</td> <td>DO39</td> <td>32.0</td> <td colspan="2">AD0 to AD7 (LH)</td> <td></td> <td></td> <td>5.29</td> <td></td> </tr> <tr> <td>H41</td> <td>AD0</td> <td>2.1</td> <td>N41</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO39 (HH)</td> <td></td> <td></td> <td>5.26</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>4.78</td> <td></td> </tr> <tr> <td>H48</td> <td>AD7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>4.81</td> <td></td> </tr> <tr> <td>H49</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">CSB (LH)</td> <td></td> <td></td> <td>2.22</td> <td></td> </tr> <tr> <td>H50</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO39 (HL)</td> <td></td> <td></td> <td>2.08</td> <td></td> </tr> <tr> <td>H51</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">REB (LH)</td> <td></td> <td></td> <td>2.22</td> <td></td> </tr> <tr> <td>H52</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO39 (HL)</td> <td></td> <td></td> <td>2.08</td> <td></td> </tr> <tr> <td>H53</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI39 (HH)</td> <td></td> <td></td> <td>2.96</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO39 (LL)</td> <td></td> <td></td> <td>2.73</td> <td></td> </tr> <tr> <td colspan="2">Equivalent Cells</td> <td colspan="10" style="text-align: center;"><b>30497</b></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H40	DI39	2.1	N40	DO39	32.0	AD0 to AD7 (LH)				5.29		H41	AD0	2.1	N41	TOUT	34.0	→DO0 to DO39 (HH)				5.26		:	:	:				(HL)				4.78		H48	AD7	2.1				(LL)				4.81		H49	WEB	2.1				CSB (LH)				2.22		H50	REB	1.0				→DO0 to DO39 (HL)				2.08		H51	CSB	1.0				REB (LH)				2.22		H52	TIN	2.1				→DO0 to DO39 (HL)				2.08		H53	TEB	4.1				DI0 to DI39 (HH)				2.96								→DO0 to DO39 (LL)				2.73		Equivalent Cells		<b>30497</b>									
Input			Output			Switching speed																																																																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																									
:	:	:	:	:	:																																																																																																																																																																																									
H40	DI39	2.1	N40	DO39	32.0	AD0 to AD7 (LH)				5.29																																																																																																																																																																																				
H41	AD0	2.1	N41	TOUT	34.0	→DO0 to DO39 (HH)				5.26																																																																																																																																																																																				
:	:	:				(HL)				4.78																																																																																																																																																																																				
H48	AD7	2.1				(LL)				4.81																																																																																																																																																																																				
H49	WEB	2.1				CSB (LH)				2.22																																																																																																																																																																																				
H50	REB	1.0				→DO0 to DO39 (HL)				2.08																																																																																																																																																																																				
H51	CSB	1.0				REB (LH)				2.22																																																																																																																																																																																				
H52	TIN	2.1				→DO0 to DO39 (HL)				2.08																																																																																																																																																																																				
H53	TEB	4.1				DI0 to DI39 (HH)				2.96																																																																																																																																																																																				
						→DO0 to DO39 (LL)				2.73																																																																																																																																																																																				
Equivalent Cells		<b>30497</b>																																																																																																																																																																																												

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>9.522</b>		
<b>Address access time</b>	<b>tACA</b>			<b>9.522</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.868</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.996</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.248</b>		<b>3.744</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.332</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.996</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.248</b>		<b>3.744</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.332</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.555</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>6.128</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>6.128</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.297</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>3.130</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.800</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>4.188</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>4.482</b>

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																					
<b>RBKH</b>	<b>512 words × 40 bits Single-port RAM</b>	<b>K18F × 10</b>																																																																																																																																					
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																							
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant  DIn : Input data  ADn : Address data  CSB : Chip select  WEB : Write enable  REB : Read enable  DOn : Output data  TEB : Test enable  TIN : Test clock  TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																															
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																														
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																														
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																														
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																														
1	X	X	X	1	X	X	0	X	Hold																																																																																																																														
1	X	X	X	X	1	1	0	X	Hold																																																																																																																														
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																														
<p><b>Caution WEB or CSB must be high during all address transition.</b></p>																																																																																																																																							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">AD0 to AD8 (LH) →DO0 to DO39 (HH)</td> <td rowspan="4"></td> <td rowspan="4"></td> <td rowspan="4"></td> <td rowspan="4">5.65</td> <td rowspan="4"></td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H40</td> <td>DI39</td> <td>2.1</td> <td>N40</td> <td>DO39</td> <td>32.0</td> </tr> <tr> <td>H41</td> <td>AD0</td> <td>2.1</td> <td>N41</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB (LH) →DO0 to DO39 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.86</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H49</td> <td>AD8</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H50</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO39 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.78</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H51</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H52</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI39 (HH) →DO0 to DO39 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">3.27</td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H53</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H54</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO39 (HH)				5.65			:	:	:	:	:	:	H40	DI39	2.1	N40	DO39	32.0	H41	AD0	2.1	N41	TOUT	34.0	:	:	:				CSB (LH) →DO0 to DO39 (HL)				2.86			H49	AD8	2.1				H50	WEB	2.1				REB (LH) →DO0 to DO39 (HL)				2.78			H51	REB	1.0				H52	CSB	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)				3.27			H53	TIN	2.1				H54	TEB	4.1										
Input			Output			Switching speed																																																																																																																																	
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																															
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																												
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO39 (HH)				5.65																																																																																																																													
:	:	:	:	:	:																																																																																																																																		
H40	DI39	2.1	N40	DO39	32.0																																																																																																																																		
H41	AD0	2.1	N41	TOUT	34.0																																																																																																																																		
:	:	:				CSB (LH) →DO0 to DO39 (HL)				2.86																																																																																																																													
H49	AD8	2.1																																																																																																																																					
H50	WEB	2.1				REB (LH) →DO0 to DO39 (HL)				2.78																																																																																																																													
H51	REB	1.0																																																																																																																																					
H52	CSB	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)				3.27																																																																																																																													
H53	TIN	2.1																																																																																																																																					
H54	TEB	4.1																																																																																																																																					
Equivalent Cells		<b>60499</b>																																																																																																																																					

## HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>10.170</b>		
<b>Address access time</b>	<b>tACA</b>			<b>10.170</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.740</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>5.148</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>1.584</b>		<b>4.752</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>1.716</b>		
<b>REB access time</b>	<b>tREC</b>			<b>5.004</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>1.674</b>		<b>5.002</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>1.668</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.555</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>6.128</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>6.128</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.297</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>3.130</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.800</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>4.188</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>5.094</b>

[MEMO]

**CHAPTER 2**

**HIGH DENSITY**

**DUAL-PORT RAM BLOCK**

**(Soft Macro)**

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																	
<b>R947</b>	<b>16 words × 4 bits Dual-port RAM</b>	<b>K247 × 1</b>																																																																																																																																																																																																																																																																	
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																			
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> </tr> <tr> <td>H08</td> <td>WA3</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H09</td> <td>RA0</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> </tr> <tr> <td>H12</td> <td>RA3</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H13</td> <td>WEB</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H14</td> <td>WSB</td> <td>1.0</td> <td colspan="6"></td> </tr> <tr> <td>H15</td> <td>RSB</td> <td>1.0</td> <td colspan="6"></td> </tr> <tr> <td>H16</td> <td>TIN</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H17</td> <td>TEB</td> <td>2.0</td> <td colspan="6"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H04	DI3	2.1	N04	DO3	32.0					H05	WA0	2.1	N05	TOUT	34.0					:	:	:							H08	WA3	2.1							H09	RA0	2.1							:	:	:							H12	RA3	2.1							H13	WEB	2.1							H14	WSB	1.0							H15	RSB	1.0							H16	TIN	2.1							H17	TEB	2.0						
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																								
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																								
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																								
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																								
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																								
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																								
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																								
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																								
Input			Output			Switching speed																																																																																																																																																																																																																																																													
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																											
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																									
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																														
:	:	:	:	:	:																																																																																																																																																																																																																																																														
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																																																																																																																																														
H05	WA0	2.1	N05	TOUT	34.0																																																																																																																																																																																																																																																														
:	:	:																																																																																																																																																																																																																																																																	
H08	WA3	2.1																																																																																																																																																																																																																																																																	
H09	RA0	2.1																																																																																																																																																																																																																																																																	
:	:	:																																																																																																																																																																																																																																																																	
H12	RA3	2.1																																																																																																																																																																																																																																																																	
H13	WEB	2.1																																																																																																																																																																																																																																																																	
H14	WSB	1.0																																																																																																																																																																																																																																																																	
H15	RSB	1.0																																																																																																																																																																																																																																																																	
H16	TIN	2.1																																																																																																																																																																																																																																																																	
H17	TEB	2.0																																																																																																																																																																																																																																																																	
Equivalent Cells		<b>727</b>																																																																																																																																																																																																																																																																	



## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>5.958</b>		
<b>Address access time</b>	<b>tACA</b>			<b>5.958</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.932</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>2.736</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>0.996</b>		<b>2.988</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>0.912</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.161</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.514</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.514</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.920</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.728</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.781</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.963</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>6.066</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																						
<b>R949</b>	<b>32 words × 4 bits Dual-port RAM</b>	<b>K249 × 1</b>																																																																																																																																																																																																																																																						
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																								
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA5 (LH) →DO0 to DO3 (HH) (HL) (LL)</td> <td rowspan="4"></td> <td rowspan="4">3.44</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2"></td> <td rowspan="2">1.52</td> <td rowspan="2">1.66</td> </tr> <tr> <td>H09</td> <td>WA5</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H10</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="2"></td> <td rowspan="2">3.21</td> <td rowspan="2">3.29</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H14</td> <td>RA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H15</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 (LH) →DO0 to DO3 (HH) (HL) (LL)		3.44		:	:	:	:	:	:	H04	DI3	2.1	N04	DO3	32.0	H05	WA0	2.1	N05	TOUT	34.0	:	:	:				RSB (LH) →DO0 to DO3 (HL)		1.52	1.66	H09	WA5	2.1				H10	RA0	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)		3.21	3.29	:	:	:				H14	RA5	2.1								H15	WEB	2.1								H16	WSB	1.0								H17	RSB	1.0								H18	TIN	2.1								H19	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																													
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																													
Input			Output			Switching speed																																																																																																																																																																																																																																																		
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 (LH) →DO0 to DO3 (HH) (HL) (LL)		3.44																																																																																																																																																																																																																																																
:	:	:	:	:	:																																																																																																																																																																																																																																																			
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																																																																																																																																			
H05	WA0	2.1	N05	TOUT	34.0																																																																																																																																																																																																																																																			
:	:	:				RSB (LH) →DO0 to DO3 (HL)		1.52	1.66																																																																																																																																																																																																																																															
H09	WA5	2.1																																																																																																																																																																																																																																																						
H10	RA0	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)		3.21	3.29																																																																																																																																																																																																																																															
:	:	:																																																																																																																																																																																																																																																						
H14	RA5	2.1																																																																																																																																																																																																																																																						
H15	WEB	2.1																																																																																																																																																																																																																																																						
H16	WSB	1.0																																																																																																																																																																																																																																																						
H17	RSB	1.0																																																																																																																																																																																																																																																						
H18	TIN	2.1																																																																																																																																																																																																																																																						
H19	TEB	2.0																																																																																																																																																																																																																																																						
Equivalent Cells		<b>1190</b>																																																																																																																																																																																																																																																						

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>6.318</b>		
<b>Address access time</b>	<b>tACA</b>			<b>6.318</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.064</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>2.736</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>0.996</b>		<b>2.988</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>0.912</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.196</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.463</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.463</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.018</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.856</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.857</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>6.372</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																								
<b>R94B</b>	<b>64 words × 4 bits Dual-port RAM</b>	<b>K249 × 2</b>																																																																																																																																																																																																																																																																																																								
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H10</td> <td>WA5</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H11</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>RA5</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H21</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H04	DI3	2.1	N04	DO3	32.0							H05	WA0	2.1	N05	TOUT	34.0							:	:	:										H10	WA5	2.1										H11	RA0	2.1										:	:	:										H16	RA5	2.1										H17	WEB	2.1										H18	WSB	1.0										H19	RSB	1.0										H20	TIN	2.1										H21	TEB	2.0									
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																															
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																															
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																															
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																															
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																															
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																															
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																															
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																															
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																																																		
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																					
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																					
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																																																																																																																																																																																					
H05	WA0	2.1	N05	TOUT	34.0																																																																																																																																																																																																																																																																																																					
:	:	:																																																																																																																																																																																																																																																																																																								
H10	WA5	2.1																																																																																																																																																																																																																																																																																																								
H11	RA0	2.1																																																																																																																																																																																																																																																																																																								
:	:	:																																																																																																																																																																																																																																																																																																								
H16	RA5	2.1																																																																																																																																																																																																																																																																																																								
H17	WEB	2.1																																																																																																																																																																																																																																																																																																								
H18	WSB	1.0																																																																																																																																																																																																																																																																																																								
H19	RSB	1.0																																																																																																																																																																																																																																																																																																								
H20	TIN	2.1																																																																																																																																																																																																																																																																																																								
H21	TEB	2.0																																																																																																																																																																																																																																																																																																								
Equivalent Cells		<b>2164</b>																																																																																																																																																																																																																																																																																																								

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>6.966</b>		
<b>Address access time</b>	<b>tACA</b>			<b>6.966</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.500</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>3.906</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.410</b>		<b>4.230</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.302</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.196</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.463</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.463</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.018</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.856</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.857</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.128</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																						
<b>R94D</b>	<b>128 words × 4 bits Dual-port RAM</b>	<b>K24D × 1</b>																																																																																																																																																																																																																																																						
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																								
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA6 (LH) →DO0 to DO3 (HH) (HL) (LL)</td> <td rowspan="4"></td> <td rowspan="4">4.00</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2"></td> <td rowspan="2">1.58</td> <td rowspan="2">1.72</td> </tr> <tr> <td>H11</td> <td>WA6</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H12</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="2"></td> <td rowspan="2">3.89</td> <td rowspan="2">3.95</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>RA6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H21</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H22</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H23</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 (LH) →DO0 to DO3 (HH) (HL) (LL)		4.00		:	:	:	:	:	:	H04	DI3	2.1	N04	DO3	32.0	H05	WA0	2.1	N05	TOUT	34.0	:	:	:				RSB (LH) →DO0 to DO3 (HL)		1.58	1.72	H11	WA6	2.1				H12	RA0	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)		3.89	3.95	:	:	:				H18	RA6	2.1								H19	WEB	2.1								H20	WSB	1.0								H21	RSB	1.0								H22	TIN	2.1								H23	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																													
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																													
Input			Output			Switching speed																																																																																																																																																																																																																																																		
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 (LH) →DO0 to DO3 (HH) (HL) (LL)		4.00																																																																																																																																																																																																																																																
:	:	:	:	:	:																																																																																																																																																																																																																																																			
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																																																																																																																																			
H05	WA0	2.1	N05	TOUT	34.0																																																																																																																																																																																																																																																			
:	:	:				RSB (LH) →DO0 to DO3 (HL)		1.58	1.72																																																																																																																																																																																																																																															
H11	WA6	2.1																																																																																																																																																																																																																																																						
H12	RA0	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)		3.89	3.95																																																																																																																																																																																																																																															
:	:	:																																																																																																																																																																																																																																																						
H18	RA6	2.1																																																																																																																																																																																																																																																						
H19	WEB	2.1																																																																																																																																																																																																																																																						
H20	WSB	1.0																																																																																																																																																																																																																																																						
H21	RSB	1.0																																																																																																																																																																																																																																																						
H22	TIN	2.1																																																																																																																																																																																																																																																						
H23	TEB	2.0																																																																																																																																																																																																																																																						
Equivalent Cells		<b>2979</b>																																																																																																																																																																																																																																																						

## HIGH DENSITY DUAL-PORT RAM BLOCK

---


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.290</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.290</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.382</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>2.844</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.032</b>		<b>3.096</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>0.948</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.836</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.964</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.964</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.157</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.276</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.778</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.578</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>R94F</b>	<b>256 words × 4 bits Dual-port RAM</b>	<b>K24D × 2</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

**Caution** WEB or WSB must be high during all address transition.

X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable  
 DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input  
 WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA7 →DO0 to DO3	(LH)		4.33	
:	:	:	:	:	:		(HH)		4.34	
H04	DI3	2.1	N04	DO3	32.0		(HL)		2.56	
H05	WA0	2.1	N05	TOUT	34.0		(LL)		4.39	
:	:	:				RSB →DO0 to DO3	(LH)		2.24	
H12	WA7	2.1					(HL)		2.41	
H13	RA0	2.1				DI0 to DI3 →DO0 to DO3	(HH)		4.18	
:	:	:					(LL)		4.37	
H20	RA7	2.1								
H21	WEB	2.1								
H22	WSB	1.0								
H23	RSB	1.0								
H24	TIN	2.1								
H25	TEB	2.0								
Equivalent Cells		<b>5692</b>								



## HIGH DENSITY DUAL-PORT RAM BLOCK

---


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.902</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.902</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.536</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>4.032</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.446</b>		<b>4.338</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.344</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.836</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.964</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.964</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.157</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.276</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.778</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>8.334</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>R94H</b>	<b>512 words × 4 bits Dual-port RAM</b>	<b>K24D × 4</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

**Caution** WEB or WSB must be high during all address transition.

X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable  
 DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input  
 WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA8 →DO0 to DO3	(LH)		4.51	
:	:	:	:	:	:		(HH)			
H04	DI3	2.1	N04	DO3	32.0		(HL)			
H05	WA0	2.1	N05	TOUT	34.0		(LL)			
:	:	:				RSB →DO0 to DO3	(LH)	2.68	3.03	
H13	WA8	2.1					(HL)			
H14	RA0	2.1				DI0 to DI3 →DO0 to DO3	(HH)	4.30	4.73	
:	:	:					(LL)			
H22	RA8	2.1								
H23	WEB	2.1								
H24	WSB	1.0								
H25	RSB	1.0								
H26	TIN	2.1								
H27	TEB	2.0								
Equivalent Cells		<b>11056</b>								

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.568</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.568</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.040</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>4.824</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.818</b>		<b>5.454</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.608</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.847</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.964</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.964</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.181</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.702</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.276</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.778</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>8.982</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																
<b>R987</b>	<b>16 words × 8 bits Dual-port RAM</b>	<b>K247 × 2</b>																																																																																																																																																																																																																																																																
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																		
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA3 (LH) →DO0 to DO7 (HH) (HL) (LL)</td> <td rowspan="4"></td> <td rowspan="4"></td> <td rowspan="4">3.32</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.55</td> <td rowspan="2">1.70</td> </tr> <tr> <td>H12</td> <td>WA3</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H13</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">3.01</td> <td rowspan="2">3.09</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>RA3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H21</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA3 (LH) →DO0 to DO7 (HH) (HL) (LL)			3.32		:	:	:	:	:	:	H08	DI7	2.1	N08	DO7	32.0	H09	WA0	2.1	N09	TOUT	34.0	:	:	:				RSB (LH) →DO0 to DO7 (HL)			1.55	1.70	H12	WA3	2.1				H13	RA0	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)			3.01	3.09	:	:	:				H16	RA3	2.1									H17	WEB	2.1									H18	WSB	1.0									H19	RSB	1.0									H20	TIN	2.1									H21	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																							
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																							
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																							
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																							
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																							
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																							
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																							
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																							
Input			Output			Switching speed																																																																																																																																																																																																																																																												
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																										
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																								
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA3 (LH) →DO0 to DO7 (HH) (HL) (LL)			3.32																																																																																																																																																																																																																																																									
:	:	:	:	:	:																																																																																																																																																																																																																																																													
H08	DI7	2.1	N08	DO7	32.0																																																																																																																																																																																																																																																													
H09	WA0	2.1	N09	TOUT	34.0																																																																																																																																																																																																																																																													
:	:	:				RSB (LH) →DO0 to DO7 (HL)			1.55	1.70																																																																																																																																																																																																																																																								
H12	WA3	2.1																																																																																																																																																																																																																																																																
H13	RA0	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)			3.01	3.09																																																																																																																																																																																																																																																								
:	:	:																																																																																																																																																																																																																																																																
H16	RA3	2.1																																																																																																																																																																																																																																																																
H17	WEB	2.1																																																																																																																																																																																																																																																																
H18	WSB	1.0																																																																																																																																																																																																																																																																
H19	RSB	1.0																																																																																																																																																																																																																																																																
H20	TIN	2.1																																																																																																																																																																																																																																																																
H21	TEB	2.0																																																																																																																																																																																																																																																																
Equivalent Cells		<b>1243</b>																																																																																																																																																																																																																																																																

## HIGH DENSITY DUAL-PORT RAM BLOCK

---


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>6.048</b>		
<b>Address access time</b>	<b>tACA</b>			<b>6.048</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.968</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>2.790</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.020</b>		<b>3.060</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>0.930</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.172</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.514</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.514</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.944</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.781</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.963</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>6.156</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>R989</b>	<b>32 words × 8 bits Dual-port RAM</b>	<b>K249 × 2</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

**Caution** WEB or WSB must be high during all address transition.

X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable  
 DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input  
 WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA4	(LH)		3.50	
:	:	:	:	:	:		→DO0 to DO7			
H08	DI7	2.1	N08	DO7	32.0		(HL)		3.55	
H09	WA0	2.1	N09	TOUT	34.0		(LL)			
:	:	:				RSB	(LH)		1.56	
H13	WA4	2.1					→DO0 to DO7			
H14	RA0	2.1				DI0 to DI7	(HH)		3.21	
:	:	:					→DO0 to DO7			
H18	RA4	2.1								
H19	WEB	2.1								
H20	WSB	1.0								
H21	RSB	1.0								
H22	TIN	2.1								
H23	TEB	2.0								
Equivalent Cells		2160								

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>6.390</b>		
<b>Address access time</b>	<b>tACA</b>			<b>6.390</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.100</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>2.808</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.032</b>		<b>3.096</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>0.936</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.196</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.463</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.463</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.018</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.856</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.857</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>6.498</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																			
<b>R98B</b>	<b>64 words × 8 bits Dual-port RAM</b>	<b>K28B × 1</b>																																																																																																																																																																																																																																																			
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																					
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant                      WSB : A-port select                      RAn : B-port address (Read)                      TEB : Test enable              DIn : Input data                      WEB : Write enable                      RSB : B-port select                      TIN : Test input              WAn : A-port address (Write)                      DMn : Memory data                      DOn : Output data                      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA5 →DO0 to DO7</td> <td>(LH)</td> <td rowspan="4"></td> <td rowspan="4">3.97</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td>(HL)</td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> </tr> <tr> <td>H14</td> <td>WA5</td> <td>2.1</td> <td colspan="3"></td> <td rowspan="2">RSB →DO0 to DO7</td> <td>(LH)</td> <td rowspan="2"></td> <td rowspan="2">1.56</td> <td rowspan="2"></td> </tr> <tr> <td>H15</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td>(HL)</td> </tr> <tr> <td>H20</td> <td>RA5</td> <td>2.1</td> <td colspan="3"></td> <td rowspan="2">DI0 to DI7 →DO0 to DO7</td> <td>(HH)</td> <td rowspan="2"></td> <td rowspan="2">3.81</td> <td rowspan="2"></td> </tr> <tr> <td>H21</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td>(LL)</td> </tr> <tr> <td>H22</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H23</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H24</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H25</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 →DO0 to DO7	(LH)		3.97		:	:	:	:	:	:	(HH)	H08	DI7	2.1	N08	DO7	32.0	(HL)	H09	WA0	2.1	N09	TOUT	34.0	(LL)	H14	WA5	2.1				RSB →DO0 to DO7	(LH)		1.56		H15	RA0	2.1				(HL)	H20	RA5	2.1				DI0 to DI7 →DO0 to DO7	(HH)		3.81		H21	WEB	2.1				(LL)	H22	WSB	1.0										H23	RSB	1.0										H24	TIN	2.1										H25	TEB	2.0									
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																										
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																										
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																										
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																										
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																										
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																										
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																										
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																										
Input			Output			Switching speed																																																																																																																																																																																																																																															
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																													
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																											
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 →DO0 to DO7	(LH)		3.97																																																																																																																																																																																																																																												
:	:	:	:	:	:		(HH)																																																																																																																																																																																																																																														
H08	DI7	2.1	N08	DO7	32.0		(HL)																																																																																																																																																																																																																																														
H09	WA0	2.1	N09	TOUT	34.0		(LL)																																																																																																																																																																																																																																														
H14	WA5	2.1				RSB →DO0 to DO7	(LH)		1.56																																																																																																																																																																																																																																												
H15	RA0	2.1					(HL)																																																																																																																																																																																																																																														
H20	RA5	2.1				DI0 to DI7 →DO0 to DO7	(HH)		3.81																																																																																																																																																																																																																																												
H21	WEB	2.1					(LL)																																																																																																																																																																																																																																														
H22	WSB	1.0																																																																																																																																																																																																																																																			
H23	RSB	1.0																																																																																																																																																																																																																																																			
H24	TIN	2.1																																																																																																																																																																																																																																																			
H25	TEB	2.0																																																																																																																																																																																																																																																			
Equivalent Cells		<b>3023</b>																																																																																																																																																																																																																																																			



## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.236</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.236</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.346</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>2.808</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.008</b>		<b>3.024</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>0.936</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.812</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.847</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.847</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.250</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.130</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.852</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.290</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																															
<b>R98D</b>	<b>128 words × 8 bits Dual-port RAM</b>	<b>K24D × 2</b>																																																																																																																																																																																																																																																															
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																	
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2" rowspan="4">RA0 to RA6 (LH) →DO0 to DO7 (HH) (HL) (LL)</td> <td colspan="2" rowspan="4">4.07</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2" rowspan="3">RSB (LH) →DO0 to DO7 (HL)</td> <td colspan="2" rowspan="3">1.62</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td colspan="2" rowspan="2">32.0</td> <td colspan="2" rowspan="2">1.77</td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td colspan="2" rowspan="2">34.0</td> <td colspan="2" rowspan="2">3.89</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2" rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td colspan="2" rowspan="2">3.95</td> </tr> <tr> <td>H15</td> <td>WA6</td> <td>2.1</td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td colspan="2" rowspan="2"></td> </tr> <tr> <td>H16</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td colspan="2" rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td colspan="2" rowspan="2"></td> </tr> <tr> <td>H22</td> <td>RA6</td> <td>2.1</td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td colspan="2" rowspan="2"></td> </tr> <tr> <td>H23</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td colspan="2" rowspan="2"></td> </tr> <tr> <td>H24</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td colspan="2" rowspan="2"></td> </tr> <tr> <td>H25</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td colspan="2" rowspan="2"></td> </tr> <tr> <td>H26</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td colspan="2" rowspan="2"></td> </tr> <tr> <td>H27</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td colspan="2" rowspan="2"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 (LH) →DO0 to DO7 (HH) (HL) (LL)		4.07			:	:	:	:	:	RSB (LH) →DO0 to DO7 (HL)		1.62		H08	DI7	2.1	N08	DO7	32.0		1.77		H09	WA0	2.1	N09	TOUT	34.0		3.89		:	:	:	:	:	DI0 to DI7 (HH) →DO0 to DO7 (LL)		3.95		H15	WA6	2.1							H16	RA0	2.1							:	:	:							H22	RA6	2.1							H23	WEB	2.1							H24	WSB	1.0							H25	RSB	1.0							H26	TIN	2.1							H27	TEB	2.0						
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																						
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																						
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																						
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																						
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																						
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																						
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																						
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																						
Input			Output			Switching speed																																																																																																																																																																																																																																																											
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																									
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 (LH) →DO0 to DO7 (HH) (HL) (LL)		4.07																																																																																																																																																																																																																																																									
:	:	:	:	:	RSB (LH) →DO0 to DO7 (HL)						1.62																																																																																																																																																																																																																																																						
H08	DI7	2.1	N08	DO7									32.0		1.77																																																																																																																																																																																																																																																		
H09	WA0	2.1	N09	TOUT													34.0		3.89																																																																																																																																																																																																																																														
:	:	:	:	:	DI0 to DI7 (HH) →DO0 to DO7 (LL)		3.95																																																																																																																																																																																																																																																										
H15	WA6	2.1																																																																																																																																																																																																																																																															
H16	RA0	2.1																																																																																																																																																																																																																																																															
:	:	:																																																																																																																																																																																																																																																															
H22	RA6	2.1																																																																																																																																																																																																																																																															
H23	WEB	2.1																																																																																																																																																																																																																																																															
H24	WSB	1.0																																																																																																																																																																																																																																																															
H25	RSB	1.0																																																																																																																																																																																																																																																															
H26	TIN	2.1																																																																																																																																																																																																																																																															
H27	TEB	2.0																																																																																																																																																																																																																																																															
Equivalent Cells		<b>5699</b>																																																																																																																																																																																																																																																															

## HIGH DENSITY DUAL-PORT RAM BLOCK

---


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.380</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.380</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.424</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>2.916</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.062</b>		<b>3.186</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>0.972</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.836</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.964</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.964</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.157</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.276</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.778</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.704</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>R98F</b>	<b>256 words × 8 bits Dual-port RAM</b>	<b>K28F × 1</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

**Caution** WEB or WSB must be high during all address transition.

X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable  
 DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input  
 WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA7 →DO0 to DO7	(LH)		4.38	
:	:	:	:	:	:		(HH)		4.42	
H08	DI7	2.1	N08	DO7	32.0		(HL)		4.35	
H09	WA0	2.1	N09	TOUT	34.0		(LL)		4.31	
:	:	:				RSB →DO0 to DO7	(LH)		1.87	
H16	WA7	2.1					(HL)		2.08	
H17	RA0	2.1				DI0 to DI7 →DO0 to DO7	(HH)		3.97	
:	:	:					(LL)		4.04	
H24	RA7	2.1								
H25	WEB	2.1								
H26	WSB	1.0								
H27	RSB	1.0								
H28	TIN	2.1								
H29	TEB	2.0								
Equivalent Cells		<b>9504</b>								

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.956</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.956</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.586</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>3.366</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.248</b>		<b>3.744</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.122</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.004</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>5.096</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.096</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.205</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.702</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.913</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.494</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>8.298</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																								
<b>R9AB</b>	<b>64 words × 10 bits Dual-port RAM</b>	<b>K2AB × 1</b>																																																																																																																																																																																																																																																																																																								
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>2.1</td> <td>N10</td> <td>DO9</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H11</td> <td>WA0</td> <td>2.1</td> <td>N11</td> <td>TOUT</td> <td>34.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>WA5</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H22</td> <td>RA5</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H23</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H24</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H25</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H10	DI9	2.1	N10	DO9	32.0							H11	WA0	2.1	N11	TOUT	34.0							:	:	:										H16	WA5	2.1										H17	RA0	2.1										:	:	:										H22	RA5	2.1										H23	WEB	2.1										H24	WSB	1.0										H25	RSB	1.0										H26	TIN	2.1										H27	TEB	2.0									
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																															
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																															
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																															
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																															
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																															
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																															
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																															
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																															
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																																																		
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																					
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																					
H10	DI9	2.1	N10	DO9	32.0																																																																																																																																																																																																																																																																																																					
H11	WA0	2.1	N11	TOUT	34.0																																																																																																																																																																																																																																																																																																					
:	:	:																																																																																																																																																																																																																																																																																																								
H16	WA5	2.1																																																																																																																																																																																																																																																																																																								
H17	RA0	2.1																																																																																																																																																																																																																																																																																																								
:	:	:																																																																																																																																																																																																																																																																																																								
H22	RA5	2.1																																																																																																																																																																																																																																																																																																								
H23	WEB	2.1																																																																																																																																																																																																																																																																																																								
H24	WSB	1.0																																																																																																																																																																																																																																																																																																								
H25	RSB	1.0																																																																																																																																																																																																																																																																																																								
H26	TIN	2.1																																																																																																																																																																																																																																																																																																								
H27	TEB	2.0																																																																																																																																																																																																																																																																																																								
Equivalent Cells		<b>3494</b>																																																																																																																																																																																																																																																																																																								

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.154</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.154</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.586</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>3.150</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.140</b>		<b>3.420</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.050</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.509</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>4.302</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.302</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.492</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.872</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.119</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.884</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																									
<b>R9AD</b>	<b>128 words × 10 bits Dual-port RAM</b>	<b>K2AB × 2</b>																																																																																																																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="5">RA0 to RA6 →DO0 to DO9</td> <td>(LH)</td> <td rowspan="5"></td> <td rowspan="5">4.81</td> <td rowspan="5"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>2.1</td> <td>N10</td> <td>DO9</td> <td>32.0</td> <td>(HL)</td> </tr> <tr> <td>H11</td> <td>WA0</td> <td>2.1</td> <td>N11</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td></td> </tr> <tr> <td>H17</td> <td>WA6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB</td> <td>(LH)</td> <td rowspan="2">2.40</td> <td rowspan="2"></td> </tr> <tr> <td>H18</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>→DO0 to DO9</td> <td>(HL)</td> <td>2.59</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="3">DI0 to DI9 →DO0 to DO9</td> <td>(HH)</td> <td rowspan="3">4.11</td> <td rowspan="3"></td> </tr> <tr> <td>H24</td> <td>RA6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>(LL)</td> </tr> <tr> <td>H25</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H28</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H29</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 →DO0 to DO9	(LH)		4.81		:	:	:	:	:	:	(HH)	H10	DI9	2.1	N10	DO9	32.0	(HL)	H11	WA0	2.1	N11	TOUT	34.0	(LL)	:	:	:	:	:	:		H17	WA6	2.1				RSB	(LH)	2.40		H18	RA0	2.1				→DO0 to DO9	(HL)	2.59	:	:	:				DI0 to DI9 →DO0 to DO9	(HH)	4.11		H24	RA6	2.1				(LL)	H25	WEB	2.1					H26	WSB	1.0								H27	RSB	1.0								H28	TIN	2.1								H29	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																
Input			Output			Switching speed																																																																																																																																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																			
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																	
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 →DO0 to DO9	(LH)		4.81																																																																																																																																																																																																																																																		
:	:	:	:	:	:		(HH)																																																																																																																																																																																																																																																				
H10	DI9	2.1	N10	DO9	32.0		(HL)																																																																																																																																																																																																																																																				
H11	WA0	2.1	N11	TOUT	34.0		(LL)																																																																																																																																																																																																																																																				
:	:	:	:	:	:																																																																																																																																																																																																																																																						
H17	WA6	2.1				RSB	(LH)	2.40																																																																																																																																																																																																																																																			
H18	RA0	2.1					→DO0 to DO9			(HL)	2.59																																																																																																																																																																																																																																																
:	:	:				DI0 to DI9 →DO0 to DO9	(HH)	4.11																																																																																																																																																																																																																																																			
H24	RA6	2.1					(LL)																																																																																																																																																																																																																																																				
H25	WEB	2.1																																																																																																																																																																																																																																																									
H26	WSB	1.0																																																																																																																																																																																																																																																									
H27	RSB	1.0																																																																																																																																																																																																																																																									
H28	TIN	2.1																																																																																																																																																																																																																																																									
H29	TEB	2.0																																																																																																																																																																																																																																																									
Equivalent Cells		<b>6703</b>																																																																																																																																																																																																																																																									



## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.694</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.694</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.644</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>4.320</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.554</b>		<b>4.662</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.440</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.509</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>4.302</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.302</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.492</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.872</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.119</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>8.658</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																																																																																			
<b>R9C7</b>	<b>16 words × 16 bits Dual-port RAM</b>	<b>K247 × 4</b>																																																																																																																																																																																																																																																																																																																																																																			
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																																																																																					
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H17</td> <td>WA0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H20</td> <td>WA3</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H21</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H24</td> <td>RA3</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H25</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H26</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H27</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H28</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H29</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">RA0 to RA3 (LH)</td> <td></td> <td>3.43</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">→DO0 to DO15 (HH)</td> <td></td> <td>3.44</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">(HL)</td> <td></td> <td>3.39</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">(LL)</td> <td></td> <td>3.38</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">RSB (LH)</td> <td></td> <td>1.63</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">→DO0 to DO15 (HL)</td> <td></td> <td>1.79</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">DI0 to DI15 (HH)</td> <td></td> <td>3.010</td> <td></td> </tr> <tr> <td colspan="6"></td> <td colspan="2">→DO0 to DO15 (LL)</td> <td></td> <td>3.150</td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H16	DI15	2.1	N16	DO15	32.0					H17	WA0	2.1	N17	TOUT	34.0					:	:	:								H20	WA3	2.1								H21	RA0	2.1								:	:	:								H24	RA3	2.1								H25	WEB	2.1								H26	WSB	1.0								H27	RSB	1.0								H28	TIN	2.1								H29	TEB	2.0														RA0 to RA3 (LH)			3.43								→DO0 to DO15 (HH)			3.44								(HL)			3.39								(LL)			3.38								RSB (LH)			1.63								→DO0 to DO15 (HL)			1.79								DI0 to DI15 (HH)			3.010								→DO0 to DO15 (LL)			3.150	
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																																																																																										
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																																																																																										
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																																																																																										
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																																																																										
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																																																																										
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																																																																										
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																																																																										
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																																																																																										
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																																																																															
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																																																																																																													
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																																																																																											
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																																																																																
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																																																																																
H16	DI15	2.1	N16	DO15	32.0																																																																																																																																																																																																																																																																																																																																																																
H17	WA0	2.1	N17	TOUT	34.0																																																																																																																																																																																																																																																																																																																																																																
:	:	:																																																																																																																																																																																																																																																																																																																																																																			
H20	WA3	2.1																																																																																																																																																																																																																																																																																																																																																																			
H21	RA0	2.1																																																																																																																																																																																																																																																																																																																																																																			
:	:	:																																																																																																																																																																																																																																																																																																																																																																			
H24	RA3	2.1																																																																																																																																																																																																																																																																																																																																																																			
H25	WEB	2.1																																																																																																																																																																																																																																																																																																																																																																			
H26	WSB	1.0																																																																																																																																																																																																																																																																																																																																																																			
H27	RSB	1.0																																																																																																																																																																																																																																																																																																																																																																			
H28	TIN	2.1																																																																																																																																																																																																																																																																																																																																																																			
H29	TEB	2.0																																																																																																																																																																																																																																																																																																																																																																			
						RA0 to RA3 (LH)			3.43																																																																																																																																																																																																																																																																																																																																																												
						→DO0 to DO15 (HH)			3.44																																																																																																																																																																																																																																																																																																																																																												
						(HL)			3.39																																																																																																																																																																																																																																																																																																																																																												
						(LL)			3.38																																																																																																																																																																																																																																																																																																																																																												
						RSB (LH)			1.63																																																																																																																																																																																																																																																																																																																																																												
						→DO0 to DO15 (HL)			1.79																																																																																																																																																																																																																																																																																																																																																												
						DI0 to DI15 (HH)			3.010																																																																																																																																																																																																																																																																																																																																																												
						→DO0 to DO15 (LL)			3.150																																																																																																																																																																																																																																																																																																																																																												
Equivalent Cells		<b>2291</b>																																																																																																																																																																																																																																																																																																																																																																			

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>6.192</b>		
<b>Address access time</b>	<b>tACA</b>			<b>6.192</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.028</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>2.934</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.074</b>		<b>3.222</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>0.978</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.172</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.514</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.514</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.944</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.781</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.963</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>6.372</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																									
<b>R9C9</b>	<b>32 words × 16 bits Dual-port RAM</b>	<b>K249 × 4</b>																																																																																																																																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA4 (LH) →DO0 to DO15 (HH)</td> <td rowspan="4">(HL)</td> <td rowspan="4"></td> <td rowspan="4">3.62</td> <td rowspan="4"></td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td rowspan="3">(LL)</td> <td rowspan="3">3.63</td> <td rowspan="3"></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td rowspan="2">RSB (LH)</td> <td rowspan="2">1.64</td> <td rowspan="2"></td> </tr> <tr> <td>H17</td> <td>WA0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td>→DO0 to DO15 (HL)</td> <td>1.80</td> <td></td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>DI0 to DI15 (HH)</td> <td></td> <td>3.22</td> <td></td> </tr> <tr> <td>H21</td> <td>WA4</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>→DO0 to DO15 (LL)</td> <td></td> <td>3.30</td> <td></td> </tr> <tr> <td>H22</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>RA4</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H28</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H29</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H30</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H31</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA4 (LH) →DO0 to DO15 (HH)	(HL)		3.62		⋮	⋮	⋮	⋮	⋮	⋮	(LL)	3.63		H16	DI15	2.1	N16	DO15	32.0	RSB (LH)	1.64		H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HL)	1.80		⋮	⋮	⋮	⋮	⋮	⋮	DI0 to DI15 (HH)		3.22		H21	WA4	2.1				→DO0 to DO15 (LL)		3.30		H22	RA0	2.1								⋮	⋮	⋮								H26	RA4	2.1								H27	WEB	2.1								H28	WSB	1.0								H29	RSB	1.0								H30	TIN	2.1								H31	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																
Input			Output			Switching speed																																																																																																																																																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																			
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																	
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA4 (LH) →DO0 to DO15 (HH)	(HL)		3.62																																																																																																																																																																																																																																																																		
⋮	⋮	⋮	⋮	⋮	⋮						(LL)	3.63																																																																																																																																																																																																																																																															
H16	DI15	2.1	N16	DO15	32.0									RSB (LH)	1.64																																																																																																																																																																																																																																																												
H17	WA0	2.1	N17	TOUT	34.0												→DO0 to DO15 (HL)	1.80																																																																																																																																																																																																																																																									
⋮	⋮	⋮	⋮	⋮	⋮	DI0 to DI15 (HH)		3.22																																																																																																																																																																																																																																																																			
H21	WA4	2.1				→DO0 to DO15 (LL)		3.30																																																																																																																																																																																																																																																																			
H22	RA0	2.1																																																																																																																																																																																																																																																																									
⋮	⋮	⋮																																																																																																																																																																																																																																																																									
H26	RA4	2.1																																																																																																																																																																																																																																																																									
H27	WEB	2.1																																																																																																																																																																																																																																																																									
H28	WSB	1.0																																																																																																																																																																																																																																																																									
H29	RSB	1.0																																																																																																																																																																																																																																																																									
H30	TIN	2.1																																																																																																																																																																																																																																																																									
H31	TEB	2.0																																																																																																																																																																																																																																																																									
Equivalent Cells		<b>4104</b>																																																																																																																																																																																																																																																																									

## HIGH DENSITY DUAL-PORT RAM BLOCK

---


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>6.532</b>		
<b>Address access time</b>	<b>tACA</b>			<b>6.532</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.172</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>2.952</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.080</b>		<b>3.240</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>0.984</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.196</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.463</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.463</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.018</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.856</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.857</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>6.696</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>R9CB</b>	<b>64 words × 16 bits Dual-port RAM</b>	<b>K28B × 2</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

**Caution** WEB or WSB must be high during all address transition.

X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable  
 DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input  
 WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0					
:	:	:	:	:	:					
H16	DI15	2.1	N16	DO15	32.0	RA0 to RA5	(LH)		4.03	
H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15	(HH)		4.06	
:	:	:					(HL)		4.00	
H22	WA5	2.1					(LL)		3.97	
H23	RA0	2.1				RSB	(LH)		1.61	
:	:	:				→DO0 to DO15	(HL)		1.74	
H28	RA5	2.1								
H29	WEB	2.1				DI0 to DI15	(HH)		3.81	
H30	WSB	1.0				→DO0 to DO15	(LL)		3.78	
H31	RSB	1.0								
H32	TIN	2.1								
H33	TEB	2.0								
Equivalent Cells		<b>5802</b>								

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.308</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.308</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.382</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>2.898</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.044</b>		<b>3.132</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>0.966</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.812</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.847</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.847</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.250</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.130</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.852</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.416</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																																				
<b>R9CD</b>	<b>128 words × 16 bits Dual-port RAM</b>	<b>K24D × 4</b>																																																																																																																																																																																																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td colspan="2">RA0 to RA6 (LH)</td> <td></td> <td></td> <td>4.22</td> <td></td> </tr> <tr> <td>H17</td> <td>WA0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO15 (HH)</td> <td></td> <td></td> <td>4.22</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>4.18</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>4.18</td> <td></td> </tr> <tr> <td>H23</td> <td>WA6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">RSB (LH)</td> <td></td> <td></td> <td>1.72</td> <td></td> </tr> <tr> <td>H24</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (HL)</td> <td></td> <td></td> <td>1.89</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H30</td> <td>RA6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI15 (HH)</td> <td></td> <td></td> <td>3.90</td> <td></td> </tr> <tr> <td>H31</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (LL)</td> <td></td> <td></td> <td>3.96</td> <td></td> </tr> <tr> <td>H32</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H33</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H34</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H35</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H16	DI15	2.1	N16	DO15	32.0	RA0 to RA6 (LH)				4.22		H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				4.22		:	:	:				(HL)				4.18								(LL)				4.18		H23	WA6	2.1				RSB (LH)				1.72		H24	RA0	2.1				→DO0 to DO15 (HL)				1.89		:	:	:										H30	RA6	2.1				DI0 to DI15 (HH)				3.90		H31	WEB	2.1				→DO0 to DO15 (LL)				3.96		H32	WSB	1.0										H33	RSB	1.0										H34	TIN	2.1										H35	TEB	2.0									
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																											
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																																											
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																																																														
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																																											
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																																	
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																																	
H16	DI15	2.1	N16	DO15	32.0	RA0 to RA6 (LH)				4.22																																																																																																																																																																																																																																																																																																												
H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				4.22																																																																																																																																																																																																																																																																																																												
:	:	:				(HL)				4.18																																																																																																																																																																																																																																																																																																												
						(LL)				4.18																																																																																																																																																																																																																																																																																																												
H23	WA6	2.1				RSB (LH)				1.72																																																																																																																																																																																																																																																																																																												
H24	RA0	2.1				→DO0 to DO15 (HL)				1.89																																																																																																																																																																																																																																																																																																												
:	:	:																																																																																																																																																																																																																																																																																																																				
H30	RA6	2.1				DI0 to DI15 (HH)				3.90																																																																																																																																																																																																																																																																																																												
H31	WEB	2.1				→DO0 to DO15 (LL)				3.96																																																																																																																																																																																																																																																																																																												
H32	WSB	1.0																																																																																																																																																																																																																																																																																																																				
H33	RSB	1.0																																																																																																																																																																																																																																																																																																																				
H34	TIN	2.1																																																																																																																																																																																																																																																																																																																				
H35	TEB	2.0																																																																																																																																																																																																																																																																																																																				
Equivalent Cells		<b>11119</b>																																																																																																																																																																																																																																																																																																																				



## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.596</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.596</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.508</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>3.096</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.134</b>		<b>3.402</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.032</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.847</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.964</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.964</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.181</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.702</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.276</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.778</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.956</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																												
<b>R9CF</b>	<b>256 words × 16 bits Dual-port RAM</b>	<b>K28F × 2</b>																																																																																																																																																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DIO</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="3">RA0 to RA7 (LH) →DO0 to DO15 (HH)</td> <td rowspan="3">(HL)</td> <td rowspan="3"></td> <td rowspan="3">4.46</td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td rowspan="2">(HL)</td> <td rowspan="2"></td> <td rowspan="2">4.48</td> <td rowspan="2"></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td rowspan="2">(LL)</td> <td rowspan="2"></td> <td rowspan="2">4.42</td> <td rowspan="2"></td> </tr> <tr> <td>H17</td> <td>WA0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td rowspan="2">RSB (LH) →DO0 to DO15 (HL)</td> <td rowspan="2"></td> <td rowspan="2">1.93</td> <td rowspan="2">2.14</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td rowspan="2">DIO to DI15 (HH) →DO0 to DO15 (LL)</td> <td rowspan="2"></td> <td rowspan="2">3.98</td> <td rowspan="2">4.05</td> </tr> <tr> <td>H24</td> <td>WA7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H25</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H32</td> <td>RA7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H33</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H34</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H35</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H36</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H37</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DIO	2.1	N01	DO0	32.0	RA0 to RA7 (LH) →DO0 to DO15 (HH)	(HL)		4.46		:	:	:	:	:	:	(HL)		4.48		H16	DI15	2.1	N16	DO15	32.0	(LL)		4.42		H17	WA0	2.1	N17	TOUT	34.0	RSB (LH) →DO0 to DO15 (HL)		1.93	2.14	:	:	:	:	:	:	DIO to DI15 (HH) →DO0 to DO15 (LL)		3.98	4.05	H24	WA7	2.1								H25	RA0	2.1								:	:	:								H32	RA7	2.1								H33	WEB	2.1								H34	WSB	1.0								H35	RSB	1.0								H36	TIN	2.1								H37	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																			
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																			
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																			
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																			
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																			
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																			
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																			
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																			
Input			Output			Switching speed																																																																																																																																																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																						
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																				
H01	DIO	2.1	N01	DO0	32.0	RA0 to RA7 (LH) →DO0 to DO15 (HH)	(HL)		4.46																																																																																																																																																																																																																																																																					
:	:	:	:	:	:						(HL)		4.48																																																																																																																																																																																																																																																																	
H16	DI15	2.1	N16	DO15	32.0										(LL)		4.42																																																																																																																																																																																																																																																													
H17	WA0	2.1	N17	TOUT	34.0	RSB (LH) →DO0 to DO15 (HL)		1.93	2.14																																																																																																																																																																																																																																																																					
:	:	:	:	:	:					DIO to DI15 (HH) →DO0 to DO15 (LL)		3.98	4.05																																																																																																																																																																																																																																																																	
H24	WA7	2.1																																																																																																																																																																																																																																																																												
H25	RA0	2.1																																																																																																																																																																																																																																																																												
:	:	:																																																																																																																																																																																																																																																																												
H32	RA7	2.1																																																																																																																																																																																																																																																																												
H33	WEB	2.1																																																																																																																																																																																																																																																																												
H34	WSB	1.0																																																																																																																																																																																																																																																																												
H35	RSB	1.0																																																																																																																																																																																																																																																																												
H36	TIN	2.1																																																																																																																																																																																																																																																																												
H37	TEB	2.0																																																																																																																																																																																																																																																																												
Equivalent Cells		<b>18708</b>																																																																																																																																																																																																																																																																												

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.064</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.064</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.640</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>3.474</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.284</b>		<b>3.852</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.158</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>14.027</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>5.096</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>5.096</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.229</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.702</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.913</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.494</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>8.460</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																									
<b>R9EB</b>	<b>64 words × 20 bits Dual-port RAM</b>	<b>K2AB × 2</b>																																																																																																																																																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>DI19</td> <td>2.1</td> <td>N20</td> <td>DO19</td> <td>32.0</td> <td colspan="2">RA0 to RA5 (LH)</td> <td></td> <td>4.55</td> <td></td> </tr> <tr> <td>H21</td> <td>WA0</td> <td>2.1</td> <td>N21</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO19 (HH)</td> <td></td> <td>4.59</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td>4.42</td> <td></td> </tr> <tr> <td>H26</td> <td>WA5</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td>4.38</td> <td></td> </tr> <tr> <td>H27</td> <td>RA0</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2">RSB (LH)</td> <td></td> <td>1.79</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td colspan="2">→DO0 to DO19 (HL)</td> <td></td> <td>1.96</td> <td></td> </tr> <tr> <td>H32</td> <td>RA5</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H33</td> <td>WEB</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2">DI0 to DI19 (HH)</td> <td></td> <td>3.81</td> <td></td> </tr> <tr> <td>H34</td> <td>WSB</td> <td>1.0</td> <td colspan="2"></td> <td></td> <td colspan="2">→DO0 to DO19 (LL)</td> <td></td> <td>3.80</td> <td></td> </tr> <tr> <td>H35</td> <td>RSB</td> <td>1.0</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H36</td> <td>TIN</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H37</td> <td>TEB</td> <td>2.0</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0						:	:	:	:	:	:						H20	DI19	2.1	N20	DO19	32.0	RA0 to RA5 (LH)			4.55		H21	WA0	2.1	N21	TOUT	34.0	→DO0 to DO19 (HH)			4.59		:	:	:				(HL)			4.42		H26	WA5	2.1				(LL)			4.38		H27	RA0	2.1				RSB (LH)			1.79		:	:	:				→DO0 to DO19 (HL)			1.96		H32	RA5	2.1									H33	WEB	2.1				DI0 to DI19 (HH)			3.81		H34	WSB	1.0				→DO0 to DO19 (LL)			3.80		H35	RSB	1.0									H36	TIN	2.1									H37	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																
Input			Output			Switching speed																																																																																																																																																																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																																			
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																	
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																						
:	:	:	:	:	:																																																																																																																																																																																																																																																																																						
H20	DI19	2.1	N20	DO19	32.0	RA0 to RA5 (LH)			4.55																																																																																																																																																																																																																																																																																		
H21	WA0	2.1	N21	TOUT	34.0	→DO0 to DO19 (HH)			4.59																																																																																																																																																																																																																																																																																		
:	:	:				(HL)			4.42																																																																																																																																																																																																																																																																																		
H26	WA5	2.1				(LL)			4.38																																																																																																																																																																																																																																																																																		
H27	RA0	2.1				RSB (LH)			1.79																																																																																																																																																																																																																																																																																		
:	:	:				→DO0 to DO19 (HL)			1.96																																																																																																																																																																																																																																																																																		
H32	RA5	2.1																																																																																																																																																																																																																																																																																									
H33	WEB	2.1				DI0 to DI19 (HH)			3.81																																																																																																																																																																																																																																																																																		
H34	WSB	1.0				→DO0 to DO19 (LL)			3.80																																																																																																																																																																																																																																																																																		
H35	RSB	1.0																																																																																																																																																																																																																																																																																									
H36	TIN	2.1																																																																																																																																																																																																																																																																																									
H37	TEB	2.0																																																																																																																																																																																																																																																																																									
Equivalent Cells		<b>6748</b>																																																																																																																																																																																																																																																																																									

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.262</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.262</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.628</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>3.222</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.176</b>		<b>3.528</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.074</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.509</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>4.302</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.302</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.492</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.872</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.119</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>8.028</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																												
<b>R9ED</b>	<b>128 words × 20 bits Dual-port RAM</b>	<b>K2AB × 4</b>																																																																																																																																																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">IN → OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2" rowspan="3">RA0 to RA6 (LH) →DO0 to DO19 (HH)</td> <td rowspan="3"></td> <td rowspan="3">4.96</td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2" rowspan="3">(HL)</td> <td rowspan="3">2.82</td> <td rowspan="3"></td> </tr> <tr> <td>H20</td> <td>DI19</td> <td>2.1</td> <td>N20</td> <td>DO19</td> <td>32.0</td> <td colspan="2" rowspan="3">(LL)</td> <td rowspan="3">4.89</td> <td rowspan="3"></td> </tr> <tr> <td>H21</td> <td>WA0</td> <td>2.1</td> <td>N21</td> <td>TOUT</td> <td>34.0</td> <td colspan="2" rowspan="3">RSB (LH) →DO0 to DO19 (HL)</td> <td rowspan="3">2.47</td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2" rowspan="3">DI0 to DI19 (HH) →DO0 to DO19 (LL)</td> <td rowspan="3">4.11</td> <td rowspan="3">4.23</td> </tr> <tr> <td>H27</td> <td>WA6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>H28</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>H34</td> <td>RA6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>H35</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>H36</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>H37</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>H38</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>H39</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN → OUT		MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 (LH) →DO0 to DO19 (HH)			4.96		:	:	:	:	:	:	(HL)		2.82		H20	DI19	2.1	N20	DO19	32.0	(LL)		4.89		H21	WA0	2.1	N21	TOUT	34.0	RSB (LH) →DO0 to DO19 (HL)		2.47		:	:	:	:	:	:	DI0 to DI19 (HH) →DO0 to DO19 (LL)		4.11	4.23	H27	WA6	2.1								H28	RA0	2.1								:	:	:								H34	RA6	2.1								H35	WEB	2.1								H36	WSB	1.0								H37	RSB	1.0								H38	TIN	2.1								H39	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																			
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																			
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																			
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																			
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																			
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																			
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																			
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																			
Input			Output			Switching speed																																																																																																																																																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																						
						IN → OUT		MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																				
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 (LH) →DO0 to DO19 (HH)			4.96																																																																																																																																																																																																																																																																					
:	:	:	:	:	:						(HL)		2.82																																																																																																																																																																																																																																																																	
H20	DI19	2.1	N20	DO19	32.0										(LL)		4.89																																																																																																																																																																																																																																																													
H21	WA0	2.1	N21	TOUT	34.0	RSB (LH) →DO0 to DO19 (HL)		2.47																																																																																																																																																																																																																																																																						
:	:	:	:	:	:					DI0 to DI19 (HH) →DO0 to DO19 (LL)		4.11	4.23																																																																																																																																																																																																																																																																	
H27	WA6	2.1																																																																																																																																																																																																																																																																												
H28	RA0	2.1																																																																																																																																																																																																																																																																												
:	:	:																																																																																																																																																																																																																																																																												
H34	RA6	2.1																																																																																																																																																																																																																																																																												
H35	WEB	2.1																																																																																																																																																																																																																																																																												
H36	WSB	1.0																																																																																																																																																																																																																																																																												
H37	RSB	1.0																																																																																																																																																																																																																																																																												
H38	TIN	2.1																																																																																																																																																																																																																																																																												
H39	TEB	2.0																																																																																																																																																																																																																																																																												
Equivalent Cells		<b>13118</b>																																																																																																																																																																																																																																																																												

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.928</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.928</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.692</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>4.446</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.590</b>		<b>4.770</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.482</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.520</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>4.302</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.302</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.515</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.702</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.872</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.119</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>8.910</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																																				
<b>R9H7</b>	<b>16 words × 32 bits Dual-port RAM</b>	<b>K247 × 8</b>																																																																																																																																																																																																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H32</td> <td>DI31</td> <td>2.1</td> <td>N32</td> <td>DO31</td> <td>32.0</td> <td colspan="2">RA0 to RA3 (LH)</td> <td></td> <td></td> <td>3.66</td> <td></td> </tr> <tr> <td>H33</td> <td>WA0</td> <td>2.1</td> <td>N33</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO31 (HH)</td> <td></td> <td></td> <td>3.61</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>3.57</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>3.62</td> <td></td> </tr> <tr> <td>H36</td> <td>WA3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">RSB (LH)</td> <td></td> <td></td> <td>1.77</td> <td></td> </tr> <tr> <td>H37</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO31 (HL)</td> <td></td> <td></td> <td>1.97</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H40</td> <td>RA3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI31 (HH)</td> <td></td> <td></td> <td>3.01</td> <td></td> </tr> <tr> <td>H41</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO31 (LL)</td> <td></td> <td></td> <td>3.10</td> <td></td> </tr> <tr> <td>H42</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H43</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H44</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H45</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H32	DI31	2.1	N32	DO31	32.0	RA0 to RA3 (LH)				3.66		H33	WA0	2.1	N33	TOUT	34.0	→DO0 to DO31 (HH)				3.61		:	:	:				(HL)				3.57								(LL)				3.62		H36	WA3	2.1				RSB (LH)				1.77		H37	RA0	2.1				→DO0 to DO31 (HL)				1.97		:	:	:										H40	RA3	2.1				DI0 to DI31 (HH)				3.01		H41	WEB	2.1				→DO0 to DO31 (LL)				3.10		H42	WSB	1.0										H43	RSB	1.0										H44	TIN	2.1										H45	TEB	2.0									
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																											
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																																											
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																																																														
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																																											
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																																	
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																																	
H32	DI31	2.1	N32	DO31	32.0	RA0 to RA3 (LH)				3.66																																																																																																																																																																																																																																																																																																												
H33	WA0	2.1	N33	TOUT	34.0	→DO0 to DO31 (HH)				3.61																																																																																																																																																																																																																																																																																																												
:	:	:				(HL)				3.57																																																																																																																																																																																																																																																																																																												
						(LL)				3.62																																																																																																																																																																																																																																																																																																												
H36	WA3	2.1				RSB (LH)				1.77																																																																																																																																																																																																																																																																																																												
H37	RA0	2.1				→DO0 to DO31 (HL)				1.97																																																																																																																																																																																																																																																																																																												
:	:	:																																																																																																																																																																																																																																																																																																																				
H40	RA3	2.1				DI0 to DI31 (HH)				3.01																																																																																																																																																																																																																																																																																																												
H41	WEB	2.1				→DO0 to DO31 (LL)				3.10																																																																																																																																																																																																																																																																																																												
H42	WSB	1.0																																																																																																																																																																																																																																																																																																																				
H43	RSB	1.0																																																																																																																																																																																																																																																																																																																				
H44	TIN	2.1																																																																																																																																																																																																																																																																																																																				
H45	TEB	2.0																																																																																																																																																																																																																																																																																																																				
Equivalent Cells		<b>4363</b>																																																																																																																																																																																																																																																																																																																				



## HIGH DENSITY DUAL-PORT RAM BLOCK

---


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>6.588</b>		
<b>Address access time</b>	<b>tACA</b>			<b>6.588</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.142</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>3.186</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.182</b>		<b>3.546</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.062</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.172</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.514</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.514</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.944</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.781</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.963</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>6.462</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
<b>R9H9</b>	<b>32 words × 32 bits Dual-port RAM</b>	<b>K249 × 8</b>

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

**Caution** WEB or WSB must be high during all address transition.

X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable  
 DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input  
 WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0					
:	:	:	:	:	:					
H32	DI31	2.1	N32	DO31	32.0	RA0 to RA4	(LH)		3.87	
H33	WA0	2.1	N33	TOUT	34.0	→DO0 to DO31	(HH)		3.81	
:	:	:					(HL)		3.83	
H37	WA4	2.1					(LL)		3.89	
H38	RA0	2.1				RSB	(LH)		1.81	
:	:	:				→DO0 to DO31	(HL)		2.01	
H42	RA4	2.1								
H43	WEB	2.1				DI0 to DI31	(HH)		3.22	
H44	WSB	1.0				→DO0 to DO31	(LL)		3.30	
H45	RSB	1.0								
H46	TIN	2.1								
H47	TEB	2.0								
Equivalent Cells		7968								

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.002</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.002</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.286</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>3.258</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.206</b>		<b>3.618</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.086</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.196</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.463</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.463</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.018</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.715</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.856</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.857</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>6.822</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																											
<b>R9HB</b>	<b>64 words × 32 bits Dual-port RAM</b>	<b>K28B × 4</b>																																																																																																																																																																																																																																																																											
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																													
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H32</td> <td>DI31</td> <td>2.1</td> <td>N32</td> <td>DO31</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H33</td> <td>WA0</td> <td>2.1</td> <td>N33</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H38</td> <td>WA5</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H39</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H44</td> <td>RA5</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H45</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H46</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H47</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H48</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H49</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H32	DI31	2.1	N32	DO31	32.0					H33	WA0	2.1	N33	TOUT	34.0					:	:	:								H38	WA5	2.1								H39	RA0	2.1								:	:	:								H44	RA5	2.1								H45	WEB	2.1								H46	WSB	1.0								H47	RSB	1.0								H48	TIN	2.1								H49	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																		
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																		
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																		
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																		
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																		
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																		
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																		
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																		
Input			Output			Switching speed																																																																																																																																																																																																																																																																							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																					
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																								
:	:	:	:	:	:																																																																																																																																																																																																																																																																								
H32	DI31	2.1	N32	DO31	32.0																																																																																																																																																																																																																																																																								
H33	WA0	2.1	N33	TOUT	34.0																																																																																																																																																																																																																																																																								
:	:	:																																																																																																																																																																																																																																																																											
H38	WA5	2.1																																																																																																																																																																																																																																																																											
H39	RA0	2.1																																																																																																																																																																																																																																																																											
:	:	:																																																																																																																																																																																																																																																																											
H44	RA5	2.1																																																																																																																																																																																																																																																																											
H45	WEB	2.1																																																																																																																																																																																																																																																																											
H46	WSB	1.0																																																																																																																																																																																																																																																																											
H47	RSB	1.0																																																																																																																																																																																																																																																																											
H48	TIN	2.1																																																																																																																																																																																																																																																																											
H49	TEB	2.0																																																																																																																																																																																																																																																																											
Equivalent Cells		<b>11341</b>																																																																																																																																																																																																																																																																											

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.524</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.524</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.472</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>3.060</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.116</b>		<b>3.348</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.020</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>12.823</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>3.847</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.847</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.273</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.702</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>4.130</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.852</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.668</b>

## HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																									
<b>R9KB</b>	<b>64 words × 40 bits Dual-port RAM</b>	<b>K2AB × 4</b>																																																																																																																																																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p><b>Caution WEB or WSB must be high during all address transition.</b></p> <p>             X : Irrelevant      WSB : A-port select      RAn : B-port address (Read)      TEB : Test enable              DIn : Input data      WEB : Write enable      RSB : B-port select      TIN : Test input              WAn : A-port address (Write)      DMn : Memory data      DOn : Output data      TOUT : Test output         </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>IN</td> <td>→ OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H40</td> <td>DI39</td> <td>2.1</td> <td>N40</td> <td>DO39</td> <td>32.0</td> <td>RA0 to RA5</td> <td>(LH)</td> <td></td> <td>4.70</td> <td></td> </tr> <tr> <td>H41</td> <td>WA0</td> <td>2.1</td> <td>N41</td> <td>TOUT</td> <td>34.0</td> <td>→DO0 to DO39</td> <td>(HH)</td> <td></td> <td>4.69</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td>4.52</td> <td></td> </tr> <tr> <td>H46</td> <td>WA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td></td> <td>4.53</td> <td></td> </tr> <tr> <td>H47</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>RSB</td> <td>(LH)</td> <td></td> <td>1.89</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td>→DO0 to DO39</td> <td>(HL)</td> <td></td> <td>2.07</td> <td></td> </tr> <tr> <td>H52</td> <td>RA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H53</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>DI0 to DI39</td> <td>(HH)</td> <td></td> <td>3.82</td> <td></td> </tr> <tr> <td>H54</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>→DO0 to DO39</td> <td>(LL)</td> <td></td> <td>3.80</td> <td></td> </tr> <tr> <td>H55</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H56</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H57</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0						:	:	:	:	:	:						H40	DI39	2.1	N40	DO39	32.0	RA0 to RA5	(LH)		4.70		H41	WA0	2.1	N41	TOUT	34.0	→DO0 to DO39	(HH)		4.69		:	:	:					(HL)		4.52		H46	WA5	2.1					(LL)		4.53		H47	RA0	2.1				RSB	(LH)		1.89		:	:	:				→DO0 to DO39	(HL)		2.07		H52	RA5	2.1									H53	WEB	2.1				DI0 to DI39	(HH)		3.82		H54	WSB	1.0				→DO0 to DO39	(LL)		3.80		H55	RSB	1.0									H56	TIN	2.1									H57	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																
Input			Output			Switching speed																																																																																																																																																																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																																																																																																																			
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																	
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																						
:	:	:	:	:	:																																																																																																																																																																																																																																																																																						
H40	DI39	2.1	N40	DO39	32.0	RA0 to RA5	(LH)		4.70																																																																																																																																																																																																																																																																																		
H41	WA0	2.1	N41	TOUT	34.0	→DO0 to DO39	(HH)		4.69																																																																																																																																																																																																																																																																																		
:	:	:					(HL)		4.52																																																																																																																																																																																																																																																																																		
H46	WA5	2.1					(LL)		4.53																																																																																																																																																																																																																																																																																		
H47	RA0	2.1				RSB	(LH)		1.89																																																																																																																																																																																																																																																																																		
:	:	:				→DO0 to DO39	(HL)		2.07																																																																																																																																																																																																																																																																																		
H52	RA5	2.1																																																																																																																																																																																																																																																																																									
H53	WEB	2.1				DI0 to DI39	(HH)		3.82																																																																																																																																																																																																																																																																																		
H54	WSB	1.0				→DO0 to DO39	(LL)		3.80																																																																																																																																																																																																																																																																																		
H55	RSB	1.0																																																																																																																																																																																																																																																																																									
H56	TIN	2.1																																																																																																																																																																																																																																																																																									
H57	TEB	2.0																																																																																																																																																																																																																																																																																									
Equivalent Cells		<b>13237</b>																																																																																																																																																																																																																																																																																									

## HIGH DENSITY DUAL-PORT RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.460</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.460</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>2.712</b>		
<b>RSB access time</b>	<b>tREC</b>			<b>3.402</b>
<b>RSB output hold time</b>	<b>tREL</b>	<b>1.242</b>		<b>3.726</b>
<b>RSB output set time</b>	<b>tRLL</b>	<b>1.134</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>13.520</b>		
<b>WSB-WEB reset time</b>	<b>tCWR</b>	<b>4.302</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.302</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>6.515</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.702</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.872</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.119</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>8.280</b>

[MEMO]



# **APPENDIX**

## **BASIC RAM BLOCK**

## BASIC RAM BLOCK

Block Type	Function																																																																																																																																																								
<b>K147</b>	<b>16 words × 4 bits Single-port RAM</b>																																																																																																																																																								
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> <pre> graph LR     subgraph Inputs         H01 --- DI0         H04 --- DI3         H05 --- AD0         H08 --- AD3         H09 --- WEB         H10 --- REB         H11 --- CSB     end     subgraph Block [K147 Basic RAM Block]         DI0 --- DO0         DI3 --- DO3         AD0 --- DO0         AD3 --- DO3         WEB --- DO0         REB --- DO3         CSB --- DO0     end     subgraph Outputs         DO0 --- N01         DO3 --- N04     end         </pre> </div>																																																																																																																																																									
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DO<sub>n</sub></th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DO<sub>n</sub></td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p>                     X : Irrelevant                      DO<sub>n</sub> : Output data                      DIn : Input data                      WEB : Write enable                      ADn : Address data                      REB : Read enable                      CSB : Chip select                 </p> <p><b>Caution WEB or CSB must be high during all address transition.</b></p>							DIn	ADn	CSB	WEB	REB	DO <sub>n</sub>	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DO <sub>n</sub>	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																																									
DIn	ADn	CSB	WEB	REB	DO <sub>n</sub>	Operation																																																																																																																																																			
DIn	ADn	0	0	1	0	Write																																																																																																																																																			
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																																			
X	ADn	0	1	0	DO <sub>n</sub>	Read																																																																																																																																																			
X	X	1	X	X	0	Hold																																																																																																																																																			
X	X	X	1	1	0	Hold																																																																																																																																																			
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">IN → OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="2">AD0 to AD3 →DO0 to DO3</td> <td>(LH)</td> <td>1.751</td> <td>3.534</td> <td>7.598</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>1.751</td> <td>3.534</td> <td>7.598</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td rowspan="3">CSB →DO0 to DO3</td> <td>(HL)</td> <td>1.456</td> <td>3.048</td> <td>6.675</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.456</td> <td>3.048</td> <td>6.675</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H08</td> <td>AD3</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO3</td> <td>(LH)</td> <td>0.368</td> <td>0.973</td> <td>2.350</td> </tr> <tr> <td>H09</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.345</td> <td>0.877</td> <td>2.087</td> </tr> <tr> <td>H10</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(LH)</td> <td>0.368</td> <td>0.973</td> <td>2.350</td> </tr> <tr> <td>H11</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.345</td> <td>0.877</td> <td>2.087</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(HH)</td> <td>0.805</td> <td>1.788</td> <td>4.028</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>0.803</td> <td>1.719</td> <td>3.808</td> </tr> </tbody> </table>							Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN → OUT		MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD3 →DO0 to DO3	(LH)	1.751	3.534	7.598	:	:	:	:	:	:	(HH)	1.751	3.534	7.598	H04	DI3	1.0	N04	DO3	34.0	CSB →DO0 to DO3	(HL)	1.456	3.048	6.675	H05	AD0	1.0				(LL)	1.456	3.048	6.675	:	:	:								H08	AD3	1.0				REB →DO0 to DO3	(LH)	0.368	0.973	2.350	H09	WEB	1.0				(HL)	0.345	0.877	2.087	H10	REB	1.0				DI0 to DI3 →DO0 to DO3	(LH)	0.368	0.973	2.350	H11	CSB	1.0				(HL)	0.345	0.877	2.087								(HH)	0.805	1.788	4.028								(LL)	0.803	1.719	3.808
Input			Output			Switching speed																																																																																																																																																			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																	
						IN → OUT		MIN.	TYP.	MAX.																																																																																																																																															
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD3 →DO0 to DO3	(LH)	1.751	3.534	7.598																																																																																																																																															
:	:	:	:	:	:		(HH)	1.751	3.534	7.598																																																																																																																																															
H04	DI3	1.0	N04	DO3	34.0	CSB →DO0 to DO3	(HL)	1.456	3.048	6.675																																																																																																																																															
H05	AD0	1.0					(LL)	1.456	3.048	6.675																																																																																																																																															
:	:	:																																																																																																																																																							
H08	AD3	1.0				REB →DO0 to DO3	(LH)	0.368	0.973	2.350																																																																																																																																															
H09	WEB	1.0					(HL)	0.345	0.877	2.087																																																																																																																																															
H10	REB	1.0				DI0 to DI3 →DO0 to DO3	(LH)	0.368	0.973	2.350																																																																																																																																															
H11	CSB	1.0					(HL)	0.345	0.877	2.087																																																																																																																																															
							(HH)	0.805	1.788	4.028																																																																																																																																															
							(LL)	0.803	1.719	3.808																																																																																																																																															
Equivalent Cells		<b>29 x 12 = 348</b>			Power (mW/MHz)		Read cycle		0.188																																																																																																																																																
							Write cycle		0.261																																																																																																																																																

## BASIC RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.598</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.598</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.456</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.350</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.345</b>		<b>2.087</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.368</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.350</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.345</b>		<b>2.087</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.368</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>10.593</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>3.881</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.881</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>4.712</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.452</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.305</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>2.486</b>

## BASIC RAM BLOCK

Block Type	Function																																																																																																																																									
<b>K149</b>	<b>32 words × 4 bits Single-port RAM</b>																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DO<sub>n</sub></th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DO<sub>n</sub></td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p>                     X : Irrelevant                      DO<sub>n</sub> : Output data                      DIn : Input data                      WEB : Write enable                      ADn : Address data                      REB : Read enable                      CSB : Chip select                 </p> <p><b>Caution WEB or CSB must be high during all address transition.</b></p>					DIn	ADn	CSB	WEB	REB	DO <sub>n</sub>	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DO <sub>n</sub>	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																												
DIn	ADn	CSB	WEB	REB	DO <sub>n</sub>	Operation																																																																																																																																				
DIn	ADn	0	0	1	0	Write																																																																																																																																				
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																				
X	ADn	0	1	0	DO <sub>n</sub>	Read																																																																																																																																				
X	X	1	X	X	0	Hold																																																																																																																																				
X	X	X	1	1	0	Hold																																																																																																																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">AD0 to AD4 →DO0 to DO3</td> <td>(LH)</td> <td>1.819</td> <td>3.605</td> <td>7.676</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>1.819</td> <td>3.605</td> <td>7.676</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td>(HL)</td> <td>1.590</td> <td>3.202</td> <td>6.875</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(LL)</td> <td>1.590</td> <td>3.202</td> <td>6.875</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>1.0</td> <td colspan="3"></td> <td rowspan="2">CSB →DO0 to DO3</td> <td>(LH)</td> <td>0.380</td> <td>0.996</td> <td>2.399</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td>(HL)</td> <td>0.354</td> <td>0.888</td> <td>2.105</td> </tr> <tr> <td>H09</td> <td>AD4</td> <td>1.0</td> <td colspan="3"></td> <td rowspan="2">REB →DO0 to DO3</td> <td>(LH)</td> <td>0.380</td> <td>0.996</td> <td>2.399</td> </tr> <tr> <td>H10</td> <td>WEB</td> <td>1.0</td> <td colspan="3"></td> <td>(HL)</td> <td>0.354</td> <td>0.888</td> <td>2.105</td> </tr> <tr> <td>H11</td> <td>REB</td> <td>1.0</td> <td colspan="3"></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td>0.845</td> <td>1.803</td> <td>3.986</td> </tr> <tr> <td>H12</td> <td>CSB</td> <td>1.0</td> <td colspan="3"></td> <td>(LL)</td> <td>0.834</td> <td>1.714</td> <td>3.719</td> </tr> </tbody> </table>					Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD4 →DO0 to DO3	(LH)	1.819	3.605	7.676	:	:	:	:	:	:	(HH)	1.819	3.605	7.676	H04	DI3	1.0	N04	DO3	34.0	(HL)	1.590	3.202	6.875	:	:	:	:	:	:	(LL)	1.590	3.202	6.875	H05	AD0	1.0				CSB →DO0 to DO3	(LH)	0.380	0.996	2.399	:	:	:				(HL)	0.354	0.888	2.105	H09	AD4	1.0				REB →DO0 to DO3	(LH)	0.380	0.996	2.399	H10	WEB	1.0				(HL)	0.354	0.888	2.105	H11	REB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	0.845	1.803	3.986	H12	CSB	1.0				(LL)	0.834	1.714	3.719
Input			Output			Switching speed																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																		
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																	
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD4 →DO0 to DO3	(LH)	1.819	3.605	7.676																																																																																																																																
:	:	:	:	:	:		(HH)	1.819	3.605	7.676																																																																																																																																
H04	DI3	1.0	N04	DO3	34.0		(HL)	1.590	3.202	6.875																																																																																																																																
:	:	:	:	:	:		(LL)	1.590	3.202	6.875																																																																																																																																
H05	AD0	1.0				CSB →DO0 to DO3	(LH)	0.380	0.996	2.399																																																																																																																																
:	:	:					(HL)	0.354	0.888	2.105																																																																																																																																
H09	AD4	1.0				REB →DO0 to DO3	(LH)	0.380	0.996	2.399																																																																																																																																
H10	WEB	1.0					(HL)	0.354	0.888	2.105																																																																																																																																
H11	REB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	0.845	1.803	3.986																																																																																																																																
H12	CSB	1.0					(LL)	0.834	1.714	3.719																																																																																																																																
Equivalent Cells		47 x 13 = 611		Power (mW/MHz)		Read cycle	0.198																																																																																																																																			
						Write cycle	0.285																																																																																																																																			

## BASIC RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.676</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.676</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.590</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.399</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.354</b>		<b>2.105</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.380</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.399</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.354</b>		<b>2.105</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.380</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>10.455</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>3.690</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.690</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>4.765</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.174</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.280</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>2.523</b>

## BASIC RAM BLOCK

Block Type	Function																																																																																																																																									
<b>K14D</b>	<b>128 words × 4 bits Single-port RAM</b>																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p>                     X : Irrelevant                      DOn : Output data                      DIn : Input data                      WEB : Write enable                      ADn : Address data                      REB : Read enable                      CSB : Chip select                 </p> <p><b>Caution WEB or CSB must be high during all address transition.</b></p>					DIn	ADn	CSB	WEB	REB	DOn	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DOn	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																												
DIn	ADn	CSB	WEB	REB	DOn	Operation																																																																																																																																				
DIn	ADn	0	0	1	0	Write																																																																																																																																				
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																				
X	ADn	0	1	0	DOn	Read																																																																																																																																				
X	X	1	X	X	0	Hold																																																																																																																																				
X	X	X	1	1	0	Hold																																																																																																																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">AD0 to AD6 →DO0 to DO3</td> <td>(LH)</td> <td>2.021</td> <td>3.906</td> <td>8.201</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>2.021</td> <td>3.906</td> <td>8.201</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td>(HL)</td> <td>1.834</td> <td>3.534</td> <td>7.408</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.834</td> <td>3.534</td> <td>7.408</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO3</td> <td>(LH)</td> <td>0.438</td> <td>1.079</td> <td>2.540</td> </tr> <tr> <td>H11</td> <td>AD6</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.394</td> <td>0.945</td> <td>2.199</td> </tr> <tr> <td>H12</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO3</td> <td>(LH)</td> <td>0.438</td> <td>1.079</td> <td>2.540</td> </tr> <tr> <td>H13</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.394</td> <td>0.945</td> <td>2.199</td> </tr> <tr> <td>H14</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td>1.058</td> <td>2.107</td> <td>4.498</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.002</td> <td>1.942</td> <td>4.082</td> </tr> </tbody> </table>					Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD6 →DO0 to DO3	(LH)	2.021	3.906	8.201	:	:	:	:	:	:	(HH)	2.021	3.906	8.201	H04	DI3	1.0	N04	DO3	34.0	(HL)	1.834	3.534	7.408	H05	AD0	1.0				(LL)	1.834	3.534	7.408	:	:	:				CSB →DO0 to DO3	(LH)	0.438	1.079	2.540	H11	AD6	1.0				(HL)	0.394	0.945	2.199	H12	WEB	1.0				REB →DO0 to DO3	(LH)	0.438	1.079	2.540	H13	REB	1.0				(HL)	0.394	0.945	2.199	H14	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	1.058	2.107	4.498							(LL)	1.002	1.942	4.082
Input			Output			Switching speed																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																		
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																	
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD6 →DO0 to DO3	(LH)	2.021	3.906	8.201																																																																																																																																
:	:	:	:	:	:		(HH)	2.021	3.906	8.201																																																																																																																																
H04	DI3	1.0	N04	DO3	34.0		(HL)	1.834	3.534	7.408																																																																																																																																
H05	AD0	1.0					(LL)	1.834	3.534	7.408																																																																																																																																
:	:	:				CSB →DO0 to DO3	(LH)	0.438	1.079	2.540																																																																																																																																
H11	AD6	1.0					(HL)	0.394	0.945	2.199																																																																																																																																
H12	WEB	1.0				REB →DO0 to DO3	(LH)	0.438	1.079	2.540																																																																																																																																
H13	REB	1.0					(HL)	0.394	0.945	2.199																																																																																																																																
H14	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	1.058	2.107	4.498																																																																																																																																
							(LL)	1.002	1.942	4.082																																																																																																																																
Equivalent Cells		<b>79 x 22 = 1738</b>		Power (mW/MHz)		Read cycle	0.191																																																																																																																																			
						Write cycle	0.336																																																																																																																																			

## BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.201</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.201</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.834</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.540</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.394</b>		<b>2.199</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.438</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.540</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.394</b>		<b>2.199</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.438</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>10.997</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.078</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.078</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>4.919</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.468</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.148</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>2.655</b>

## BASIC RAM BLOCK

Block Type	Function																																																																																																																																																																																																	
<b>K18B</b>	<b>64 words × 8 bits Single-port RAM</b>																																																																																																																																																																																																	
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																		
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DO<sub>n</sub></th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DO<sub>n</sub></td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;">                     X : Irrelevant                      DO<sub>n</sub> : Output data                      DIn : Input data                      WEB : Write enable                      ADn : Address data                      REB : Read enable                      CSB : Chip select                 </p> <p style="margin: 5px 0;"><b>Caution WEB or CSB must be high during all address transition.</b></p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">AD0 to AD5 →DO0 to DO7</td> <td>(LH)</td> <td></td> <td>2.056</td> <td>3.961</td> <td>8.302</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td></td> <td>2.056</td> <td>3.961</td> <td>8.302</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>1.0</td> <td>N08</td> <td>DO7</td> <td>34.0</td> <td>(HL)</td> <td></td> <td>1.898</td> <td>3.631</td> <td>7.579</td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td></td> <td>1.898</td> <td>3.631</td> <td>7.579</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO7</td> <td>(LH)</td> <td></td> <td>0.428</td> <td>1.055</td> <td>2.483</td> </tr> <tr> <td>H14</td> <td>AD5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td>0.365</td> <td>0.914</td> <td>2.165</td> </tr> <tr> <td>H15</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO7</td> <td>(LH)</td> <td></td> <td>0.428</td> <td>1.055</td> <td>2.483</td> </tr> <tr> <td>H16</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td>0.365</td> <td>0.914</td> <td>2.165</td> </tr> <tr> <td>H17</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 →DO0 to DO7</td> <td>(HH)</td> <td></td> <td>0.969</td> <td>1.954</td> <td>4.197</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td></td> <td>0.928</td> <td>1.808</td> <td>3.812</td> </tr> </tbody> </table>							DIn	ADn	CSB	WEB	REB	DO <sub>n</sub>	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DO <sub>n</sub>	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 →DO0 to DO7	(LH)		2.056	3.961	8.302	:	:	:	:	:	:	(HH)		2.056	3.961	8.302	H08	DI7	1.0	N08	DO7	34.0	(HL)		1.898	3.631	7.579	H09	AD0	1.0				(LL)		1.898	3.631	7.579	:	:	:				CSB →DO0 to DO7	(LH)		0.428	1.055	2.483	H14	AD5	1.0				(HL)		0.365	0.914	2.165	H15	WEB	1.0				REB →DO0 to DO7	(LH)		0.428	1.055	2.483	H16	REB	1.0				(HL)		0.365	0.914	2.165	H17	CSB	1.0				DI0 to DI7 →DO0 to DO7	(HH)		0.969	1.954	4.197							(LL)		0.928	1.808	3.812
DIn	ADn	CSB	WEB	REB	DO <sub>n</sub>	Operation																																																																																																																																																																																												
DIn	ADn	0	0	1	0	Write																																																																																																																																																																																												
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																																																																												
X	ADn	0	1	0	DO <sub>n</sub>	Read																																																																																																																																																																																												
X	X	1	X	X	0	Hold																																																																																																																																																																																												
X	X	X	1	1	0	Hold																																																																																																																																																																																												
Input			Output			Switching speed																																																																																																																																																																																												
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																																																										
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																							
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 →DO0 to DO7	(LH)		2.056	3.961	8.302																																																																																																																																																																																							
:	:	:	:	:	:		(HH)		2.056	3.961	8.302																																																																																																																																																																																							
H08	DI7	1.0	N08	DO7	34.0		(HL)		1.898	3.631	7.579																																																																																																																																																																																							
H09	AD0	1.0					(LL)		1.898	3.631	7.579																																																																																																																																																																																							
:	:	:				CSB →DO0 to DO7	(LH)		0.428	1.055	2.483																																																																																																																																																																																							
H14	AD5	1.0					(HL)		0.365	0.914	2.165																																																																																																																																																																																							
H15	WEB	1.0				REB →DO0 to DO7	(LH)		0.428	1.055	2.483																																																																																																																																																																																							
H16	REB	1.0					(HL)		0.365	0.914	2.165																																																																																																																																																																																							
H17	CSB	1.0				DI0 to DI7 →DO0 to DO7	(HH)		0.969	1.954	4.197																																																																																																																																																																																							
							(LL)		0.928	1.808	3.812																																																																																																																																																																																							
Equivalent Cells		<b>81 x 21 = 1701</b>			Power (mW/MHz)		Read cycle		0.359																																																																																																																																																																																									
							Write cycle		0.579																																																																																																																																																																																									



## BASIC RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.302</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.302</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.898</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.483</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.365</b>		<b>2.165</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.428</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.483</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.365</b>		<b>2.165</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.428</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>11.303</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.016</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.016</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.287</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.331</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.284</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>2.563</b>

## BASIC RAM BLOCK

Block Type	Function																																																																																																																																																				
<b>K18F</b>	<b>256 words × 8 bits Single-port RAM</b>																																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																					
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;"> <b>X</b> : Irrelevant                      <b>DOn</b> : Output data  <b>DIn</b> : Input data                      <b>WEB</b> : Write enable  <b>ADn</b> : Address data                      <b>REB</b> : Read enable  <b>CSB</b> : Chip select         </p> <p style="margin: 5px 0;"><b>Caution</b> WEB or CSB must be high during all address transition.</p>					DIn	ADn	CSB	WEB	REB	DOn	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DOn	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																																							
DIn	ADn	CSB	WEB	REB	DOn	Operation																																																																																																																																															
DIn	ADn	0	0	1	0	Write																																																																																																																																															
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																															
X	ADn	0	1	0	DOn	Read																																																																																																																																															
X	X	1	X	X	0	Hold																																																																																																																																															
X	X	X	1	1	0	Hold																																																																																																																																															
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="2">AD0 to AD7 →DO0 to DO7</td> <td>(LH)</td> <td>2.215</td> <td>4.261</td> <td>8.925</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>2.215</td> <td>4.261</td> <td>8.925</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>1.0</td> <td>N08</td> <td>DO7</td> <td>34.0</td> <td rowspan="3"></td> <td>(HL)</td> <td>1.983</td> <td>3.807</td> <td>7.963</td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.983</td> <td>3.807</td> <td>7.963</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>AD7</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO7</td> <td>(LH)</td> <td>0.650</td> <td>1.418</td> <td>3.168</td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.508</td> <td>1.152</td> <td>2.617</td> </tr> <tr> <td>H18</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO7</td> <td>(LH)</td> <td>0.650</td> <td>1.418</td> <td>3.168</td> </tr> <tr> <td>H19</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.508</td> <td>1.152</td> <td>2.617</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 →DO0 to DO7</td> <td>(HH)</td> <td>1.110</td> <td>2.189</td> <td>4.648</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.074</td> <td>2.038</td> <td>4.235</td> </tr> </tbody> </table>					Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD7 →DO0 to DO7	(LH)	2.215	4.261	8.925	:	:	:	:	:	:	(HH)	2.215	4.261	8.925	H08	DI7	1.0	N08	DO7	34.0		(HL)	1.983	3.807	7.963	H09	AD0	1.0				(LL)	1.983	3.807	7.963	:	:	:								H16	AD7	1.0				CSB →DO0 to DO7	(LH)	0.650	1.418	3.168	H17	WEB	1.0				(HL)	0.508	1.152	2.617	H18	REB	1.0				REB →DO0 to DO7	(LH)	0.650	1.418	3.168	H19	CSB	1.0				(HL)	0.508	1.152	2.617							DI0 to DI7 →DO0 to DO7	(HH)	1.110	2.189	4.648							(LL)	1.074	2.038	4.235
Input			Output			Switching speed																																																																																																																																															
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																													
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																												
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD7 →DO0 to DO7	(LH)	2.215	4.261	8.925																																																																																																																																											
:	:	:	:	:	:		(HH)	2.215	4.261	8.925																																																																																																																																											
H08	DI7	1.0	N08	DO7	34.0		(HL)	1.983	3.807	7.963																																																																																																																																											
H09	AD0	1.0					(LL)	1.983	3.807	7.963																																																																																																																																											
:	:	:																																																																																																																																																			
H16	AD7	1.0				CSB →DO0 to DO7	(LH)	0.650	1.418	3.168																																																																																																																																											
H17	WEB	1.0					(HL)	0.508	1.152	2.617																																																																																																																																											
H18	REB	1.0				REB →DO0 to DO7	(LH)	0.650	1.418	3.168																																																																																																																																											
H19	CSB	1.0					(HL)	0.508	1.152	2.617																																																																																																																																											
						DI0 to DI7 →DO0 to DO7	(HH)	1.110	2.189	4.648																																																																																																																																											
							(LL)	1.074	2.038	4.235																																																																																																																																											
Equivalent Cells		<b>158 x 38 = 6004</b>		Power (mW/MHz)		Read cycle	0.380																																																																																																																																														
						Write cycle	0.735																																																																																																																																														

## BASIC RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.925</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.925</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.983</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>3.168</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.508</b>		<b>2.617</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.650</b>		
<b>REB access time</b>	<b>tREC</b>			<b>3.168</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.508</b>		<b>2.617</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.650</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>11.364</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.972</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.972</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>4.099</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.293</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>2.852</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>3.175</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>3.244</b>

## BASIC RAM BLOCK

Block Type	Function																																																																																																																																																									
<b>K1AB</b>	<b>64 words × 10 bits Single-port RAM</b>																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																										
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;"> <b>X</b> : Irrelevant                      <b>DOn</b> : Output data  <b>DIn</b> : Input data                      <b>WEB</b> : Write enable  <b>ADn</b> : Address data                      <b>REB</b> : Read enable  <b>CSB</b> : Chip select         </p> <p style="margin: 5px 0;"><b>Caution</b> WEB or CSB must be high during all address transition.</p>							DIn	ADn	CSB	WEB	REB	DOn	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DOn	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																																										
DIn	ADn	CSB	WEB	REB	DOn	Operation																																																																																																																																																				
DIn	ADn	0	0	1	0	Write																																																																																																																																																				
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																																				
X	ADn	0	1	0	DOn	Read																																																																																																																																																				
X	X	1	X	X	0	Hold																																																																																																																																																				
X	X	X	1	1	0	Hold																																																																																																																																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t<sub>LD0</sub> (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">IN → OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="2">AD0 to AD5 →DO0 to DO9</td> <td>(LH)</td> <td>2.152</td> <td>4.070</td> <td>8.441</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>2.152</td> <td>4.070</td> <td>8.441</td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>1.0</td> <td>N10</td> <td>DO9</td> <td>34.0</td> <td rowspan="3">CSB →DO0 to DO9</td> <td>(HL)</td> <td>1.924</td> <td>3.670</td> <td>7.648</td> </tr> <tr> <td>H11</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.924</td> <td>3.670</td> <td>7.648</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>AD5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO9</td> <td>(LH)</td> <td>0.444</td> <td>1.087</td> <td>2.553</td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.381</td> <td>0.931</td> <td>2.186</td> </tr> <tr> <td>H18</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI9 →DO0 to DO9</td> <td>(LH)</td> <td>0.444</td> <td>1.087</td> <td>2.553</td> </tr> <tr> <td>H19</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.381</td> <td>0.931</td> <td>2.186</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(HH)</td> <td>0.969</td> <td>1.945</td> <td>4.168</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>0.928</td> <td>1.807</td> <td>3.810</td> </tr> </tbody> </table>							Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)								IN → OUT		MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 →DO0 to DO9	(LH)	2.152	4.070	8.441	:	:	:	:	:	:	(HH)	2.152	4.070	8.441	H10	DI9	1.0	N10	DO9	34.0	CSB →DO0 to DO9	(HL)	1.924	3.670	7.648	H11	AD0	1.0				(LL)	1.924	3.670	7.648	:	:	:									H16	AD5	1.0				REB →DO0 to DO9	(LH)	0.444	1.087	2.553	H17	WEB	1.0				(HL)	0.381	0.931	2.186	H18	REB	1.0				DI0 to DI9 →DO0 to DO9	(LH)	0.444	1.087	2.553	H19	CSB	1.0				(HL)	0.381	0.931	2.186								(HH)	0.969	1.945	4.168								(LL)	0.928	1.807	3.810
Input			Output			Switching speed																																																																																																																																																				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t <sub>LD0</sub> (ns)																																																																																																																																																		
						IN → OUT		MIN.	TYP.	MAX.																																																																																																																																																
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 →DO0 to DO9	(LH)	2.152	4.070	8.441																																																																																																																																																
:	:	:	:	:	:		(HH)	2.152	4.070	8.441																																																																																																																																																
H10	DI9	1.0	N10	DO9	34.0	CSB →DO0 to DO9	(HL)	1.924	3.670	7.648																																																																																																																																																
H11	AD0	1.0					(LL)	1.924	3.670	7.648																																																																																																																																																
:	:	:																																																																																																																																																								
H16	AD5	1.0				REB →DO0 to DO9	(LH)	0.444	1.087	2.553																																																																																																																																																
H17	WEB	1.0					(HL)	0.381	0.931	2.186																																																																																																																																																
H18	REB	1.0				DI0 to DI9 →DO0 to DO9	(LH)	0.444	1.087	2.553																																																																																																																																																
H19	CSB	1.0					(HL)	0.381	0.931	2.186																																																																																																																																																
							(HH)	0.969	1.945	4.168																																																																																																																																																
							(LL)	0.928	1.807	3.810																																																																																																																																																
Equivalent Cells		<b>81 x 25 = 2025</b>			Power (mW/MHz)		Read cycle		0.420																																																																																																																																																	
							Write cycle		0.689																																																																																																																																																	

## BASIC RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>8.441</b>		
<b>Address access time</b>	<b>tACA</b>			<b>8.441</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.924</b>		
<b>CSB access time</b>	<b>tCSC</b>			<b>2.553</b>
<b>CSB output hold time</b>	<b>tCSL</b>	<b>0.381</b>		<b>2.186</b>
<b>CSB output set time</b>	<b>tCLL</b>	<b>0.444</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.553</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.381</b>		<b>2.186</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.444</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>11.695</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.377</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.377</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.319</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.251</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.425</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>2.640</b>

## BASIC RAM BLOCK

Block Type	Function																																																																																																																						
<b>K247</b>	<b>16words × 4 bits Dual-port RAM</b>																																																																																																																						
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																							
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> <span style="display: inline-block; width: 150px;">X : Irrelevant</span> <span style="display: inline-block; width: 150px;">DIn : Input data</span>  <span style="display: inline-block; width: 150px;">WAn : A-port address (Write)</span> <span style="display: inline-block; width: 150px;">WSB : A-port select</span>  <span style="display: inline-block; width: 150px;">WEB : Write enable</span> <span style="display: inline-block; width: 150px;">DMn : Memory data</span>  <span style="display: inline-block; width: 150px;">RAn : B-port address (Read)</span> <span style="display: inline-block; width: 150px;">RSB : B-port select</span>  <span style="display: inline-block; width: 150px;">DOn : Output data</span> </p> <p style="margin-top: 10px;"><b>Caution</b> WEB or WSB must be high during all address transition.</p>				DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																					
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																															
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																															
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																															
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																															
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																															
X	X	1	X	Hold	X	X	X	Hold																																																																																																															
X	X	X	1	Hold	X	X	X	Hold																																																																																																															
<table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td colspan="2" rowspan="4">RA0 to RA3 (LH) →DO0 to DO3 (HH)</td> <td rowspan="4"></td> <td rowspan="4">1.105</td> <td rowspan="4">2.530</td> <td rowspan="4">5.780</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>1.0</td> <td colspan="2"></td> <td colspan="2" rowspan="4">RSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="4">0.356</td> <td rowspan="4">0.920</td> <td rowspan="4">2.205</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> </tr> <tr> <td>H08</td> <td>WA3</td> <td>1.0</td> <td colspan="2"></td> <td colspan="2" rowspan="4">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="4">1.031</td> <td rowspan="4">2.261</td> <td rowspan="4">5.066</td> </tr> <tr> <td>H09</td> <td>RA0</td> <td>1.0</td> <td colspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td colspan="2" rowspan="4">RSB (LL) →DO0 to DO3 (LL)</td> <td rowspan="4">1.226</td> <td rowspan="4">2.432</td> <td rowspan="4">5.180</td> </tr> <tr> <td>H12</td> <td>RA3</td> <td>1.0</td> <td colspan="2"></td> </tr> <tr> <td>H13</td> <td>WEB</td> <td>1.0</td> <td colspan="2"></td> </tr> <tr> <td>H14</td> <td>WSB</td> <td>1.0</td> <td colspan="2"></td> </tr> <tr> <td>H15</td> <td>RSB</td> <td>1.0</td> <td colspan="2"></td> </tr> </tbody> </table>				Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA3 (LH) →DO0 to DO3 (HH)			1.105	2.530	5.780	:	:	:	:	:	:	H04	DI3	1.0	N04	DO3	34.0	H05	WA0	1.0			RSB (LH) →DO0 to DO3 (HL)		0.356	0.920	2.205	:	:	:			H08	WA3	1.0			DI0 to DI3 (HH) →DO0 to DO3 (LL)		1.031	2.261	5.066	H09	RA0	1.0			:	:	:			RSB (LL) →DO0 to DO3 (LL)		1.226	2.432	5.180	H12	RA3	1.0			H13	WEB	1.0			H14	WSB	1.0			H15	RSB	1.0		
Input			Output			Switching speed																																																																																																																	
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																															
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																												
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA3 (LH) →DO0 to DO3 (HH)			1.105	2.530	5.780																																																																																																												
:	:	:	:	:	:																																																																																																																		
H04	DI3	1.0	N04	DO3	34.0																																																																																																																		
H05	WA0	1.0			RSB (LH) →DO0 to DO3 (HL)							0.356	0.920	2.205																																																																																																									
:	:	:																																																																																																																					
H08	WA3	1.0					DI0 to DI3 (HH) →DO0 to DO3 (LL)		1.031	2.261	5.066																																																																																																												
H09	RA0	1.0																																																																																																																					
:	:	:			RSB (LL) →DO0 to DO3 (LL)							1.226	2.432	5.180																																																																																																									
H12	RA3	1.0																																																																																																																					
H13	WEB	1.0																																																																																																																					
H14	WSB	1.0																																																																																																																					
H15	RSB	1.0																																																																																																																					
Equivalent Cells		37 x 13 = 481		Power (mW/MHz)		Read cycle		0.079																																																																																																															
						Write cycle		0.256																																																																																																															

## BASIC RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>5.780</b>		
<b>Address access time</b>	<b>tACA</b>			<b>5.780</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.105</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.205</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.412</b>		<b>2.376</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.356</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>9.533</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>2.793</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>2.793</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>4.560</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>2.836</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.154</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>5.799</b>

## BASIC RAM BLOCK

Block Type	Function																																																																																																																														
<b>K249</b>	<b>32 words × 4 bits Dual-port RAM</b>																																																																																																																														
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																															
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> X : Irrelevant                      DIn : Input data  WAn : A-port address (Write)      WSB : A-port select  WEB : Write enable                  DMn : Memory data  RAn : B-port address (Read)      RSB : B-port select  DOn : Output data </p> <p style="margin-top: 10px;"><b>Caution</b> WEB or WSB must be high during all address transition.</p>									DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																								
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																							
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																							
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																							
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																							
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																							
X	X	1	X	Hold	X	X	X	Hold																																																																																																																							
X	X	X	1	Hold	X	X	X	Hold																																																																																																																							
<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td colspan="2" rowspan="4">RA0 to RA4 (LH) →DO0 to DO3 (HH)</td> <td rowspan="4"></td> <td rowspan="4">1.284</td> <td rowspan="4">2.694</td> <td rowspan="4">5.906</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>1.0</td> <td colspan="2"></td> <td colspan="2" rowspan="4">RSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="4"></td> <td rowspan="4">0.356</td> <td rowspan="4">0.919</td> <td rowspan="4">2.202</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> </tr> <tr> <td>H09</td> <td>WA4</td> <td>1.0</td> <td colspan="2"></td> <td colspan="2" rowspan="4">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="4"></td> <td rowspan="4">1.170</td> <td rowspan="4">2.464</td> <td rowspan="4">5.413</td> </tr> <tr> <td>H10</td> <td>RA0</td> <td>1.0</td> <td colspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td colspan="2" rowspan="4">RSB (LL) →DO0 to DO3 (LL)</td> <td rowspan="4"></td> <td rowspan="4">1.389</td> <td rowspan="4">2.627</td> <td rowspan="4">5.448</td> </tr> <tr> <td>H14</td> <td>RA4</td> <td>1.0</td> <td colspan="2"></td> </tr> <tr> <td>H15</td> <td>WEB</td> <td>1.0</td> <td colspan="2"></td> </tr> <tr> <td>H16</td> <td>WSB</td> <td>1.0</td> <td colspan="2"></td> </tr> <tr> <td>H17</td> <td>RSB</td> <td>1.0</td> <td colspan="2"></td> </tr> </tbody> </table>									Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA4 (LH) →DO0 to DO3 (HH)			1.284	2.694	5.906	:	:	:	:	:	:	H04	DI3	1.0	N04	DO3	34.0	H05	WA0	1.0			RSB (LH) →DO0 to DO3 (HL)			0.356	0.919	2.202	:	:	:			H09	WA4	1.0			DI0 to DI3 (HH) →DO0 to DO3 (LL)			1.170	2.464	5.413	H10	RA0	1.0			:	:	:			RSB (LL) →DO0 to DO3 (LL)			1.389	2.627	5.448	H14	RA4	1.0			H15	WEB	1.0			H16	WSB	1.0			H17	RSB	1.0		
Input			Output			Switching speed																																																																																																																									
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																							
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																				
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA4 (LH) →DO0 to DO3 (HH)			1.284	2.694	5.906																																																																																																																				
:	:	:	:	:	:																																																																																																																										
H04	DI3	1.0	N04	DO3	34.0																																																																																																																										
H05	WA0	1.0			RSB (LH) →DO0 to DO3 (HL)								0.356	0.919	2.202																																																																																																																
:	:	:																																																																																																																													
H09	WA4	1.0					DI0 to DI3 (HH) →DO0 to DO3 (LL)			1.170	2.464					5.413																																																																																																															
H10	RA0	1.0																																																																																																																													
:	:	:			RSB (LL) →DO0 to DO3 (LL)								1.389	2.627	5.448																																																																																																																
H14	RA4	1.0																																																																																																																													
H15	WEB	1.0																																																																																																																													
H16	WSB	1.0																																																																																																																													
H17	RSB	1.0																																																																																																																													
Equivalent Cells		<b>63 x 15 = 945</b>			Power (mW/MHz)		Read cycle		0.085																																																																																																																						
							Write cycle		0.280																																																																																																																						



## BASIC RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>5.906</b>		
<b>Address access time</b>	<b>tACA</b>			<b>5.906</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.284</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.202</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.412</b>		<b>2.376</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.356</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>9.373</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>2.751</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>2.751</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>4.622</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>2.898</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.066</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>6.003</b>

## BASIC RAM BLOCK

Block Type	Function																																																																																																																																																			
<b>K24D</b>	<b>128 words × 4 bits Dual-port RAM</b>																																																																																																																																																			
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																				
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> <span style="display: inline-block; width: 150px;">X : Irrelevant</span> <span style="display: inline-block; width: 150px;">DIn : Input data</span> </p> <p> <span style="display: inline-block; width: 150px;">WAn : A-port address (Write)</span> <span style="display: inline-block; width: 150px;">WSB : A-port select</span> </p> <p> <span style="display: inline-block; width: 150px;">WEB : Write enable</span> <span style="display: inline-block; width: 150px;">DMn : Memory data</span> </p> <p> <span style="display: inline-block; width: 150px;">RAn : B-port address (Read)</span> <span style="display: inline-block; width: 150px;">RSB : B-port select</span> </p> <p> <span style="display: inline-block; width: 150px;">DOn : Output data</span> </p> <p style="margin-top: 10px;"><b>Caution</b> WEB or WSB must be high during all address transition.</p>									DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																																													
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																																												
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																																												
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																																												
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																												
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																												
X	X	1	X	Hold	X	X	X	Hold																																																																																																																																												
X	X	X	1	Hold	X	X	X	Hold																																																																																																																																												
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td colspan="2" rowspan="2">RA0 to RA6 (LH) →DO0 to DO3 (HH)</td> <td rowspan="2"></td> <td rowspan="2">1.673</td> <td rowspan="2">3.253</td> <td rowspan="2">6.855</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td colspan="2" rowspan="2">RSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2"></td> <td rowspan="2">0.389</td> <td rowspan="2">0.968</td> <td rowspan="2">2.287</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="2"></td> <td rowspan="2">1.655</td> <td rowspan="2">3.137</td> <td rowspan="2">6.514</td> </tr> <tr> <td>H11</td> <td>WA6</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H12</td> <td>RA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.895</td> <td rowspan="2">3.281</td> <td rowspan="2">6.439</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>RA6</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H19</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H21</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> </tbody> </table>									Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA6 (LH) →DO0 to DO3 (HH)			1.673	3.253	6.855	:	:	:	:	:	:	H04	DI3	1.0	N04	DO3	34.0	RSB (LH) →DO0 to DO3 (HL)			0.389	0.968	2.287	H05	WA0	1.0				:	:	:				DI0 to DI3 (HH) →DO0 to DO3 (LL)			1.655	3.137	6.514	H11	WA6	1.0				H12	RA0	1.0							1.895	3.281	6.439	:	:	:				H18	RA6	1.0										H19	WEB	1.0				H20	WSB	1.0										H21	RSB	1.0			
Input			Output			Switching speed																																																																																																																																														
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																																												
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																									
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA6 (LH) →DO0 to DO3 (HH)			1.673	3.253	6.855																																																																																																																																									
:	:	:	:	:	:																																																																																																																																															
H04	DI3	1.0	N04	DO3	34.0	RSB (LH) →DO0 to DO3 (HL)			0.389	0.968	2.287																																																																																																																																									
H05	WA0	1.0																																																																																																																																																		
:	:	:				DI0 to DI3 (HH) →DO0 to DO3 (LL)			1.655	3.137	6.514																																																																																																																																									
H11	WA6	1.0																																																																																																																																																		
H12	RA0	1.0							1.895	3.281	6.439																																																																																																																																									
:	:	:																																																																																																																																																		
H18	RA6	1.0																																																																																																																																																		
H19	WEB	1.0																																																																																																																																																		
H20	WSB	1.0																																																																																																																																																		
H21	RSB	1.0																																																																																																																																																		
Equivalent Cells		112 x 24 = 2688			Power (mW/MHz)		Read cycle		0.075																																																																																																																																											
							Write cycle		0.314																																																																																																																																											

## BASIC RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>6.855</b>		
<b>Address access time</b>	<b>tACA</b>			<b>6.855</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.673</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.287</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.451</b>		<b>2.450</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.389</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>9.906</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>3.168</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.168</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>4.738</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.248</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.000</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.244</b>

## BASIC RAM BLOCK

Block Type	Function																																																																																																																																													
<b>K28B</b>	<b>64 words × 8bits Dual-port RAM</b>																																																																																																																																													
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> <span style="display: inline-block; width: 150px;">X : Irrelevant</span> <span style="display: inline-block; width: 150px;">DIn : Input data</span> </p> <p> <span style="display: inline-block; width: 150px;">WAn : A-port address (Write)</span> <span style="display: inline-block; width: 150px;">WSB : A-port select</span> </p> <p> <span style="display: inline-block; width: 150px;">WEB : Write enable</span> <span style="display: inline-block; width: 150px;">DMn : Memory data</span> </p> <p> <span style="display: inline-block; width: 150px;">RAn : B-port address (Read)</span> <span style="display: inline-block; width: 150px;">RSB : B-port select</span> </p> <p> <span style="display: inline-block; width: 150px;">DOn : Output data</span> </p> <p style="margin-top: 10px;"><b>Caution</b> WEB or WSB must be high during all address transition.</p>									DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																																							
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																																						
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																																						
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																																						
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																						
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																						
X	X	1	X	Hold	X	X	X	Hold																																																																																																																																						
X	X	X	1	Hold	X	X	X	Hold																																																																																																																																						
<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td colspan="2" rowspan="2">RA0 to RA5 (LH) →DO0 to DO7 (HH)</td> <td rowspan="4">1.650</td> <td rowspan="4">3.217</td> <td rowspan="4">6.788</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>1.0</td> <td>N08</td> <td>DO7</td> <td>34.0</td> <td colspan="2" rowspan="2">RSB (LH) →DO0 to DO7 (HL)</td> <td rowspan="4">0.379</td> <td rowspan="4">0.951</td> <td rowspan="4">2.254</td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td rowspan="4">1.567</td> <td rowspan="4">3.055</td> <td rowspan="4">6.446</td> </tr> <tr> <td>H14</td> <td>WA5</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H15</td> <td>RA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">RSB (LL)</td> <td rowspan="4">1.769</td> <td rowspan="4">3.104</td> <td rowspan="4">6.144</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>RA5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">RSB (LL)</td> <td rowspan="4">1.769</td> <td rowspan="4">3.104</td> <td rowspan="4">6.144</td> </tr> <tr> <td>H21</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H22</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">RSB (LL)</td> <td rowspan="4">1.769</td> <td rowspan="4">3.104</td> <td rowspan="4">6.144</td> </tr> <tr> <td>H23</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> </tbody> </table>									Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 (LH) →DO0 to DO7 (HH)		1.650	3.217	6.788	:	:	:	:	:	:	H08	DI7	1.0	N08	DO7	34.0	RSB (LH) →DO0 to DO7 (HL)		0.379	0.951	2.254	H09	WA0	1.0				:	:	:				DI0 to DI7 (HH) →DO0 to DO7 (LL)		1.567	3.055	6.446	H14	WA5	1.0				H15	RA0	1.0				RSB (LL)		1.769	3.104	6.144	:	:	:				H20	RA5	1.0				RSB (LL)		1.769	3.104	6.144	H21	WEB	1.0				H22	WSB	1.0				RSB (LL)		1.769	3.104	6.144	H23	RSB	1.0			
Input			Output			Switching speed																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																			
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 (LH) →DO0 to DO7 (HH)		1.650	3.217	6.788																																																																																																																																				
:	:	:	:	:	:																																																																																																																																									
H08	DI7	1.0	N08	DO7	34.0	RSB (LH) →DO0 to DO7 (HL)					0.379	0.951	2.254																																																																																																																																	
H09	WA0	1.0																																																																																																																																												
:	:	:				DI0 to DI7 (HH) →DO0 to DO7 (LL)		1.567	3.055	6.446																																																																																																																																				
H14	WA5	1.0																																																																																																																																												
H15	RA0	1.0				RSB (LL)					1.769	3.104	6.144																																																																																																																																	
:	:	:																																																																																																																																												
H20	RA5	1.0				RSB (LL)		1.769	3.104	6.144																																																																																																																																				
H21	WEB	1.0																																																																																																																																												
H22	WSB	1.0				RSB (LL)					1.769	3.104	6.144																																																																																																																																	
H23	RSB	1.0																																																																																																																																												
Equivalent Cells		113 x 24 = 2712			Power (mW/MHz)		Read cycle		0.176																																																																																																																																					
							Write cycle		0.561																																																																																																																																					

## BASIC RAM BLOCK

---


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>6.788</b>		
<b>Address access time</b>	<b>tACA</b>			<b>6.788</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.650</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.254</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.436</b>		<b>2.374</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.379</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>9.885</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>3.071</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.071</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>4.815</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>3.127</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.062</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.025</b>

## BASIC RAM BLOCK

Block Type	Function
<b>K28F</b>	<b>256 words × 8bits Dual-port RAM</b>

Logic Diagram



Truth Table

DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read
X	X	1	X	Hold	X	X	X	Hold
X	X	X	1	Hold	X	X	X	Hold

X : Irrelevant  
 WAn : A-port address (Write)  
 WEB : Write enable  
 RAn : B-port address (Read)  
 DOn : Output data  
 DIn : Input data  
 WSB : A-port select  
 DMn : Memory data  
 RSB : B-port select

**Caution** WEB or WSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)		
						IN → OUT		MIN.	TYP.	MAX.
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA7 (LH) →DO0 to DO7 (HH)		1.864	3.606	7.577
:	:	:	:	:	:			(HL) (LL)		2.054
H08	DI7	1.0	N08	DO7	34.0	RSB (LH) →DO0 to DO7 (HL)				0.545
H09	WA0	1.0						(LL)		0.633
:	:	:				DI0 to DI7 (HH) →DO0 to DO7 (LL)				1.701
H16	WA7	1.0								1.987
H17	RA0	1.0								
:	:	:								
H24	RA7	1.0								
H25	WEB	1.0								
H26	WSB	1.0								
H27	RSB	1.0								
Equivalent Cells		<b>224 x41 = 9184</b>		Power (mW/MHz)		Read cycle				0.182
						Write cycle		0.630		

## BASIC RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.577</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.577</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.864</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.965</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.633</b>		<b>3.144</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.545</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>10.891</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>4.112</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>4.112</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>4.778</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>2.946</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.597</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>8.162</b>

## BASIC RAM BLOCK

Block Type	Function																																																																																																																																																																						
<b>K2AB</b>	<b>64 words × 10bits Dual-port RAM</b>																																																																																																																																																																						
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																							
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> <span style="display: inline-block; width: 150px;">X : Irrelevant</span> <span style="display: inline-block; width: 150px;">DIn : Input data</span> </p> <p> <span style="display: inline-block; width: 150px;">WAn : A-port address (Write)</span> <span style="display: inline-block; width: 150px;">WSB : A-port select</span> </p> <p> <span style="display: inline-block; width: 150px;">WEB : Write enable</span> <span style="display: inline-block; width: 150px;">DMn : Memory data</span> </p> <p> <span style="display: inline-block; width: 150px;">RAn : B-port address (Read)</span> <span style="display: inline-block; width: 150px;">RSB : B-port select</span> </p> <p> <span style="display: inline-block; width: 150px;">DOn : Output data</span> </p> <p style="margin-top: 10px;"><b>Caution</b> WEB or WSB must be high during all address transition.</p>				DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																																																																					
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																																																															
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																																																															
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																																																															
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																																															
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																																															
X	X	1	X	Hold	X	X	X	Hold																																																																																																																																																															
X	X	X	1	Hold	X	X	X	Hold																																																																																																																																																															
<table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td colspan="2" rowspan="2">RA0 to RA5 (LH) →DO0 to DO9 (HH)</td> <td rowspan="2"></td> <td rowspan="2">1.954</td> <td rowspan="2">3.728</td> <td rowspan="2">7.769</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>1.0</td> <td>N10</td> <td>DO9</td> <td>34.0</td> <td colspan="2" rowspan="2">RSB (LH) →DO0 to DO9 (HL)</td> <td rowspan="2"></td> <td rowspan="2">0.480</td> <td rowspan="2">1.135</td> <td rowspan="2">2.626</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H11</td> <td>WA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">DI0 to DI9 (HH) →DO0 to DO9 (LL)</td> <td rowspan="2"></td> <td rowspan="2">1.556</td> <td rowspan="2">3.057</td> <td rowspan="2">6.478</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>WA5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.799</td> <td rowspan="2">3.123</td> <td rowspan="2">6.142</td> </tr> <tr> <td>H17</td> <td>RA0</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H22</td> <td>RA5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H23</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H24</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H25</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> </tbody> </table>				Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 (LH) →DO0 to DO9 (HH)			1.954	3.728	7.769	:	:	:	:	:	:	H10	DI9	1.0	N10	DO9	34.0	RSB (LH) →DO0 to DO9 (HL)			0.480	1.135	2.626	:	:	:	:	:	:	H11	WA0	1.0				DI0 to DI9 (HH) →DO0 to DO9 (LL)			1.556	3.057	6.478	:	:	:				H16	WA5	1.0							1.799	3.123	6.142	H17	RA0	1.0				:	:	:										H22	RA5	1.0										H23	WEB	1.0										H24	WSB	1.0										H25	RSB	1.0									
Input			Output			Switching speed																																																																																																																																																																	
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																																																															
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																												
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 (LH) →DO0 to DO9 (HH)			1.954	3.728	7.769																																																																																																																																																												
:	:	:	:	:	:																																																																																																																																																																		
H10	DI9	1.0	N10	DO9	34.0	RSB (LH) →DO0 to DO9 (HL)			0.480	1.135	2.626																																																																																																																																																												
:	:	:	:	:	:																																																																																																																																																																		
H11	WA0	1.0				DI0 to DI9 (HH) →DO0 to DO9 (LL)			1.556	3.057	6.478																																																																																																																																																												
:	:	:																																																																																																																																																																					
H16	WA5	1.0							1.799	3.123	6.142																																																																																																																																																												
H17	RA0	1.0																																																																																																																																																																					
:	:	:																																																																																																																																																																					
H22	RA5	1.0																																																																																																																																																																					
H23	WEB	1.0																																																																																																																																																																					
H24	WSB	1.0																																																																																																																																																																					
H25	RSB	1.0																																																																																																																																																																					
Equivalent Cells		113 x 28 = 3164		Power (mW/MHz)		Read cycle		0.211																																																																																																																																																															
						Write cycle		0.654																																																																																																																																																															



## BASIC RAM BLOCK

---

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tRCA</b>	<b>7.769</b>		
<b>Address access time</b>	<b>tACA</b>			<b>7.769</b>
<b>Address output hold time</b>	<b>tOH</b>	<b>1.954</b>		
<b>REB access time</b>	<b>tREC</b>			<b>2.626</b>
<b>REB output hold time</b>	<b>tREL</b>	<b>0.565</b>		<b>2.793</b>
<b>REB output set time</b>	<b>tRLL</b>	<b>0.480</b>		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
<b>Cycle time</b>	<b>tWC</b>	<b>10.466</b>		
<b>CSB-WEB reset time</b>	<b>tCWR</b>	<b>3.450</b>		
<b>Write pulse width</b>	<b>tWP</b>	<b>3.450</b>		
<b>Address setup time</b>	<b>tAS</b>	<b>5.017</b>		
<b>Address hold time</b>	<b>tAH</b>	<b>2.000</b>		
<b>Input data setup time</b>	<b>tDS</b>	<b>2.912</b>		
<b>Input data hold time</b>	<b>tDH</b>	<b>2.284</b>		
<b>WEB access time</b>	<b>tWEC</b>			<b>7.265</b>

---

## — お問い合わせ先 —

### 【技術的なお問い合わせ先】

NEC半導体テクニカルホットライン  
(電話：午前 9:00～12:00，午後 1:00～5:00)

電話：044-435-9494  
FAX：044-435-9608  
E-mail：s-info@saed.tmg.nec.co.jp

### 【営業関係お問い合わせ先】

#### 第一販売事業部

東京 (03)3798-6106, 6107,  
6108  
名古屋 (052)222-2375  
大阪 (06)6945-3178, 3200,  
3208, 3212  
仙台 (022)267-8740  
郡山 (024)923-5591  
千葉 (043)238-8116

#### 第二販売事業部

東京 (03)3798-6110, 6111,  
6112  
立川 (042)526-5981, 6167  
松本 (0263)35-1662  
静岡 (054)254-4794  
金沢 (076)232-7303  
松山 (089)945-4149

#### 第三販売事業部

東京 (03)3798-6151, 6155, 6586,  
1622, 1623, 6156  
水戸 (029)226-1702  
広島 (082)242-5504  
高崎 (027)326-1303  
鳥取 (0857)27-5313  
太田 (0276)46-4014  
名古屋 (052)222-2170, 2190  
福岡 (092)261-2806

### 【資料の請求先】

上記営業関係お問い合わせ先またはNEC特約店へお申しつけください。

### 【インターネット電子デバイス・ニュース】

NECエレクトロニクスデバイスの情報がインターネットでご覧になれます。

URL(アドレス) <http://www.ic.nec.co.jp/>

## アンケート記入のお願い

お手数ですが、このドキュメントに対するご意見をお寄せください。今後のドキュメント作成の参考にさせていただきます。

[ドキュメント名] CMOS-N5 Family Memory Ver.2.0 Block Library

( A14683JJ2V0BL00 ( 2nd edition ) )

[お名前など] (さしつかえのない範囲で)

御社名(学校名, その他) ( )  
ご住所 ( )  
お電話番号 ( )  
お仕事の内容 ( )  
お名前 ( )

1. ご評価(各欄に をご記入ください)

項 目	大変良い	良 い	普 通	悪 い	大変悪い
全体の構成					
説明内容					
用語解説					
調べやすさ					
デザイン, 字の大きさなど					
その他( )					
( )					

2. わかりやすい所(第 章, 第 章, 第 章, 第 章, その他 )

理由 [ ]

3. わかりにくい所(第 章, 第 章, 第 章, 第 章, その他 )

理由 [ ]

4. ご意見, ご要望

5. このドキュメントをお届けしたのは

NEC販売員, 特約店販売員, その他( )

ご協力ありがとうございました。

下記あてにFAXで送信いただくか, 最寄りの販売員にコピーをお渡しください。

日本電気(株) NEC エレクトロニクス  
半導体テクニカルホットライン

FAX : ( 044 ) 435-9608

2000.6