

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.



Block Library

CMOS-N5 Family

CMOS Gate Array

Memory Ver.2.0

Document No. A14683EJ2V0BL00 (2nd edition)
Date Published September 2000 N CP(K)

© NEC Corporation 2000
Printed in Japan

[MEMO]

Summary of Contents

CHAPTER 1	HIGH DENSITY SINGLE-PORT RAM BLOCK (Soft Macro).....	1
CHAPTER 2	HIGH DENSITY DUAL-PORT RAM BLOCK (Soft Macro).....	83
APPENDIX	BASIC RAM BLOCK	133

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

• **The information in this document is current as of August, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**

- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Madrid Office
Madrid, Spain
Tel: 91-504-2787
Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office
Taebby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore
Tel: 65-253-8311
Fax: 65-250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division
Guarulhos-SP Brasil
Tel: 55-11-6462-6810
Fax: 55-11-6462-6829

Major Revision in This Edition

Page	Description
pp.12 to 15, 52, 53, 60, 61	Addition of Basic RAM, Pin Information, Switching speed, Read Cycle Timing, Write Cycle Timing and Equivalent cells of the following blocks. RB4H, RB4M, RBCM, RBEH

The mark ★ shows major revised points.

PREFACE

1. Introduction

Memory blocks of CMOS-N5 gate array family are listed in this manual.

When carrying out circuit design, it is requested that the **CMOS-N5 Family Design Manual(A13826E)** should also be read. Furthermore, as there are occasions when this block library is changed without advance notice, please contact your local NEC ASIC design center.

Please observe all items listed in this manual(general matters,cautions,limitations).

If you don't observe these things, degradation in the quality and performance of LSI's or abnormal operation may occur.

This library is composed of Preface, Contents, two chapters, and one appendix as explained below.

(1) PREFACE

The usage of this library, meanings of terminologies and some information are described.

(2) CONTENTS

This CONTENTS is useful when searching a block from its name. Hyphens in this CONTENTS signify "under development".

(3) CHAPTER 1 HIGH DENSITY SINGLE-PORT RAM BLOCK (Soft Macro)

(4) CHAPTER 2 HIGH DENSITY DUAL-PORT RAM BLOCK (Soft Macro)

(5) APPENDIX BASIC RAM BLOCK


CHAPTER 1, CHAPTER 2 and APPENDIX list each block in alphanumerical order. Each page describes a logic symbol, a truth table, I/O data and delay time with an integrated format.

High-density RAM blocks of CMOS-N5 family are soft macros. A soft macro consists of a test circuit called BIST, selectors, and some hard macros called basic macro which configure bits and words desired.

In addition, be sure to read the **CMOS-N5 Family Design Manual(A13826E)** before starting design.

Especially when implementing memory blocks, note that some blocks may be impossible to be mounted because of limit of usable gates.

2. Data Entered in the Block Library



- (1) Block Type : Name of function block
- (2) Function : Function of that block
- (3) Basic RAM : Basic RAM configuration of that block
- (4) Logic Diagram : Symbol of that block
- (5) Truth Table : Truth table of that block
- (6) Input : Name of input pin, fan-in
- (7) Output : Name of output pin, fan-out
- (8) Switching Speed : Switching characteristics
- (9) Equivalent Cells : No. of cells used

Furthermore, the t_{PD} symbols are as follows

$$\begin{array}{c} A \rightarrow Y \text{ (HL)} \\ \uparrow \quad \uparrow\uparrow \\ \text{(10) (11)(12)} \end{array}$$


- (10) Signal path (input to output)
- (11) Input signal change (H: rise L: fall Z: High impedance)
- (12) Output signal change (H: rise L: fall Z: High impedance)

3. Memory

The shaded portions changes to high impedance momentarily in the internal circuit when an address or CSB changes, causing output to become undefined.


3.1 High Density RAM (Single-port)

(1) Write cycle timing 1 (WEB control mode)




Caution WEB or CSB must be in high level during the address signal is changing. The period during which DI is output to DO is determined by either the length of time t_{WEC} that elapses from the falling edge of WEB or the time from when DI changes until DO changes, whichever is longer.

(2) Write cycle timing 2 (CSB control mode)



Caution WEB or CSB must be in high level during the address signal is changing. The period during which DI is output to DO is determined by either the length of time t_{WEC} that elapses from the falling edge of WEB or the time from when DI changes until DO changes, whichever is longer.


(3) Read cycle timing 1 (ADDRESS access)



tACA: Time until output is secured after address is determined.


tOH : Time during which data is held before being changed when an address changes.

(4) Read cycle timing 2 (REB access)



Caution The address signal must remain unchanged at the same time or before the low level of REB signal is transmitted.


(5) Read cycle timing 3 (CSB access)



Caution The address signal must remain unchanged at the same time or before the low level of CSB signal is transmitted.


3.2 High Density RAM (Dual-port)

(1) Write cycle timing 1 (WEB control mode)




Caution WEB or WSB must be in high level during the address signal is changing. When the READ address and WRITE address are the same, the period during which DI is output to DO is determined by either the length of time t_{wec} that elapses from the falling edge of WEB or the time from when DI changes until DO changes, whichever is longer.

(2) Write cycle timing 2 (WSB control mode)




Caution WEB or WSB must be in high level during the address signal is changing. When the READ address and WRITE address are the same, the period during which DI is output to DO is determined by either the length of time t_{wec} that elapses from the falling edge of WEB or the time from when DI changes until DO changes, whichever is longer.

(3) Read cycle timing 1 (RSB=0)



(4) Read cycle timing 2



Caution The address signal must remain unchanged at the same time or before the low level of RSB signal is transmitted.

4 . BIST (Built In Self Test)

The BIST is the name of the circuit incorporated into each RAM soft macro for testing RAM operation. The BIST consists of test address generator, test data generator, test enable generator, expectation value generator and comparator. Only connecting test pins(TEB, TIN, TOUT) to external pin for testing RAM operation. When mounting plural number of RAM, RAM operation can be tested smoothly.

Related Document

The related document in this publication may include preliminary versions. However, they are not marked as such.

- CMOS-N5 Family Design Manual (A13826E)
- CMOS-N5 Family Block Library (A13872E)
- CMOS-N5 Family Memory Block Library (This Manual)
- CMOS-N5 Family Mega Macro Design Manual (A14759E)
- Design For Test User's Manual (A14357E)

Before starting design work, contact your local NEC sales representative for the latest information

CONTENTS

CHAPTER 1 HIGH DENSITY SINGLE-PORT RAM BLOCK (Soft Macro)						Page
						1
Block Type	Function	Basic RAM	Test Block	Equivalent Cells	Page	
RB47	16 words x 4 bits Single-port RAM	K147 × 1	RU47	572	2	
RB49	32 words x 4 bits Single-port RAM	K149 × 1	RU49	825	4	
RB4B	64 words x 4 bits Single-port RAM	K149 × 2	RU4B	1448	6	
RB4D	128 words x 4 bits Single-port RAM	K14D × 1	RU4D	1983	8	
RB4F	256 words x 4 bits Single-port RAM	K14D × 2	RU4F	3726	10	
RB4H(*)	512 words x 4 bits Single-port RAM	K14D × 4	RU4H	7165	12	
RB4M(*)	1K words x 4 bits Single-port RAM	K14D × 8	RU4M	14102	14	
RB4S	2K words x 4 bits Single-port RAM	K14D × 16	RU4S	27942	16	
RB87	16 words x 8 bits Single-port RAM	K147 × 2	RU87	952	18	
RB89	32 words x 8 bits Single-port RAM	K149 × 2	RU89	1454	20	
RB8B	64 words x 8 bits Single-port RAM	K18B × 1	RU8B	1993	22	
RB8D	128 words x 8 bits Single-port RAM	K14D × 2	RU8D	3735	24	
RB8F	256 words x 8 bits Single-port RAM	K18F × 1	RU8F	6307	26	
RB8H	512 words x 8 bits Single-port RAM	K18F × 2	RU8H	12330	28	
RB8M	1K words x 8 bits Single-port RAM	K18F × 4	RU8M	24310	30	
RBAB	64 words x 10 bits Single-port RAM	K1AB × 1	RUAB	2338	32	
RBAD	128 words x 10 bits Single-port RAM	K1AB × 2	RUAD	4404	34	
RBAF	256 words x 10 bits Single-port RAM	K1AB × 4	RUAF	8495	36	
RBAH	512 words x 10 bits Single-port RAM	K1AB × 8	RUAH	16689	38	
RBC7	16 words x 16 bits Single-port RAM	K147 × 4	RUC7	1722	40	
RBC9	32 words x 16 bits Single-port RAM	K149 × 4	RUC9	2710	42	
RBCB	64 words x 16 bits Single-port RAM	K18B × 2	RUCB	3765	44	
RBCD	128 words x 16 bits Single-port RAM	K14D × 4	RUCD	7236	46	
RBCF	256 words x 16 bits Single-port RAM	K18F × 2	RUCF	12367	48	
RBCH	512 words x 16 bits Single-port RAM	K18F × 4	RUCH	24366	50	
RBCM(*)	1K words x 16 bits Single-port RAM	K18F × 8	RUCM	48372	52	

Remark (*): Under development

SINGLE-PORT HIGH DENSITY RAM

Block Type	Function	Basic RAM	Test Block	Equivalent Cells	Page
RBEB	64 words x 20 bits Single-port RAM	K1AB × 2	RUEB	4463	54
RBED	128 words x 20 bits Single-port RAM	K1AB × 4	RUED	8574	56
RBEF	256 words x 20 bits Single-port RAM	K1AB × 8	RUEF	16751	58
RBEH(*)	512 words x 20 bits Single-port RAM	K1AB × 16	RUEH	33080	60
RBH7	16 words x 32 bits Single-port RAM	K147 × 8	RUH7	3262	62
RBH9	32 words x 32 bits Single-port RAM	K149 × 8	RUH9	5222	64
RBHB	64 words x 32 bits Single-port RAM	K18B × 4	RUHB	7318	66
RBHD	128 words x 32 bits Single-port RAM	K14D × 8	RUHD	14245	68
RBHF	256 words x 32 bits Single-port RAM	K18F × 4	RUHF	24442	70
RBHH	512 words x 32 bits Single-port RAM	K18F × 8	RUHH	48463	72
RBKB	64 words x 40 bits Single-port RAM	K1AB × 4	RUKB	8704	74
RBKD	128 words x 40 bits Single-port RAM	K1AB × 8	RUKD	16905	76
RBKF	256 words x 40 bits Single-port RAM	K18F × 5	RUKF	30497	78
RBKH	512 words x 40 bits Single-port RAM	K18F × 10	RUKH	60499	80

Remark (*): Under development

Block Type	Function	Basic RAM	Test Block	Equivalent Cells	Page
R947	16 words x 4 bits Dual-port RAM	K247 × 1	RU47	727	84
R949	32 words x 4 bits Dual-port RAM	K249 × 1	RU49	1190	86
R94B	64 words x 4 bits Dual-port RAM	K249 × 2	RU4B	2164	88
R94D	128 words x 4 bits Dual-port RAM	K24D × 1	RU4D	2979	90
R94F	256 words x 4 bits Dual-port RAM	K24D × 2	RU4F	5692	92
R94H	512 words x 4 bits Dual-port RAM	K24D × 4	RU4H	11056	94
R987	16 words x 8 bits Dual-port RAM	K247 × 2	RU87	1243	96
R989	32 words x 8 bits Dual-port RAM	K249 × 2	RU89	2160	98
R98B	64 words x 8 bits Dual-port RAM	K28B × 1	RU8B	3023	100
R98D	128 words x 8 bits Dual-port RAM	K24D × 2	RU8D	5699	102
R98F	256 words x 8 bits Dual-port RAM	K28F × 1	RU8F	9504	104
R9AB	64 words x 10 bits Dual-port RAM	K2AB × 1	RUAB	3494	106
R9AD	128 words x 10 bits Dual-port RAM	K2AB × 2	RUAD	6703	108
R9C7	16 words x 16 bits Dual-port RAM	K247 × 4	RUC7	2291	110
R9C9	32 words x 16 bits Dual-port RAM	K249 × 4	RUC9	4104	112
R9CB	64 words x 16 bits Dual-port RAM	K28B × 2	RUCB	5802	114
R9CD	128 words x 16 bits Dual-port RAM	K24D × 4	RUCD	11119	116
R9CF	256 words x 16 bits Dual-port RAM	K28F × 2	RUCF	18708	118
R9EB	64 words x 20 bits Dual-port RAM	K2AB × 2	RUEB	6748	120
R9ED	128 words x 20 bits Dual-port RAM	K2AB × 4	RUED	13118	122
R9H7	16 words x 32 bits Dual-port RAM	K247 × 8	RUH7	4363	124
R9H9	32 words x 32 bits Dual-port RAM	K249 × 8	RUH9	7968	126
R9HB	64 words x 32 bits Dual-port RAM	K28B × 4	RUHB	11341	128
R9KB	64 words x 40 bits Dual-port RAM	K2AB × 4	RUKB	13237	130

APPENDIX**BASIC RAM BLOCK**

Page

133

Block Typeck	Function	Equivalent Cells	Page
K147	16 words x 4 bits Single-port RAM	348	134
K149	32 words x 4 bits Single-port RAM	611	136
K14D	128 words x 4 bits Single-port RAM	1738	138
K18B	64 words x 8 bits Single-port RAM	1701	140
K18F	256 words x 8 bits Single-port RAM	6004	142
K1AB	64 words x 10 bits Single-port RAM	2025	144
K247	16 words x 4 bits Dual-port RAM	481	146
K249	32 words x 4 bits Dual-port RAM	945	148
K24D	128 words x 4 bits Dual-port RAM	2688	150
K28B	64 words x 8 bits Dual-port RAM	2712	152
K28F	256 words x 8 bits Dual-port RAM	9184	154
K2AB	64 words x 10 bits Dual-port RAM	3164	156

CHAPTER 1

HIGH DENSITY

SINGLE-PORT RAM BLOCK

(Soft Macro)

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																														
RB47	16 words × 4 bits Single-port RAM	K147 × 1																																																																																																																																																																														
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																								
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																							
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																							
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																							
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																							
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																							
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																							
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																							
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																																
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">AD0 to AD3</td> <td rowspan="4">→DO0 to DO3</td> <td>(LH)</td> <td></td> <td>4.21</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td></td> <td></td> <td>4.27</td> <td></td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td>(HL)</td> <td></td> <td></td> <td>3.77</td> <td></td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> <td></td> <td></td> <td>3.71</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H08</td> <td>AD3</td> <td>2.1</td> <td colspan="6"></td> <td>CSB</td> <td>(LH)</td> <td></td> <td>1.54</td> <td></td> </tr> <tr> <td>H09</td> <td>WEB</td> <td>2.1</td> <td colspan="6"></td> <td>→DO0 to DO3</td> <td>(HL)</td> <td></td> <td>1.54</td> <td></td> </tr> <tr> <td>H10</td> <td>REB</td> <td>1.0</td> <td colspan="6"></td> <td>REB</td> <td>(LH)</td> <td></td> <td>1.54</td> <td></td> </tr> <tr> <td>H11</td> <td>CSB</td> <td>1.0</td> <td colspan="6"></td> <td>→DO0 to DO3</td> <td>(HL)</td> <td></td> <td>1.54</td> <td></td> </tr> <tr> <td>H12</td> <td>TIN</td> <td>2.1</td> <td colspan="6"></td> <td>DI0 to DI3</td> <td>(HH)</td> <td></td> <td>2.53</td> <td></td> </tr> <tr> <td>H13</td> <td>TEB</td> <td>4.1</td> <td colspan="6"></td> <td>→DO0 to DO3</td> <td>(LL)</td> <td></td> <td>2.38</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3	→DO0 to DO3	(LH)		4.21		:	:	:	:	:	:	(HH)			4.27		H04	DI3	2.1	N04	DO3	32.0	(HL)			3.77		H05	AD0	2.1	N05	TOUT	34.0	(LL)			3.71		:	:	:											H08	AD3	2.1							CSB	(LH)		1.54		H09	WEB	2.1							→DO0 to DO3	(HL)		1.54		H10	REB	1.0							REB	(LH)		1.54		H11	CSB	1.0							→DO0 to DO3	(HL)		1.54		H12	TIN	2.1							DI0 to DI3	(HH)		2.53		H13	TEB	4.1							→DO0 to DO3	(LL)		2.38	
Input			Output			Switching speed																																																																																																																																																																										
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																								
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																					
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3	→DO0 to DO3	(LH)		4.21																																																																																																																																																																						
:	:	:	:	:	:			(HH)			4.27																																																																																																																																																																					
H04	DI3	2.1	N04	DO3	32.0			(HL)			3.77																																																																																																																																																																					
H05	AD0	2.1	N05	TOUT	34.0			(LL)			3.71																																																																																																																																																																					
:	:	:																																																																																																																																																																														
H08	AD3	2.1							CSB	(LH)		1.54																																																																																																																																																																				
H09	WEB	2.1							→DO0 to DO3	(HL)		1.54																																																																																																																																																																				
H10	REB	1.0							REB	(LH)		1.54																																																																																																																																																																				
H11	CSB	1.0							→DO0 to DO3	(HL)		1.54																																																																																																																																																																				
H12	TIN	2.1							DI0 to DI3	(HH)		2.53																																																																																																																																																																				
H13	TEB	4.1							→DO0 to DO3	(LL)		2.38																																																																																																																																																																				
Equivalent Cells		572																																																																																																																																																																														

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.686		
Address access time	tACA			7.686
Address output hold time	tOH	2.226		
CSB access time	tCSC			2.772
CSB output hold time	tCSL	0.924		2.772
CSB output set time	tCLL	0.924		
REB access time	tREC			2.772
REB output hold time	tREL	0.924		2.772
REB output set time	tRLL	0.924		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.630		
CSB-WEB reset time	tCWR	4.819		
Write pulse width	tWP	4.819		
Address setup time	tAS	6.032		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.520		
Input data hold time	tDH	3.144		
WEB access time	tWEC			3.132

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																					
RB49	32 words × 4 bits Single-port RAM	K149 × 1																																																																																																																																																																																					
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																							
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div> <p>Caution WEB or CSB must be high during all address transition.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">AD0 to AD4 (LH) →DO0 to DO3 (HH)</td> <td rowspan="4">(HL) (LL)</td> <td rowspan="4"></td> <td rowspan="4">4.29</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td rowspan="2">CSB</td> <td rowspan="2">(LH) (HL)</td> <td rowspan="2"></td> <td rowspan="2">1.57</td> <td rowspan="2">1.55</td> </tr> <tr> <td>H10</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> </tr> <tr> <td>H11</td> <td>REB</td> <td>1.0</td> <td colspan="3"></td> <td rowspan="2">REB</td> <td rowspan="2">(LH) (HL)</td> <td rowspan="2"></td> <td rowspan="2">1.57</td> <td rowspan="2">1.55</td> </tr> <tr> <td>H12</td> <td>CSB</td> <td>1.0</td> <td colspan="3"></td> </tr> <tr> <td>H13</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td rowspan="2">(HH) (LL)</td> <td rowspan="2"></td> <td rowspan="2">2.54</td> <td rowspan="2">2.37</td> </tr> <tr> <td>H14</td> <td>TEB</td> <td>4.1</td> <td colspan="3"></td> </tr> </tbody> </table>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4 (LH) →DO0 to DO3 (HH)	(HL) (LL)		4.29		:	:	:	:	:	:	H04	DI3	2.1	N04	DO3	32.0	H05	AD0	2.1	N05	TOUT	34.0	:	:	:				CSB	(LH) (HL)		1.57	1.55	H10	WEB	2.1				H11	REB	1.0				REB	(LH) (HL)		1.57	1.55	H12	CSB	1.0				H13	TIN	2.1				DI0 to DI3 →DO0 to DO3	(HH) (LL)		2.54	2.37	H14	TEB	4.1			
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																														
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																														
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																														
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																														
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																														
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																														
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																														
Input			Output			Switching speed																																																																																																																																																																																	
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																															
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																													
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4 (LH) →DO0 to DO3 (HH)	(HL) (LL)		4.29																																																																																																																																																																														
:	:	:	:	:	:																																																																																																																																																																																		
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																																																																		
H05	AD0	2.1	N05	TOUT	34.0																																																																																																																																																																																		
:	:	:				CSB	(LH) (HL)		1.57	1.55																																																																																																																																																																													
H10	WEB	2.1																																																																																																																																																																																					
H11	REB	1.0				REB	(LH) (HL)		1.57	1.55																																																																																																																																																																													
H12	CSB	1.0																																																																																																																																																																																					
H13	TIN	2.1				DI0 to DI3 →DO0 to DO3	(HH) (LL)		2.54	2.37																																																																																																																																																																													
H14	TEB	4.1																																																																																																																																																																																					
Equivalent Cells		825																																																																																																																																																																																					

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.830		
Address access time	tACA			7.830
Address output hold time	tOH	2.316		
CSB access time	tCSC			2.826
CSB output hold time	tCSL	0.930		2.790
CSB output set time	tCLL	0.942		
REB access time	tREC			2.826
REB output hold time	tREL	0.930		2.790
REB output set time	tRLL	0.942		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.464		
CSB-WEB reset time	tCWR	4.590		
Write pulse width	tWP	4.590		
Address setup time	tAS	6.096		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.187		
Input data hold time	tDH	3.114		
WEB access time	tWEC			3.132

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB4B	64 words × 4 bits Single-port RAM	K149 × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H04	DI3	2.1	N04	DO3	32.0	AD0 to AD5 (LH)				4.60	
H05	AD0	2.1	N05	TOUT	34.0	→DO0 to DO3 (HH)				4.63	
:	:	:				(HL)				2.33	
H10	AD5	2.1				(LL)				4.27	
H11	WEB	2.1				CSB (LH)				2.01	
H12	REB	1.0				→DO0 to DO3 (HL)				2.05	
H13	CSB	2.1				REB (LH)				1.87	
H14	TIN	2.1				→DO0 to DO3 (HL)				1.95	
H15	TEB	4.1				DI0 to DI3 (HH)				2.83	
						→DO0 to DO3 (LL)				2.78	
Equivalent Cells		1448									

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.334		
Address access time	tACA			8.334
Address output hold time	tOH	1.398		
CSB access time	tCSC			3.618
CSB output hold time	tCSL	1.230		3.690
CSB output set time	tCLL	1.206		
REB access time	tREC			3.366
REB output hold time	tREL	1.170		3.510
REB output set time	tRLL	1.122		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.464		
CSB-WEB reset time	tCWR	4.590		
Write pulse width	tWP	4.590		
Address setup time	tAS	6.096		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.187		
Input data hold time	tDH	3.114		
WEB access time	tWEC			3.672

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB4D	128 words × 4 bits Single-port RAM	K14D × 1

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
 DIn : Input data
 ADn : Address data
 CSB : Chip select
 WEB : Write enable
 REB : Read enable
 DOn : Output data
 TEB : Test enable
 TIN : Test clock
 TOUT: Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 →DO0 to DO3	(LH)		4.59	
:	:	:	:	:	:		(HH)			
H04	DI3	2.1	N04	DO3	32.0		(HL)			
H05	AD0	2.1	N05	TOUT	34.0		(LL)		4.20	
:	:	:				CSB →DO0 to DO3	(LH)		1.66	
H11	AD6	2.1					(HL)			
H12	WEB	2.1				REB →DO0 to DO3	(LH)		1.66	
H13	REB	1.0					(HL)			
H14	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)		2.85	
H15	TIN	2.1					(LL)			
H16	TEB	4.1							2.61	
Equivalent Cells		1983								

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.370		
Address access time	tACA			8.370
Address output hold time	tOH	2.520		
CSB access time	tCSC			2.988
CSB output hold time	tCSL	0.966		2.898
CSB output set time	tCLL	0.996		
REB access time	tREC			2.988
REB output hold time	tREL	0.966		2.898
REB output set time	tRLL	0.996		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			3.294

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB4F	256 words × 4 bits Single-port RAM	K14D × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
 DIn : Input data
 ADn : Address data
 CSB : Chip select
 WEB : Write enable
 REB : Read enable
 DOn : Output data
 TEB : Test enable
 TIN : Test clock
 TOUT: Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 →DO0 to DO3	(LH)		4.91	
:	:	:	:	:	:		(HH)		4.93	
H04	DI3	2.1	N04	DO3	32.0		(HL)		2.39	
H05	AD0	2.1	N05	TOUT	34.0		(LL)		4.62	
:	:	:				CSB →DO0 to DO3	(LH)		2.11	
H12	AD7	2.1					(HL)		2.10	
H13	WEB	2.1				REB →DO0 to DO3	(LH)		1.96	
H14	REB	1.0					(HL)		2.00	
H15	CSB	2.1				DI0 to DI3 →DO0 to DO3	(HH)		3.14	
H16	TIN	2.1					(LL)		3.03	
H17	TEB	4.1								
Equivalent Cells		3726								

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.874		
Address access time	tACA			8.874
Address output hold time	tOH	1.434		
CSB access time	tCSC			3.798
CSB output hold time	tCSL	1.260		3.780
CSB output set time	tCLL	1.266		
REB access time	tREC			3.600
REB output hold time	tREL	1.200		3.600
REB output set time	tRLL	1.176		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			3.834

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
★ RB4H	512 words × 4 bits Single-port RAM	K14D × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
 DIn : Input data
 ADn : Address data
 CSB : Chip select
 WEB : Write enable
 REB : Read enable
 DOn : Output data
 TEB : Test enable
 TIN : Test clock
 TOUT: Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)				
						IN	→	OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 →DO0 to DO3	(LH)	(HH)		5.07		
⋮	⋮	⋮	⋮	⋮	⋮					(HL)		5.04
H04	DI3	2.1	N04	DO3	32.0					(LL)		3.20
H05	AD0	2.1	N05	TOUT	34.0							4.95
⋮	⋮	⋮				CSB	(LH)	(HL)		2.78		
H13	AD8	2.1								→DO0 to DO3		2.89
H14	WEB	2.1				REB	(LH)	(HL)		2.08		
H15	REB	1.0								→DO0 to DO3		2.50
H16	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	(LL)		3.25		
H17	TIN	2.1								3.36		
H18	TEB	4.1										
Equivalent Cells		7165										

HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.126		
Address access time	tACA			9.126
Address output hold time	tOH	1.920		
CSB access time	tCSC			5.004
CSB output hold time	tCSL	1.734		5.202
CSB output set time	tCLL	1.668		
REB access time	tREC			3.744
REB output hold time	tREL	1.500		4.500
REB output set time	tRLL	1.248		

★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			4.194

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																											
RB4M	1K words × 4 bits Single-port RAM	K14D × 8																																																																																																																																											
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																													
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div> <p>Caution WEB or CSB must be high during all address transition.</p>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																					
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																				
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																				
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																				
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																				
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																				
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																				
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>24.0</td> <td rowspan="4">AD0 to AD9 →DO0 to DO3</td> <td>(LH)</td> <td rowspan="4"></td> <td rowspan="4">5.63</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>24.0</td> <td>(HL)</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td rowspan="2">CSB</td> <td>(LH)</td> <td rowspan="2">3.22</td> <td rowspan="2">3.03</td> <td rowspan="2"></td> </tr> <tr> <td>H14</td> <td>AD9</td> <td>2.1</td> <td colspan="3"></td> <td>(HL)</td> </tr> <tr> <td>H15</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td rowspan="2">REB</td> <td>(LH)</td> <td rowspan="2">2.52</td> <td rowspan="2">2.75</td> <td rowspan="2"></td> </tr> <tr> <td>H16</td> <td>REB</td> <td>1.0</td> <td colspan="3"></td> <td>(HL)</td> </tr> <tr> <td>H17</td> <td>CSB</td> <td>1.0</td> <td colspan="3"></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td rowspan="2">3.76</td> <td rowspan="2">3.86</td> <td rowspan="2"></td> </tr> <tr> <td>H18</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td>(LL)</td> </tr> <tr> <td>H19</td> <td>TEB</td> <td>4.1</td> <td colspan="3"></td> <td colspan="5"></td> </tr> <tr> <td colspan="2">Equivalent Cells</td> <td colspan="9" style="text-align: center;">14102</td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	24.0	AD0 to AD9 →DO0 to DO3	(LH)		5.63		:	:	:	:	:	:	(HH)	H04	DI3	2.1	N04	DO3	24.0	(HL)	H05	AD0	2.1	N05	TOUT	34.0	(LL)	:	:	:				CSB	(LH)	3.22	3.03		H14	AD9	2.1				(HL)	H15	WEB	2.1				REB	(LH)	2.52	2.75		H16	REB	1.0				(HL)	H17	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	3.76	3.86		H18	TIN	2.1				(LL)	H19	TEB	4.1									Equivalent Cells		14102								
Input			Output			Switching speed																																																																																																																																							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																																					
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																			
H01	DI0	2.1	N01	DO0	24.0	AD0 to AD9 →DO0 to DO3	(LH)		5.63																																																																																																																																				
:	:	:	:	:	:		(HH)																																																																																																																																						
H04	DI3	2.1	N04	DO3	24.0		(HL)																																																																																																																																						
H05	AD0	2.1	N05	TOUT	34.0		(LL)																																																																																																																																						
:	:	:				CSB	(LH)	3.22	3.03																																																																																																																																				
H14	AD9	2.1					(HL)																																																																																																																																						
H15	WEB	2.1				REB	(LH)	2.52	2.75																																																																																																																																				
H16	REB	1.0					(HL)																																																																																																																																						
H17	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	3.76	3.86																																																																																																																																				
H18	TIN	2.1					(LL)																																																																																																																																						
H19	TEB	4.1																																																																																																																																											
Equivalent Cells		14102																																																																																																																																											

HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.134		
Address access time	tACA			10.134
Address output hold time	tOH	2.130		
CSB access time	tCSC			5.796
CSB output hold time	tCSL	1.818		5.454
CSB output set time	tCLL	1.932		
REB access time	tREC			4.536
REB output hold time	tREL	1.650		4.950
REB output set time	tRLL	1.512		


★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			5.148

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB4S	2K words × 4 bits Single-port RAM	K14D × 16

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
 DIn : Input data
 ADn : Address data
 CSB : Chip select
 WEB : Write enable
 REB : Read enable
 DOn : Output data
 TEB : Test enable
 TIN : Test clock
 TOUT: Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)				
						IN	→	OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	15.0	AD0 to AD10	→DO0 to DO3	(LH)		5.77		
:	:	:	:	:	:			(HH)		5.67		
H04	DI3	2.1	N04	DO3	15.0	CSB	→DO0 to DO3	(HL)		3.69		
H05	AD0	2.1	N05	TOUT	34.0			(LL)		5.73		
:	:	:					REB	→DO0 to DO3	(LH)		2.66	
H15	AD10	2.1							(HL)		3.07	
H16	WEB	2.1					DI0 to DI3	→DO0 to DO3	(HH)		3.87	
H17	REB	1.0							(LL)		4.14	
H18	CSB	2.1										
H19	TIN	2.1										
H20	TEB	4.1										
Equivalent Cells		27942										

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.386		
Address access time	tACA			10.386
Address output hold time	tOH	2.214		
CSB access time	tCSC			6.408
CSB output hold time	tCSL	2.046		6.138
CSB output set time	tCLL	2.136		
REB access time	tREC			4.824
REB output hold time	tREL	1.842		5.526
REB output set time	tRLL	1.608		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			5.580

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB87	16 words × 8 bits Single-port RAM	K147 × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)				
						IN	→	OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3 (LH) →DO0 to DO7 (HH)				4.27		
:	:	:	:	:	:							
H08	DI7	2.1	N08	DO7	32.0							
H09	AD0	2.1	N09	TOUT	34.0	CSB (LH) →DO0 to DO7 (HL)				1.59		
:	:	:	:	:	:							
H12	AD3	2.1				REB (LH) →DO0 to DO7 (HL)				1.59		
H13	WEB	2.1										
H14	REB	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)				2.53		
H15	CSB	1.0										
H16	TIN	2.1								2.38		
H17	TEB	4.1										
Equivalent Cells		952										

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.758		
Address access time	tACA			7.758
Address output hold time	tOH	2.256		
CSB access time	tCSC			2.862
CSB output hold time	tCSL	0.948		2.844
CSB output set time	tCLL	0.954		
REB access time	tREC			2.862
REB output hold time	tREL	0.948		2.844
REB output set time	tRLL	0.954		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.630		
CSB-WEB reset time	tCWR	4.819		
Write pulse width	tWP	4.819		
Address setup time	tAS	6.032		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.520		
Input data hold time	tDH	3.144		
WEB access time	tWEC			3.222

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB89	32 words × 8 bits Single-port RAM	K149 × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4	→DO0 to DO7	(LH)		4.34	
:	:	:	:	:	:			(HH)		4.39	
H08	DI7	2.1	N08	DO7	32.0			(HL)		3.97	
H09	AD0	2.1	N09	TOUT	34.0			(LL)		3.92	
:	:	:				CSB	→DO0 to DO7	(LH)		1.61	
H13	AD4	2.1						(HL)		1.59	
H14	WEB	2.1				REB	→DO0 to DO7	(LH)		1.61	
H15	REB	1.0						(HL)		1.59	
H16	CSB	1.0				DI0 to DI7	→DO0 to DO7	(HH)		2.55	
H17	TIN	2.1						(LL)		2.38	
H18	TEB	4.1									
Equivalent Cells		1454									

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.902		
Address access time	tACA			7.902
Address output hold time	tOH	2.352		
CSB access time	tCSC			2.898
CSB output hold time	tCSL	0.954		2.862
CSB output set time	tCLL	0.966		
REB access time	tREC			2.898
REB output hold time	tREL	0.954		2.862
REB output set time	tRLL	0.966		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.464		
CSB-WEB reset time	tCWR	4.590		
Write pulse width	tWP	4.590		
Address setup time	tAS	6.096		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.187		
Input data hold time	tDH	3.114		
WEB access time	tWEC			3.240

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB8B	64 words × 8 bits Single-port RAM	K18B × 1

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5	(LH)		4.65	
:	:	:	:	:	:		→DO0 to DO7			
H08	DI7	2.1	N08	DO7	32.0		(HL)		4.36	
H09	AD0	2.1	N09	TOUT	34.0		(LL)			
:	:	:				CSB	(LH)		1.63	
H14	AD5	2.1					→DO0 to DO7			
H15	WEB	2.1				REB	(LH)		1.63	
H16	REB	1.0					→DO0 to DO7			
H17	CSB	1.0				DI0 to DI7	(HH)		2.70	
H18	TIN	2.1					→DO0 to DO7			
H19	TEB	4.1								
Equivalent Cells		1993								

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.478		
Address access time	tACA			8.478
Address output hold time	tOH	2.580		
CSB access time	tCSC			2.934
CSB output hold time	tCSL	0.948		2.844
CSB output set time	tCLL	0.978		
REB access time	tREC			2.934
REB output hold time	tREL	0.948		2.844
REB output set time	tRLL	0.978		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.482		
CSB-WEB reset time	tCWR	4.981		
Write pulse width	tWP	4.981		
Address setup time	tAS	6.722		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.375		
Input data hold time	tDH	3.119		
WEB access time	tWEC			3.222

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB8D	128 words × 8 bits Single-port RAM	K14D × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)	
						IN → OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO7 (HH)		4.66	
:	:	:	:	:	:				
H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (HL) AD0 to AD6 (LL)		4.70	
H09	AD0	2.1	N09	TOUT	34.0				
:	:	:							
H15	AD6	2.1							
H16	WEB	2.1	CSB			→DO0 to DO7 (LH) (HL)		1.70	1.65
H17	REB	1.0							
H18	CSB	1.0	REB			→DO0 to DO7 (LH) (HL)		1.70	1.65
H19	TIN	2.1							
H20	TEB	4.1	DI0 to DI7			→DO0 to DO7 (HH) (LL)		2.86	2.61
Equivalent Cells		3735							

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.460		
Address access time	tACA			8.460
Address output hold time	tOH	2.556		
CSB access time	tCSC			3.060
CSB output hold time	tCSL	0.990		3.060
CSB output set time	tCLL	1.020		
REB access time	tREC			3.060
REB output hold time	tREL	0.990		2.970
REB output set time	tRLL	1.020		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			3.402

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																
RB8F	256 words × 8 bits Single-port RAM	K18F × 1																																																																																																																																																																																
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																		
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="margin-top: 10px;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																										
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																									
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																									
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																									
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																									
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																									
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																									
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																									
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td colspan="2">AD0 to AD6 (LH)</td> <td></td> <td></td> <td>4.76</td> <td></td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO7 (HH)</td> <td></td> <td></td> <td>5.02</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>4.54</td> <td></td> </tr> <tr> <td>H16</td> <td>AD7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>4.48</td> <td></td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">CSB (LH)</td> <td></td> <td></td> <td>2.00</td> <td></td> </tr> <tr> <td>H18</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO7 (HL)</td> <td></td> <td></td> <td>1.83</td> <td></td> </tr> <tr> <td>H19</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">REB (LH)</td> <td></td> <td></td> <td>2.00</td> <td></td> </tr> <tr> <td>H20</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO7 (HL)</td> <td></td> <td></td> <td>1.83</td> <td></td> </tr> <tr> <td>H21</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI7 (HH)</td> <td></td> <td></td> <td>2.95</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO7 (LL)</td> <td></td> <td></td> <td>2.71</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (LH)				4.76		H09	AD0	2.1	N09	TOUT	34.0	→DO0 to DO7 (HH)				5.02		:	:	:				(HL)				4.54		H16	AD7	2.1				(LL)				4.48		H17	WEB	2.1				CSB (LH)				2.00		H18	REB	1.0				→DO0 to DO7 (HL)				1.83		H19	CSB	1.0				REB (LH)				2.00		H20	TIN	2.1				→DO0 to DO7 (HL)				1.83		H21	TEB	4.1				DI0 to DI7 (HH)				2.95								→DO0 to DO7 (LL)				2.71	
Input			Output			Switching speed																																																																																																																																																																												
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																										
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																													
:	:	:	:	:	:																																																																																																																																																																													
H08	DI7	2.1	N08	DO7	32.0	AD0 to AD6 (LH)				4.76																																																																																																																																																																								
H09	AD0	2.1	N09	TOUT	34.0	→DO0 to DO7 (HH)				5.02																																																																																																																																																																								
:	:	:				(HL)				4.54																																																																																																																																																																								
H16	AD7	2.1				(LL)				4.48																																																																																																																																																																								
H17	WEB	2.1				CSB (LH)				2.00																																																																																																																																																																								
H18	REB	1.0				→DO0 to DO7 (HL)				1.83																																																																																																																																																																								
H19	CSB	1.0				REB (LH)				2.00																																																																																																																																																																								
H20	TIN	2.1				→DO0 to DO7 (HL)				1.83																																																																																																																																																																								
H21	TEB	4.1				DI0 to DI7 (HH)				2.95																																																																																																																																																																								
						→DO0 to DO7 (LL)				2.71																																																																																																																																																																								
Equivalent Cells		6307																																																																																																																																																																																

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.036		
Address access time	tACA			9.036
Address output hold time	tOH	2.688		
CSB access time	tCSC			3.600
CSB output hold time	tCSL	1.098		3.294
CSB output set time	tCLL	1.200		
REB access time	tREC			3.600
REB output hold time	tREL	1.098		3.294
REB output set time	tRLL	1.200		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			3.888

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RB8H	512 words × 8 bits Single-port RAM	K18F × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO7 (HH)	(HL) (LL)		5.29	
:	:	:	:	:	:					
H08	DI7	2.1	N08	DO7	32.0				5.31	
H09	AD0	2.1	N09	TOUT	34.0				2.61	
:	:	:							4.90	
H17	AD6	2.1								
H16	WEB	2.1				CSB (LH) →DO0 to DO7 (HL)			2.46	
H17	REB	1.0							2.33	
H18	CSB	2.1								
H19	TIN	2.1				REB (LH) →DO0 to DO7 (HL)			2.32	
H20	TEB	4.1							2.23	
						DI0 to DI7 (HH) →DO0 to DO7 (LL)			3.24	
									3.14	
Equivalent Cells		12330								

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.558		
Address access time	tACA			9.558
Address output hold time	tOH	1.566		
CSB access time	tCSC			4.428
CSB output hold time	tCSL	1.398		4.194
CSB output set time	tCLL	1.476		
REB access time	tREC			4.176
REB output hold time	tREL	1.338		4.014
REB output set time	tRLL	1.392		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.446

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																					
RB8M	1K words × 8 bits Single-port RAM	K18F × 4																																																																																																																																					
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																							
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																															
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																														
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																														
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																														
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																														
1	X	X	X	1	X	X	0	X	Hold																																																																																																																														
1	X	X	X	X	1	1	0	X	Hold																																																																																																																														
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																														
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>24.0</td> <td rowspan="3">AD0 to AD9 (LH) →DO0 to DO7 (HH)</td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>24.0</td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td rowspan="3">CSB (LH) →DO0 to DO7 (HL)</td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H18</td> <td>AD9</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H20</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H21</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H22</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H23</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	24.0	AD0 to AD9 (LH) →DO0 to DO7 (HH)							:	:	:	:	:	:	H08	DI7	2.1	N08	DO7	24.0	H09	AD0	2.1	N09	TOUT	34.0	CSB (LH) →DO0 to DO7 (HL)							:	:	:	:	:	:	H18	AD9	2.1				H19	WEB	2.1				REB (LH) →DO0 to DO7 (HL)							H20	REB	1.0				H21	CSB	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)							H22	TIN	2.1				H23	TEB	4.1										
Input			Output			Switching speed																																																																																																																																	
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																															
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																												
H01	DI0	2.1	N01	DO0	24.0	AD0 to AD9 (LH) →DO0 to DO7 (HH)																																																																																																																																	
:	:	:	:	:	:																																																																																																																																		
H08	DI7	2.1	N08	DO7	24.0																																																																																																																																		
H09	AD0	2.1	N09	TOUT	34.0	CSB (LH) →DO0 to DO7 (HL)																																																																																																																																	
:	:	:	:	:	:																																																																																																																																		
H18	AD9	2.1																																																																																																																																					
H19	WEB	2.1				REB (LH) →DO0 to DO7 (HL)																																																																																																																																	
H20	REB	1.0																																																																																																																																					
H21	CSB	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)																																																																																																																																	
H22	TIN	2.1																																																																																																																																					
H23	TEB	4.1																																																																																																																																					
Equivalent Cells		24310																																																																																																																																					

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.990		
Address access time	tACA			9.990
Address output hold time	tOH	1.932		
CSB access time	tCSC			6.174
CSB output hold time	tCSL	1.866		5.598
CSB output set time	tCLL	2.058		
REB access time	tREC			4.536
REB output hold time	tREL	1.578		4.734
REB output set time	tRLL	1.512		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.968

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																															
RBAB	64 words × 10 bits Single-port RAM	K1AB × 1																																																																																																																															
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																	
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																									
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																								
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																								
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																								
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																								
1	X	X	X	1	X	X	0	X	Hold																																																																																																																								
1	X	X	X	X	1	1	0	X	Hold																																																																																																																								
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																								
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																	
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="3">AD0 to AD5 (LH) →DO0 to DO9 (HH)</td> <td rowspan="3"></td> <td rowspan="3"></td> <td rowspan="3">4.76</td> <td rowspan="3"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>2.1</td> <td>N10</td> <td>DO9</td> <td>32.0</td> </tr> <tr> <td>H11</td> <td>AD0</td> <td>2.1</td> <td>N11</td> <td>TOUT</td> <td>34.0</td> <td rowspan="2">CSB (LH) →DO0 to DO9 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.67</td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H16</td> <td>AD5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">REB (LH) →DO0 to DO9 (HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.67</td> <td rowspan="2"></td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI9 (HH) →DO0 to DO9 (LL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">2.69</td> <td rowspan="2"></td> </tr> <tr> <td>H19</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2.47</td> <td></td> </tr> <tr> <td>H21</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO9 (HH)			4.76		:	:	:	:	:	:	H10	DI9	2.1	N10	DO9	32.0	H11	AD0	2.1	N11	TOUT	34.0	CSB (LH) →DO0 to DO9 (HL)			1.67		:	:	:	:	:	:	H16	AD5	2.1				REB (LH) →DO0 to DO9 (HL)			1.67		H17	WEB	2.1				H18	REB	1.0				DI0 to DI9 (HH) →DO0 to DO9 (LL)			2.69		H19	CSB	1.0				H20	TIN	2.1							2.47		H21	TEB	4.1								
Input			Output			Switching speed																																																																																																																											
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																									
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO9 (HH)			4.76																																																																																																																								
:	:	:	:	:	:																																																																																																																												
H10	DI9	2.1	N10	DO9	32.0																																																																																																																												
H11	AD0	2.1	N11	TOUT	34.0	CSB (LH) →DO0 to DO9 (HL)			1.67																																																																																																																								
:	:	:	:	:	:																																																																																																																												
H16	AD5	2.1				REB (LH) →DO0 to DO9 (HL)			1.67																																																																																																																								
H17	WEB	2.1																																																																																																																															
H18	REB	1.0				DI0 to DI9 (HH) →DO0 to DO9 (LL)			2.69																																																																																																																								
H19	CSB	1.0																																																																																																																															
H20	TIN	2.1							2.47																																																																																																																								
H21	TEB	4.1																																																																																																																															
Equivalent Cells		2338																																																																																																																															

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.676		
Address access time	tACA			8.676
Address output hold time	tOH	2.604		
CSB access time	tCSC			3.006
CSB output hold time	tCSL	0.960		2.880
CSB output set time	tCLL	1.002		
REB access time	tREC			3.006
REB output hold time	tREL	0.960		2.880
REB output set time	tRLL	1.002		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			3.294

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBAD	128 words × 10 bits Single-port RAM	K1AB × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)	
						IN → OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH)		5.08	
:	:	:	:	:	:	→DO0 to DO9 (HH)		5.10	
H10	DI9	2.1	N10	DO9	32.0	(HL)		2.38	
H11	AD0	2.1	N11	TOUT	34.0	(LL)		4.76	
:	:	:							
H17	AD6	2.1							
H18	WEB	2.1							
H19	REB	1.0							
H20	CSB	2.1							
H21	TIN	2.1							
H22	TEB	4.1							
						CSB (LH)		2.12	
						→DO0 to DO9 (HL)		2.09	
						REB (LH)		1.97	
						→DO0 to DO9 (HL)		1.99	
						DI0 to DI9 (HH)		2.97	
						→DO0 to DO9 (LL)		2.89	
Equivalent Cells		4404							

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.180		
Address access time	tACA			9.180
Address output hold time	tOH	1.428		
CSB access time	tCSC			3.816
CSB output hold time	tCSL	1.254		3.762
CSB output set time	tCLL	1.272		
REB access time	tREC			3.546
REB output hold time	tREL	1.194		3.582
REB output set time	tRLL	1.182		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			3.834

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBAF	256 words × 10 bits Single-port RAM	K1AB × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)	
						IN → OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	24.0	AD0 to AD7 (LH) →DO0 to DO9 (HH)		5.31	
:	:	:	:	:	:				
H10	DI9	2.1	N10	DO9	24.0	→DO0 to DO9 (HL) (LL)		2.93	5.16
H11	AD0	2.1	N11	TOUT	34.0				
:	:	:							
H18	AD7	2.1							
H19	WEB	2.1	CSB (LH)				3.02		
H20	REB	1.0	→DO0 to DO9 (HL)				2.83		
H21	CSB	1.0	REB (LH)				2.16		
H22	TIN	2.1	→DO0 to DO9 (HL)				2.37		
H23	TEB	4.1	DI0 to DI9 (HH)				3.18		
						→DO0 to DO9 (LL)		3.30	
Equivalent Cells		8495							

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.558		
Address access time	tACA			9.558
Address output hold time	tOH	1.758		
CSB access time	tCSC			5.436
CSB output hold time	tCSL	1.698		5.094
CSB output set time	tCLL	1.812		
REB access time	tREC			3.888
REB output hold time	tREL	1.422		4.266
REB output set time	tRLL	1.296		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			4.338

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBAH	512 words × 10 bits Single-port RAM	K1AB × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed										
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								
						IN	→	OUT	MIN.	TYP.	MAX.					
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO9 (HH) (HL) (LL)				5.88						
:	:	:	:	:	:											
H10	DI9	2.1	N10	DO9	32.0											
H11	AD0	2.1	N11	TOUT	34.0											
:	:	:														
H19	AD8	2.1														
H20	WEB	2.1										CSB (LH)			3.56	
H21	REB	1.0										→DO0 to DO9 (HL)			3.37	
H22	CSB	2.1										REB (LH)			2.62	
H23	TIN	2.1										→DO0 to DO9 (HL)			2.91	
H24	TEB	4.1				DI0 to DI9 (HH)			3.66							
						→DO0 to DO9 (LL)			3.91							
Equivalent Cells		16689														

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.584		
Address access time	tACA			10.584
Address output hold time	tOH	2.184		
CSB access time	tCSC			6.408
CSB output hold time	tCSL	2.022		6.066
CSB output set time	tCLL	2.136		
REB access time	tREC			4.716
REB output hold time	tREL	1.746		5.238
REB output set time	tRLL	1.572		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			5.436

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBC7	16 words × 16 bits Single-port RAM	K147 × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD3 (LH) →DO0 to DO15 (HH)	(HL) (LL)		4.37	4.38
H16	DI15	2.1	N16	DO15	32.0					
H17	AD0	2.1	N17	TOUT	34.0	CSB (LH) →DO0 to DO15 (HL)		1.65	1.65	
H20	AD3	2.1				REB (LH) →DO0 to DO15 (HL)		1.65	1.65	
H21	WEB	2.1				DI0 to DI15 (HH) →DO0 to DO15 (LL)		2.53	2.38	
H22	REB	1.0								
H23	CSB	1.0								
H24	TIN	2.1								
H25	TEB	2.0								
Equivalent Cells		1722								

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.884		
Address access time	tACA			7.884
Address output hold time	tOH	2.316		
CSB access time	tCSC			2.970
CSB output hold time	tCSL	0.990		2.970
CSB output set time	tCLL	0.990		
REB access time	tREC			2.970
REB output hold time	tREL	0.990		2.970
REB output set time	tRLL	0.990		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.630		
CSB-WEB reset time	tCWR	4.819		
Write pulse width	tWP	4.819		
Address setup time	tAS	6.032		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.520		
Input data hold time	tDH	3.144		
WEB access time	tWEC			3.402

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBC9	32 words × 16 bits Single-port RAM	K149 × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)	
						IN → OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD4 (LH) →DO0 to DO15 (HH)		4.45	
:	:	:	:	:	:				
H16	DI15	2.1	N16	DO15	32.0	→DO0 to DO15 (HL) (LL)		4.46	
H17	AD0	2.1	N17	TOUT	34.0				
:	:	:							
H21	AD4	2.1							
H22	WEB	2.1							
H23	REB	1.0							
H24	CSB	1.0							
H25	TIN	2.1							
H26	TEB	2.0							
Equivalent Cells						2710			

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.028		
Address access time	tACA			8.028
Address output hold time	tOH	2.418		
CSB access time	tCSC			3.042
CSB output hold time	tCSL	1.008		3.024
CSB output set time	tCLL	1.014		
REB access time	tREC			3.042
REB output hold time	tREL	1.008		3.024
REB output set time	tRLL	1.014		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.464		
CSB-WEB reset time	tCWR	4.59		
Write pulse width	tWP	4.59		
Address setup time	tAS	6.096		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.187		
Input data hold time	tDH	3.114		
WEB access time	tWEC			3.438

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBCB	64 words × 16 bits Single-port RAM	K18B × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)						
						IN	→ OUT	MIN.	TYP.	MAX.				
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO15 (HH)	(HL)		4.71					
:	:	:	:	:	:						(LL)		4.75	
H16	DI15	2.1	N16	DO15	32.0									
H17	AD0	2.1	N17	TOUT	34.0	REB (LH) →DO0 to DO15 (HL)		1.62						
:	:	:								DI0 to DI15 (HH) →DO0 to DO15 (LL)		2.71	2.48	
H22	AD5	2.1												
H23	WEB	2.1												
H24	REB	1.0												
H25	CSB	1.0												
H26	TIN	2.1												
H27	TEB	2.0												
Equivalent Cells		3765												

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.550		
Address access time	tACA			8.550
Address output hold time	tOH	2.616		
CSB access time	tCSC			3.024
CSB output hold time	tCSL	0.972		2.916
CSB output set time	tCLL	1.008		
REB access time	tREC			3.024
REB output hold time	tREL	0.972		2.916
REB output set time	tRLL	1.008		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.482		
CSB-WEB reset time	tCWR	4.981		
Write pulse width	tWP	4.981		
Address setup time	tAS	6.722		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.375		
Input data hold time	tDH	3.119		
WEB access time	tWEC			3.330

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBCD	128 words × 16 bits Single-port RAM	K14D × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H16	DI15	2.1	N16	DO15	32.0	AD0 to AD6	(LH)			4.78	
H17	AD0	2.1	N17	TOUT	34.0	→DO0 to DO15	(HH)			4.79	
:	:	:					(HL)			4.40	
H23	AD6	2.1					(LL)			4.39	
H24	WEB	2.1				CSB	(LH)			1.79	
H25	REB	1.0				→DO0 to DO15	(HL)			1.76	
H26	CSB	1.0				REB	(LH)			1.79	
H27	TIN	2.1				→DO0 to DO15	(HL)			1.76	
H28	TEB	4.1				DI0 to DI15	(HH)			2.86	
						→DO0 to DO15	(LL)			2.62	
Equivalent Cells				7236							

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.622		
Address access time	tACA			8.622
Address output hold time	tOH	2.634		
CSB access time	tCSC			3.222
CSB output hold time	tCSL	1.056		3.168
CSB output set time	tCLL	1.074		
REB access time	tREC			3.222
REB output hold time	tREL	1.056		3.168
REB output set time	tRLL	1.074		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			3.636

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBCF	256 words × 16 bits Single-port RAM	K18F × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H16	DI15	2.1	N16	DO15	32.0	AD0 to AD7 (LH)				5.03	
H17	AD0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				5.07	
:	:	:				(HL)				4.60	
H24	AD7	2.1				(LL)				4.56	
H25	WEB	2.1				CSB (LH)				2.06	
H26	REB	1.0				→DO0 to DO15 (HL)				1.88	
H27	CSB	1.0				REB (LH)				2.06	
H28	TIN	2.1				→DO0 to DO15 (HL)				1.88	
H29	TEB	4.1				DI0 to DI15 (HH)				2.95	
						→DO0 to DO15 (LL)				2.72	
Equivalent Cells		12367									

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.126		
Address access time	tACA			9.126
Address output hold time	tOH	2.736		
CSB access time	tCSC			3.708
CSB output hold time	tCSL	1.128		3.384
CSB output set time	tCLL	1.236		
REB access time	tREC			3.708
REB output hold time	tREL	1.128		3.384
REB output set time	tRLL	1.236		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.032

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																											
RBCH	512 words × 16 bits Single-port RAM	K18F × 4																																																																																																																																																																																											
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																													
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																					
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																																				
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																																				
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																																				
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																																				
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																																				
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																																				
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																																				
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																																													
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="2">AD0 to AD8 (LH)</td> <td rowspan="2">→DO0 to DO15 (HH)</td> <td rowspan="2">(HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>→DO0 to DO15 (LL)</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td rowspan="2">CSB (LH)</td> <td rowspan="2">→DO0 to DO15 (HL)</td> <td rowspan="2">(HL)</td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H17</td> <td>AD0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td>REB (LH)</td> <td>→DO0 to DO15 (HL)</td> <td>(HL)</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H25</td> <td>AD8</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H28</td> <td>CSB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H29</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H30</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td colspan="2">Equivalent Cells</td> <td colspan="2" style="text-align: center;">24366</td> <td colspan="9"></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH)	→DO0 to DO15 (HH)	(HL)					:	:	:	:	:	:	→DO0 to DO15 (LL)						H16	DI15	2.1	N16	DO15	32.0	CSB (LH)	→DO0 to DO15 (HL)	(HL)					H17	AD0	2.1	N17	TOUT	34.0	REB (LH)	→DO0 to DO15 (HL)	(HL)					:	:	:											H25	AD8	2.1											H26	WEB	2.1											H27	REB	1.0											H28	CSB	2.1											H29	TIN	2.1											H30	TEB	4.1											Equivalent Cells		24366										
Input			Output			Switching speed																																																																																																																																																																																							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																					
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																		
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH)	→DO0 to DO15 (HH)	(HL)																																																																																																																																																																																					
:	:	:	:	:	:								→DO0 to DO15 (LL)																																																																																																																																																																																
H16	DI15	2.1	N16	DO15	32.0	CSB (LH)	→DO0 to DO15 (HL)	(HL)																																																																																																																																																																																					
H17	AD0	2.1	N17	TOUT	34.0								REB (LH)	→DO0 to DO15 (HL)	(HL)																																																																																																																																																																														
:	:	:																																																																																																																																																																																											
H25	AD8	2.1																																																																																																																																																																																											
H26	WEB	2.1																																																																																																																																																																																											
H27	REB	1.0																																																																																																																																																																																											
H28	CSB	2.1																																																																																																																																																																																											
H29	TIN	2.1																																																																																																																																																																																											
H30	TEB	4.1																																																																																																																																																																																											
Equivalent Cells		24366																																																																																																																																																																																											

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.828		
Address access time	tACA			9.828
Address output hold time	tOH	1.614		
CSB access time	tCSC			4.608
CSB output hold time	tCSL	1.446		4.338
CSB output set time	tCLL	1.536		
REB access time	tREC			4.374
REB output hold time	tREL	1.416		4.248
REB output set time	tRLL	1.458		


Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.752

HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Block Type	Function	Basic RAM
RBCM	1K words × 16 bits Single-port RAM	K18F × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

★

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD9 (LH)	→	DO0 to DO15 (HH)		5.91	
:	:	:	:	:	:				→DO0 to DO15 (HL)		5.81
H16	DI15	2.1	N16	DO15	32.0	CSB (LH)	→	DO0 to DO15 (HL)		3.57	
H17	AD0	2.1	N17	TOUT	34.0				→DO0 to DO15 (LL)		3.51
:	:	:				REB (LH)	→	DO0 to DO15 (HL)		2.75	
H26	AD9	2.1							→DO0 to DO15 (LL)		3.61
H27	WEB	2.1									
H28	REB	1.0									
H29	CSB	1.0									
H30	TIN	2.1									
H31	TEB	4.1									
Equivalent Cells		48372									

HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.638		
Address access time	tACA			10.638
Address output hold time	tOH	2.106		
CSB access time	tCSC			6.426
CSB output hold time	tCSL	1.956		5.868
CSB output set time	tCLL	2.142		
REB access time	tREC			4.950
REB output hold time	tREL	1.746		5.238
REB output set time	tRLL	1.650		


★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			5.616

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBEB	64 words × 20 bits Single-port RAM	K1AB × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)						
						IN	→	OUT	MIN.	TYP.	MAX.			
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5	→DO0 to DO19	(LH)		4.82				
:	:	:	:	:	:			(HH)		4.86				
H20	DI19	2.1	N20	DO19	32.0	CSB	→DO0 to DO19	(HL)		4.44				
H21	AD0	2.1	N21	TOUT	34.0			(LL)		4.40				
:	:	:							REB	→DO0 to DO19	(LH)	1.71	(HL)	1.64
H26	AD5	2.1												
H27	WEB	2.1												
H28	REB	1.0												
H29	CSB	1.0												
H30	TIN	2.1												
H31	TEB	2.0												
Equivalent Cells		4463												

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.748		
Address access time	tACA			8.748
Address output hold time	tOH	2.640		
CSB access time	tCSC			3.078
CSB output hold time	tCSL	0.948		2.952
CSB output set time	tCLL	1.026		
REB access time	tREC			3.078
REB output hold time	tREL	0.984		2.952
REB output set time	tRLL	1.026		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			3.420

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBED	128 words × 20 bits Single-port RAM	K1AB × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO19 (HH)			5.22	
:	:	:	:	:	:					
H20	DI19	2.1	N20	DO19	32.0	CSB (LL) →DO0 to DO19 (LH) (HL)			2.20	
H21	AD0	2.1	N21	TOUT	34.0					
:	:	:								
H27	AD6	2.1				REB (LH) →DO0 to DO19 (HL)			2.07	
H28	WEB	2.1								
H29	REB	1.0				DI0 to DI19 (HH) →DO0 to DO19 (LL)			2.99	
H30	CSB	2.1								
H31	TIN	2.1							2.10	
H32	TEB	2.0							2.90	

Equivalent Cells **8574**

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.396		
Address access time	tACA			9.396
Address output hold time	tOH	1.464		
CSB access time	tCSC			3.960
CSB output hold time	tCSL	1.296		3.888
CSB output set time	tCLL	1.320		
REB access time	tREC			3.726
REB output hold time	tREL	1.260		3.780
REB output set time	tRLL	1.242		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			4.086

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																												
RBEF	256 words × 20 bits Single-port RAM	K1AB × 8																																																																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																						
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																																					
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																																					
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																																					
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																																					
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																																					
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																																					
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																																					
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>DI19</td> <td>2.1</td> <td>N20</td> <td>DO19</td> <td>32.0</td> <td colspan="2">AD0 to AD7 (LH)</td> <td></td> <td></td> <td>5.61</td> <td></td> </tr> <tr> <td>H21</td> <td>AD0</td> <td>2.1</td> <td>N21</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO19 (HH)</td> <td></td> <td></td> <td>5.54</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>3.17</td> <td></td> </tr> <tr> <td>H28</td> <td>AD7</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>5.45</td> <td></td> </tr> <tr> <td>H29</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">CSB (LH)</td> <td></td> <td></td> <td>3.13</td> <td></td> </tr> <tr> <td>H30</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO19 (HL)</td> <td></td> <td></td> <td>2.94</td> <td></td> </tr> <tr> <td>H31</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">REB (LH)</td> <td></td> <td></td> <td>2.35</td> <td></td> </tr> <tr> <td>H32</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO19 (HL)</td> <td></td> <td></td> <td>2.59</td> <td></td> </tr> <tr> <td>H33</td> <td>TEB</td> <td>4.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI19 (HH)</td> <td></td> <td></td> <td>3.21</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO19 (LL)</td> <td></td> <td></td> <td>3.32</td> <td></td> </tr> <tr> <td colspan="2">Equivalent Cells</td> <td colspan="10" style="text-align: center;">16751</td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H20	DI19	2.1	N20	DO19	32.0	AD0 to AD7 (LH)				5.61		H21	AD0	2.1	N21	TOUT	34.0	→DO0 to DO19 (HH)				5.54		:	:	:				(HL)				3.17		H28	AD7	2.1				(LL)				5.45		H29	WEB	2.1				CSB (LH)				3.13		H30	REB	1.0				→DO0 to DO19 (HL)				2.94		H31	CSB	1.0				REB (LH)				2.35		H32	TIN	2.1				→DO0 to DO19 (HL)				2.59		H33	TEB	4.1				DI0 to DI19 (HH)				3.21								→DO0 to DO19 (LL)				3.32		Equivalent Cells		16751									
Input			Output			Switching speed																																																																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																									
:	:	:	:	:	:																																																																																																																																																																																									
H20	DI19	2.1	N20	DO19	32.0	AD0 to AD7 (LH)				5.61																																																																																																																																																																																				
H21	AD0	2.1	N21	TOUT	34.0	→DO0 to DO19 (HH)				5.54																																																																																																																																																																																				
:	:	:				(HL)				3.17																																																																																																																																																																																				
H28	AD7	2.1				(LL)				5.45																																																																																																																																																																																				
H29	WEB	2.1				CSB (LH)				3.13																																																																																																																																																																																				
H30	REB	1.0				→DO0 to DO19 (HL)				2.94																																																																																																																																																																																				
H31	CSB	1.0				REB (LH)				2.35																																																																																																																																																																																				
H32	TIN	2.1				→DO0 to DO19 (HL)				2.59																																																																																																																																																																																				
H33	TEB	4.1				DI0 to DI19 (HH)				3.21																																																																																																																																																																																				
						→DO0 to DO19 (LL)				3.32																																																																																																																																																																																				
Equivalent Cells		16751																																																																																																																																																																																												

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.098		
Address access time	tACA			10.098
Address output hold time	tOH	1.902		
CSB access time	tCSC			5.634
CSB output hold time	tCSL	1.764		5.292
CSB output set time	tCLL	1.878		
REB access time	tREC			4.230
REB output hold time	tREL	1.554		4.662
REB output set time	tRLL	1.410		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			4.860

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBEH	512 words × 20 bits Single-port RAM	K1AB × 16

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)						
						IN	→	OUT	MIN.	TYP.	MAX.			
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO19 (HH) (HL) (LL)				6.55	6.27	3.80	6.45	
:	:	:	:	:										
H20	DI19	2.1	N20	DO19	32.0									
H21	AD0	2.1	N21	TOUT	34.0									
:	:	:				CSB (LH) →DO0 to DO19 (HL)				3.72	3.52			
H29	AD8	2.1												
H30	WEB	2.1				REB (LH) →DO0 to DO19 (HL)				3.02	3.43			
H31	REB	1.0												
H32	CSB	2.1				DI0 to DI19 (HH) →DO0 to DO19 (LL)				3.70	3.98			
H33	TIN	2.1												
H34	TEB	4.1												
Equivalent Cells		33080												

HIGH DENSITY SINGLE-PORT RAM BLOCK

★

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	11.790		
Address access time	tACA			11.790
Address output hold time	tOH	2.280		
CSB access time	tCSC			6.696
CSB output hold time	tCSL	2.112		6.336
CSB output set time	tCLL	2.232		
REB access time	tREC			5.436
REB output hold time	tREL	2.058		6.174
REB output set time	tRLL	1.812		

★

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			6.660

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.262		
Address access time	tACA			8.262
Address output hold time	tOH	2.424		
CSB access time	tCSC			3.222
CSB output hold time	tCSL	1.098		3.294
CSB output set time	tCLL	1.074		
REB access time	tREC			3.222
REB output hold time	tREL	1.098		3.294
REB output set time	tRLL	1.074		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.630		
CSB-WEB reset time	tCWR	4.819		
Write pulse width	tWP	4.819		
Address setup time	tAS	6.032		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.520		
Input data hold time	tDH	3.144		
WEB access time	tWEC			3.816

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																
RBH9	32 words × 32 bits Single-port RAM	K149 × 8																																																																																																																																																																																
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																		
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>X</td> <td>Write , Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Result</td> <td>Test Mode</td> </tr> </tbody> </table> <div style="font-size: small;"> <p>X : Irrelevant DIn : Input data ADn : Address data CSB : Chip select WEB : Write enable REB : Read enable DOn : Output data TEB : Test enable TIN : Test clock TOUT: Output test result</p> </div>			TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation	1	X	DIn	ADn	0	0	1	0	X	Write	1	X	DIn	ADn	0	0	0	DIn	X	Write , Read	1	X	X	ADn	0	1	0	DOn	X	Read	1	X	X	X	1	X	X	0	X	Hold	1	X	X	X	X	1	1	0	X	Hold	0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																										
TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation																																																																																																																																																																									
1	X	DIn	ADn	0	0	1	0	X	Write																																																																																																																																																																									
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read																																																																																																																																																																									
1	X	X	ADn	0	1	0	DOn	X	Read																																																																																																																																																																									
1	X	X	X	1	X	X	0	X	Hold																																																																																																																																																																									
1	X	X	X	X	1	1	0	X	Hold																																																																																																																																																																									
0	CLOCK	X	X	X	X	X	X	Result	Test Mode																																																																																																																																																																									
<p>Caution WEB or CSB must be high during all address transition.</p>																																																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H32</td> <td>DI31</td> <td>2.1</td> <td>N32</td> <td>DO31</td> <td>32.0</td> <td>AD0 to AD4</td> <td>(LH)</td> <td></td> <td></td> <td>4.70</td> <td></td> </tr> <tr> <td>H33</td> <td>AD0</td> <td>2.1</td> <td>N33</td> <td>TOUT</td> <td>34.0</td> <td>→DO0 to DO31</td> <td>(HH)</td> <td></td> <td></td> <td>4.65</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td>(HL)</td> <td></td> <td></td> <td>4.22</td> <td></td> </tr> <tr> <td>H37</td> <td>AD4</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td></td> <td></td> <td>4.27</td> <td></td> </tr> <tr> <td>H38</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>CSB</td> <td>(LH)</td> <td></td> <td></td> <td>1.84</td> <td></td> </tr> <tr> <td>H39</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>→DO0 to DO31</td> <td>(HL)</td> <td></td> <td></td> <td>1.86</td> <td></td> </tr> <tr> <td>H40</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>REB</td> <td>(LH)</td> <td></td> <td></td> <td>1.84</td> <td></td> </tr> <tr> <td>H41</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td>→DO0 to DO31</td> <td>(HL)</td> <td></td> <td></td> <td>1.86</td> <td></td> </tr> <tr> <td>H42</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td>DI0 to DI31</td> <td>(HH)</td> <td></td> <td></td> <td>2.56</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>→DO0 to DO31</td> <td>(LL)</td> <td></td> <td></td> <td>2.39</td> <td></td> </tr> </tbody> </table>			Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H32	DI31	2.1	N32	DO31	32.0	AD0 to AD4	(LH)			4.70		H33	AD0	2.1	N33	TOUT	34.0	→DO0 to DO31	(HH)			4.65		:	:	:					(HL)			4.22		H37	AD4	2.1					(LL)			4.27		H38	WEB	2.1				CSB	(LH)			1.84		H39	REB	1.0				→DO0 to DO31	(HL)			1.86		H40	CSB	1.0				REB	(LH)			1.84		H41	TIN	2.1				→DO0 to DO31	(HL)			1.86		H42	TEB	2.0				DI0 to DI31	(HH)			2.56								→DO0 to DO31	(LL)			2.39	
Input			Output			Switching speed																																																																																																																																																																												
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																										
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																							
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																													
:	:	:	:	:	:																																																																																																																																																																													
H32	DI31	2.1	N32	DO31	32.0	AD0 to AD4	(LH)			4.70																																																																																																																																																																								
H33	AD0	2.1	N33	TOUT	34.0	→DO0 to DO31	(HH)			4.65																																																																																																																																																																								
:	:	:					(HL)			4.22																																																																																																																																																																								
H37	AD4	2.1					(LL)			4.27																																																																																																																																																																								
H38	WEB	2.1				CSB	(LH)			1.84																																																																																																																																																																								
H39	REB	1.0				→DO0 to DO31	(HL)			1.86																																																																																																																																																																								
H40	CSB	1.0				REB	(LH)			1.84																																																																																																																																																																								
H41	TIN	2.1				→DO0 to DO31	(HL)			1.86																																																																																																																																																																								
H42	TEB	2.0				DI0 to DI31	(HH)			2.56																																																																																																																																																																								
						→DO0 to DO31	(LL)			2.39																																																																																																																																																																								
Equivalent Cells		5222																																																																																																																																																																																

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.460		
Address access time	tACA			8.460
Address output hold time	tOH	2.532		
CSB access time	tCSC			3.312
CSB output hold time	tCSL	1.116		3.348
CSB output set time	tCLL	1.104		
REB access time	tREC			3.312
REB output hold time	tREL	1.116		3.348
REB output set time	tRLL	1.104		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.464		
CSB-WEB reset time	tCWR	4.590		
Write pulse width	tWP	4.590		
Address setup time	tAS	6.096		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.187		
Input data hold time	tDH	3.114		
WEB access time	tWEC			3.888

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBHB	64 words × 32 bits Single-port RAM	K18B × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5	→DO0 to DO31	(LH)		4.84	
:	:	:	:	:	:			(HH)		4.85	
H32	DI31	2.1	N32	DO31	32.0			(HL)		4.50	
H33	AD0	2.1	N33	TOUT	34.0			(LL)		4.49	
:	:	:				CSB	→DO0 to DO31	(LH)		1.76	
H38	AD5	2.1						(HL)		1.73	
H39	WEB	2.1				REB	→DO0 to DO31	(LH)		1.76	
H40	REB	1.0						(HL)		1.73	
H41	CSB	1.0				DI0 to DI31	→DO0 to DO31	(HH)		2.71	
H42	TIN	2.1						(LL)		2.48	
H43	TEB	2.0									
Equivalent Cells		7318									

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.730		
Address access time	tACA			8.730
Address output hold time	tOH	2.694		
CSB access time	tCSC			3.168
CSB output hold time	tCSL	1.038		3.114
CSB output set time	tCLL	1.056		
REB access time	tREC			3.168
REB output hold time	tREL	1.038		3.114
REB output set time	tRLL	1.056		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.482		
CSB-WEB reset time	tCWR	4.981		
Write pulse width	tWP	4.981		
Address setup time	tAS	6.722		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.375		
Input data hold time	tDH	3.119		
WEB access time	tWEC			3.564

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBHD	128 words × 32 bits Single-port RAM	K14D × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO31 (HH)			5.08	
:	:	:	:	:	:					
H32	DI31	2.1	N32	DO31	32.0	AD0 to AD6 (HL) →DO0 to DO31 (LL)			4.61	
H33	AD0	2.1	N33	TOUT	34.0					
:	:	:				CSB (LH) →DO0 to DO31 (HL)			1.97	
H39	AD6	2.1								
H40	WEB	2.1				REB (LH) →DO0 to DO31 (HL)			1.99	
H41	REB	1.0								
H42	CSB	1.0				DI0 to DI31 (HH) →DO0 to DO31 (LL)			1.97	
H43	TIN	2.1								
H44	TEB	4.1							2.87	
									2.62	
Equivalent Cells		14245								

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.144		
Address access time	tACA			9.144
Address output hold time	tOH	2.766		
CSB access time	tCSC			3.546
CSB output hold time	tCSL	1.194		3.582
CSB output set time	tCLL	1.182		
REB access time	tREC			3.546
REB output hold time	tREL	1.194		3.582
REB output set time	tRLL	1.182		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.114		
CSB-WEB reset time	tCWR	5.056		
Write pulse width	tWP	5.056		
Address setup time	tAS	6.281		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.540		
Input data hold time	tDH	2.956		
WEB access time	tWEC			4.158

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBHF	256 words × 32 bits Single-port RAM	K18F × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 (LH) →DO0 to DO31 (HH)				5.20	
:	:	:	:	:	:						
H32	DI31	2.1	N32	DO31	32.0						
H33	AD0	2.1	N33	TOUT	34.0	CSB (LH) →DO0 to DO31 (HL)				2.17	
:	:	:									
H40	AD7	2.1									
H41	WEB	2.1				REB (LH) →DO0 to DO31 (HL)				2.17	
H42	REB	1.0									
H43	CSB	1.0									
H44	TIN	2.1				DI0 to DI31 (HH) →DO0 to DO31 (LL)				2.96	
H45	TEB	4.1									
Equivalent Cells		24442									

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.360		
Address access time	tACA			9.360
Address output hold time	tOH	2.826		
CSB access time	tCSC			3.906
CSB output hold time	tCSL	1.206		3.618
CSB output set time	tCLL	1.302		
REB access time	tREC			3.906
REB output hold time	tREL	1.206		3.618
REB output set time	tRLL	1.302		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.338

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBHH	512 words × 32 bits Single-port RAM	K18F × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DO _n	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DO _n	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DO_n : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO31 (HH)	(HL)		5.81	
:	:	:	:	:	:		(HL)		5.69	
H32	DI31	2.1	N32	DO31	32.0		(LL)		2.83	
H33	AD0	2.1	N33	TOUT	34.0		(LL)	5.43		
:	:	:				CSB	(LH)		2.75	
H41	AD8	2.1					→DO0 to DO31 (HL)		2.55	
H42	WEB	2.1				REB	(LH)		2.65	
H43	REB	1.0					→DO0 to DO31 (HL)		2.63	
H44	CSB	2.1				DI0 to DI31 (HH) →DO0 to DO31 (LL)	(HH)		3.26	
H45	TIN	2.1					(LL)		3.18	
H46	TEB	4.1								
Equivalent Cells		48463								

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.458		
Address access time	tACA			10.458
Address output hold time	tOH	1.698		
CSB access time	tCSC			4.950
CSB output hold time	tCSL	1.530		4.590
CSB output set time	tCLL	1.650		
REB access time	tREC			4.770
REB output hold time	tREL	1.578		4.734
REB output set time	tRLL	1.590		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			5.382

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBKB	64 words × 40 bits Single-port RAM	K1AB × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)					
						IN	→	OUT	MIN.	TYP.	MAX.		
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD5 (LH) →DO0 to DO39 (HH)				4.96			
:	:	:	:	:	:								
H40	DI39	2.1	N40	DO39	32.0								
H41	AD0	2.1	N41	TOUT	34.0							(HL)	4.54
:	:	:										(LL)	4.54
H46	AD5	2.1				CSB (LH) →DO0 to DO39 (HL)			1.81	1.75			
H47	WEB	2.1											
H48	REB	1.0				REB (LH) →DO0 to DO39 (HL)			1.81	1.75			
H49	CSB	1.0											
H50	TIN	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)			2.70	2.48			
H51	TEB	2.0											
Equivalent Cells		8704											

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.928		
Address access time	tACA			8.928
Address output hold time	tOH	2.724		
CSB access time	tCSC			3.258
CSB output hold time	tCSL	1.050		3.150
CSB output set time	tCLL	1.086		
REB access time	tREC			3.258
REB output hold time	tREL	1.050		3.150
REB output set time	tRLL	1.086		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			3.654

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBKD	128 words × 40 bits Single-port RAM	K1AB × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DO _n	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DO _n	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DO_n : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)	
						IN → OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD6 (LH) →DO0 to DO39 (HH)		5.51	
:	:	:	:	:	:				
H40	DI39	2.1	N40	DO39	32.0	→DO0 to DO39 (HL) (LL)		2.55	5.19
H41	AD0	2.1	N41	TOUT	34.0				
:	:	:							
H47	AD6	2.1							
H48	WEB	2.1							
H49	REB	1.0							
H50	CSB	2.1							
H51	TIN	2.1							
H52	TEB	2.0							
Equivalent Cells						16905			

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.918		
Address access time	tACA			9.918
Address output hold time	tOH	1.530		
CSB access time	tCSC			4.230
CSB output hold time	tCSL	1.362		4.086
CSB output set time	tCLL	1.410		
REB access time	tREC			4.050
REB output hold time	tREL	1.398		4.194
REB output set time	tRLL	1.350		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.953		
CSB-WEB reset time	tCWR	5.414		
Write pulse width	tWP	5.414		
Address setup time	tAS	6.761		
Address hold time	tAH	2.778		
Input data setup time	tDS	4.279		
Input data hold time	tDH	3.288		
WEB access time	tWEC			4.608

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBKF	256 words × 40 bits Single-port RAM	K18F × 5

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)				
						IN	→	OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD7 (LH)				5.29		
:	:	:	:	:	:	→DO0 to DO39 (HH)				5.26		
H40	DI39	2.1	N40	DO39	32.0	(HL)				4.78		
H41	AD0	2.1	N41	TOUT	34.0	(LL)				4.81		
:	:	:					CSB (LH)				2.22	
H48	AD7	2.1					→DO0 to DO39 (HL)				2.08	
H49	WEB	2.1					REB (LH)				2.22	
H50	REB	1.0					→DO0 to DO39 (HL)				2.08	
H51	CSB	1.0					DI0 to DI39 (HH)				2.96	
H52	TIN	2.1					→DO0 to DO39 (LL)				2.73	
H53	TEB	4.1										
Equivalent Cells		30497										

HIGH DENSITY SINGLE-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	9.522		
Address access time	tACA			9.522
Address output hold time	tOH	2.868		
CSB access time	tCSC			3.996
CSB output hold time	tCSL	1.248		3.744
CSB output set time	tCLL	1.332		
REB access time	tREC			3.996
REB output hold time	tREL	1.248		3.744
REB output set time	tRLL	1.332		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			4.482

HIGH DENSITY SINGLE-PORT RAM BLOCK

Block Type	Function	Basic RAM
RBKH	512 words × 40 bits Single-port RAM	K18F × 10

Logic Diagram



Truth Table

TEB	TIN	DIn	ADn	CSB	WEB	REB	DOn	TOUT	Operation
1	X	DIn	ADn	0	0	1	0	X	Write
1	X	DIn	ADn	0	0	0	DIn	X	Write , Read
1	X	X	ADn	0	1	0	DOn	X	Read
1	X	X	X	1	X	X	0	X	Hold
1	X	X	X	X	1	1	0	X	Hold
0	CLOCK	X	X	X	X	X	X	Result	Test Mode

X : Irrelevant
DIn : Input data
ADn : Address data
CSB : Chip select
WEB : Write enable
REB : Read enable
DOn : Output data
TEB : Test enable
TIN : Test clock
TOUT : Output test result

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)				
						IN	→	OUT	MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	AD0 to AD8 (LH) →DO0 to DO39 (HH)						
:	:	:	:	:	:							
H40	DI39	2.1	N40	DO39	32.0							
H41	AD0	2.1	N41	TOUT	34.0							
:	:	:				CSB (LH) →DO0 to DO39 (HL)						
H49	AD8	2.1										
H50	WEB	2.1				REB (LH) →DO0 to DO39 (HL)						
H51	REB	1.0										
H52	CSB	2.1				DI0 to DI39 (HH) →DO0 to DO39 (LL)						
H53	TIN	2.1										
H54	TEB	4.1										
Equivalent Cells				60499								

HIGH DENSITY SINGLE-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	10.170		
Address access time	tACA			10.170
Address output hold time	tOH	1.740		
CSB access time	tCSC			5.148
CSB output hold time	tCSL	1.584		4.752
CSB output set time	tCLL	1.716		
REB access time	tREC			5.004
REB output hold time	tREL	1.674		5.002
REB output set time	tRLL	1.668		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.555		
CSB-WEB reset time	tCWR	6.128		
Write pulse width	tWP	6.128		
Address setup time	tAS	5.297		
Address hold time	tAH	3.130		
Input data setup time	tDS	3.800		
Input data hold time	tDH	4.188		
WEB access time	tWEC			5.094

[MEMO]

CHAPTER 2

HIGH DENSITY

DUAL-PORT RAM BLOCK

(Soft Macro)

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																									
R947	16 words × 4 bits Dual-port RAM	K247 × 1																																																																																																																																																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <td colspan="6"></td> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H08</td> <td>WA3</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H09</td> <td>RA0</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H12</td> <td>RA3</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H13</td> <td>WEB</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H14</td> <td>WSB</td> <td>1.0</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H15</td> <td>RSB</td> <td>1.0</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>TIN</td> <td>2.1</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>TEB</td> <td>2.0</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0						:	:	:	:	:	:						H04	DI3	2.1	N04	DO3	32.0						H05	WA0	2.1	N05	TOUT	34.0						:	:	:									H08	WA3	2.1									H09	RA0	2.1									:	:	:									H12	RA3	2.1									H13	WEB	2.1									H14	WSB	1.0									H15	RSB	1.0									H16	TIN	2.1									H17	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																
Input			Output			Switching speed																																																																																																																																																																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																																			
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																	
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																						
:	:	:	:	:	:																																																																																																																																																																																																																																																																																						
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																																																																																																																																																																						
H05	WA0	2.1	N05	TOUT	34.0																																																																																																																																																																																																																																																																																						
:	:	:																																																																																																																																																																																																																																																																																									
H08	WA3	2.1																																																																																																																																																																																																																																																																																									
H09	RA0	2.1																																																																																																																																																																																																																																																																																									
:	:	:																																																																																																																																																																																																																																																																																									
H12	RA3	2.1																																																																																																																																																																																																																																																																																									
H13	WEB	2.1																																																																																																																																																																																																																																																																																									
H14	WSB	1.0																																																																																																																																																																																																																																																																																									
H15	RSB	1.0																																																																																																																																																																																																																																																																																									
H16	TIN	2.1																																																																																																																																																																																																																																																																																									
H17	TEB	2.0																																																																																																																																																																																																																																																																																									
Equivalent Cells		727																																																																																																																																																																																																																																																																																									

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	5.958		
Address access time	tACA			5.958
Address output hold time	tOH	1.932		
RSB access time	tREC			2.736
RSB output hold time	tREL	0.996		2.988
RSB output set time	tRLL	0.912		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.161		
WSB-WEB reset time	tCWR	3.514		
Write pulse width	tWP	3.514		
Address setup time	tAS	5.920		
Address hold time	tAH	2.728		
Input data setup time	tDS	3.781		
Input data hold time	tDH	2.963		
WEB access time	tWEC			6.066

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																							
R949	32 words × 4 bits Dual-port RAM	K249 × 1																																																																																																																																																																																																																																																							
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																									
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="5">RA0 to RA5 →DO0 to DO3</td> <td>(LH)</td> <td rowspan="5"></td> <td rowspan="5">3.44</td> <td rowspan="5"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td>(HL)</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td></td> </tr> <tr> <td>H09</td> <td>WA5</td> <td>2.1</td> <td colspan="3"></td> <td rowspan="2">RSB →DO0 to DO3</td> <td>(LH)</td> <td rowspan="2"></td> <td rowspan="2">1.52</td> <td rowspan="2"></td> </tr> <tr> <td>H10</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td>(HL)</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="2"></td> <td rowspan="3">DI0 to DI3 →DO0 to DO3</td> <td rowspan="3">3.21</td> <td rowspan="3"></td> </tr> <tr> <td>H14</td> <td>RA5</td> <td>2.1</td> <td colspan="3"></td> <td>(HH)</td> </tr> <tr> <td>H15</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td>(LL)</td> </tr> <tr> <td>H16</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td rowspan="2">3.29</td> <td rowspan="2"></td> </tr> <tr> <td>H17</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> </tr> <tr> <td>H18</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H19</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 →DO0 to DO3	(LH)		3.44		:	:	:	:	:	:	(HH)	H04	DI3	2.1	N04	DO3	32.0	(HL)	H05	WA0	2.1	N05	TOUT	34.0	(LL)	:	:	:	:	:	:		H09	WA5	2.1				RSB →DO0 to DO3	(LH)		1.52		H10	RA0	2.1				(HL)	:	:	:						DI0 to DI3 →DO0 to DO3	3.21		H14	RA5	2.1				(HH)	H15	WEB	2.1				(LL)	H16	WSB	1.0						3.29		H17	RSB	1.0						H18	TIN	2.1								H19	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																														
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																														
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																														
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																														
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																														
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																														
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																														
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																														
Input			Output			Switching speed																																																																																																																																																																																																																																																			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																	
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 →DO0 to DO3	(LH)		3.44																																																																																																																																																																																																																																																
:	:	:	:	:	:		(HH)																																																																																																																																																																																																																																																		
H04	DI3	2.1	N04	DO3	32.0		(HL)																																																																																																																																																																																																																																																		
H05	WA0	2.1	N05	TOUT	34.0		(LL)																																																																																																																																																																																																																																																		
:	:	:	:	:	:																																																																																																																																																																																																																																																				
H09	WA5	2.1				RSB →DO0 to DO3	(LH)		1.52																																																																																																																																																																																																																																																
H10	RA0	2.1					(HL)																																																																																																																																																																																																																																																		
:	:	:						DI0 to DI3 →DO0 to DO3	3.21																																																																																																																																																																																																																																																
H14	RA5	2.1				(HH)																																																																																																																																																																																																																																																			
H15	WEB	2.1				(LL)																																																																																																																																																																																																																																																			
H16	WSB	1.0						3.29																																																																																																																																																																																																																																																	
H17	RSB	1.0																																																																																																																																																																																																																																																							
H18	TIN	2.1																																																																																																																																																																																																																																																							
H19	TEB	2.0																																																																																																																																																																																																																																																							
Equivalent Cells		1190																																																																																																																																																																																																																																																							

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.318		
Address access time	tACA			6.318
Address output hold time	tOH	2.064		
RSB access time	tREC			2.736
RSB output hold time	tREL	0.996		2.988
RSB output set time	tRLL	0.912		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.196		
WSB-WEB reset time	tCWR	3.463		
Write pulse width	tWP	3.463		
Address setup time	tAS	6.018		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.856		
Input data hold time	tDH	2.857		
WEB access time	tWEC			6.372

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																									
R94B	64 words × 4 bits Dual-port RAM	K249 × 2																																																																																																																																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA5 →DO0 to DO3</td> <td>(LH)</td> <td rowspan="4"></td> <td rowspan="4">3.76</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> <td>(HL)</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> <td rowspan="2">RSB →DO0 to DO3</td> <td>(LH)</td> <td rowspan="2">2.17</td> <td rowspan="2"></td> </tr> <tr> <td>H10</td> <td>WA5</td> <td>2.1</td> <td colspan="4"></td> <td>(HL)</td> <td rowspan="2">2.35</td> </tr> <tr> <td>H11</td> <td>RA0</td> <td>2.1</td> <td colspan="4"></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td rowspan="2">3.49</td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> <td>(LL)</td> <td rowspan="2">3.70</td> </tr> <tr> <td>H16</td> <td>RA5</td> <td>2.1</td> <td colspan="4"></td> <td colspan="4"></td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>2.1</td> <td colspan="4"></td> <td colspan="4"></td> </tr> <tr> <td>H18</td> <td>WSB</td> <td>1.0</td> <td colspan="4"></td> <td colspan="4"></td> </tr> <tr> <td>H19</td> <td>RSB</td> <td>1.0</td> <td colspan="4"></td> <td colspan="4"></td> </tr> <tr> <td>H20</td> <td>TIN</td> <td>2.1</td> <td colspan="4"></td> <td colspan="4"></td> </tr> <tr> <td>H21</td> <td>TEB</td> <td>2.0</td> <td colspan="4"></td> <td colspan="4"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 →DO0 to DO3	(LH)		3.76		:	:	:	:	:	:	(HH)	H04	DI3	2.1	N04	DO3	32.0	(HL)	H05	WA0	2.1	N05	TOUT	34.0	(LL)	:	:	:					RSB →DO0 to DO3	(LH)	2.17		H10	WA5	2.1					(HL)	2.35	H11	RA0	2.1					DI0 to DI3 →DO0 to DO3	(HH)	3.49		:	:	:					(LL)	3.70	H16	RA5	2.1									H17	WEB	2.1									H18	WSB	1.0									H19	RSB	1.0									H20	TIN	2.1									H21	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																
Input			Output			Switching speed																																																																																																																																																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																			
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																	
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 →DO0 to DO3	(LH)		3.76																																																																																																																																																																																																																																																																		
:	:	:	:	:	:		(HH)																																																																																																																																																																																																																																																																				
H04	DI3	2.1	N04	DO3	32.0		(HL)																																																																																																																																																																																																																																																																				
H05	WA0	2.1	N05	TOUT	34.0		(LL)																																																																																																																																																																																																																																																																				
:	:	:					RSB →DO0 to DO3	(LH)	2.17																																																																																																																																																																																																																																																																		
H10	WA5	2.1						(HL)			2.35																																																																																																																																																																																																																																																																
H11	RA0	2.1					DI0 to DI3 →DO0 to DO3	(HH)	3.49																																																																																																																																																																																																																																																																		
:	:	:						(LL)			3.70																																																																																																																																																																																																																																																																
H16	RA5	2.1																																																																																																																																																																																																																																																																									
H17	WEB	2.1																																																																																																																																																																																																																																																																									
H18	WSB	1.0																																																																																																																																																																																																																																																																									
H19	RSB	1.0																																																																																																																																																																																																																																																																									
H20	TIN	2.1																																																																																																																																																																																																																																																																									
H21	TEB	2.0																																																																																																																																																																																																																																																																									
Equivalent Cells		2164																																																																																																																																																																																																																																																																									

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.966		
Address access time	tACA			6.966
Address output hold time	tOH	1.500		
RSB access time	tREC			3.906
RSB output hold time	tREL	1.410		4.230
RSB output set time	tRLL	1.302		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.196		
WSB-WEB reset time	tCWR	3.463		
Write pulse width	tWP	3.463		
Address setup time	tAS	6.018		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.856		
Input data hold time	tDH	2.857		
WEB access time	tWEC			7.128

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																						
R94D	128 words × 4 bits Dual-port RAM	K24D × 1																																																																																																																																																																																																																																																						
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																								
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA6 (LH) →DO0 to DO3 (HH) (HL) (LL)</td> <td rowspan="4"></td> <td rowspan="4">4.00</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>2.1</td> <td>N04</td> <td>DO3</td> <td>32.0</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>2.1</td> <td>N05</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2"></td> <td rowspan="2">1.58</td> <td rowspan="2">1.72</td> </tr> <tr> <td>H11</td> <td>WA6</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H12</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="2"></td> <td rowspan="2">3.89</td> <td rowspan="2">3.95</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>RA6</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H21</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H22</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H23</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 (LH) →DO0 to DO3 (HH) (HL) (LL)		4.00		:	:	:	:	:	:	H04	DI3	2.1	N04	DO3	32.0	H05	WA0	2.1	N05	TOUT	34.0	:	:	:				RSB (LH) →DO0 to DO3 (HL)		1.58	1.72	H11	WA6	2.1				H12	RA0	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)		3.89	3.95	:	:	:				H18	RA6	2.1								H19	WEB	2.1								H20	WSB	1.0								H21	RSB	1.0								H22	TIN	2.1								H23	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																													
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																													
Input			Output			Switching speed																																																																																																																																																																																																																																																		
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 (LH) →DO0 to DO3 (HH) (HL) (LL)		4.00																																																																																																																																																																																																																																																
:	:	:	:	:	:																																																																																																																																																																																																																																																			
H04	DI3	2.1	N04	DO3	32.0																																																																																																																																																																																																																																																			
H05	WA0	2.1	N05	TOUT	34.0																																																																																																																																																																																																																																																			
:	:	:				RSB (LH) →DO0 to DO3 (HL)		1.58	1.72																																																																																																																																																																																																																																															
H11	WA6	2.1																																																																																																																																																																																																																																																						
H12	RA0	2.1				DI0 to DI3 (HH) →DO0 to DO3 (LL)		3.89	3.95																																																																																																																																																																																																																																															
:	:	:																																																																																																																																																																																																																																																						
H18	RA6	2.1																																																																																																																																																																																																																																																						
H19	WEB	2.1																																																																																																																																																																																																																																																						
H20	WSB	1.0																																																																																																																																																																																																																																																						
H21	RSB	1.0																																																																																																																																																																																																																																																						
H22	TIN	2.1																																																																																																																																																																																																																																																						
H23	TEB	2.0																																																																																																																																																																																																																																																						
Equivalent Cells		2979																																																																																																																																																																																																																																																						

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.290		
Address access time	tACA			7.290
Address output hold time	tOH	2.382		
RSB access time	tREC			2.844
RSB output hold time	tREL	1.032		3.096
RSB output set time	tRLL	0.948		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.836		
WSB-WEB reset time	tCWR	3.964		
Write pulse width	tWP	3.964		
Address setup time	tAS	6.157		
Address hold time	tAH	2.715		
Input data setup time	tDS	4.276		
Input data hold time	tDH	2.778		
WEB access time	tWEC			7.578

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R94F	256 words × 4 bits Dual-port RAM	K24D × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)	
						IN → OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA7 →DO0 to DO3	(LH)	4.33	
:	:	:	:	:	:		(HH)	4.34	
H04	DI3	2.1	N04	DO3	32.0		(HL)	2.56	
H05	WA0	2.1	N05	TOUT	34.0		(LL)	4.39	
H12	WA7	2.1				RSB →DO0 to DO3	(LH)	2.24	
H13	RA0	2.1					(HL)	2.41	
H20	RA7	2.1				DI0 to DI3 →DO0 to DO3	(HH)	4.18	
H21	WEB	2.1					(LL)	4.37	
H22	WSB	1.0							
H23	RSB	1.0							
H24	TIN	2.1							
H25	TEB	2.0							

Equivalent Cells **5692**

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.902		
Address access time	tACA			7.902
Address output hold time	tOH	1.536		
RSB access time	tREC			4.032
RSB output hold time	tREL	1.446		4.338
RSB output set time	tRLL	1.344		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.836		
WSB-WEB reset time	tCWR	3.964		
Write pulse width	tWP	3.964		
Address setup time	tAS	6.157		
Address hold time	tAH	2.715		
Input data setup time	tDS	4.276		
Input data hold time	tDH	2.778		
WEB access time	tWEC			8.334

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R94H	512 words × 4 bits Dual-port RAM	K24D × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA8 →DO0 to DO3	(LH)		4.51	
:	:	:	:	:	:		(HH)			
H04	DI3	2.1	N04	DO3	32.0		(HL)			
H05	WA0	2.1	N05	TOUT	34.0		(LL)			
:	:	:				RSB →DO0 to DO3	(LH)	2.68	3.03	
H13	WA8	2.1					(HL)			
H14	RA0	2.1				DI0 to DI3 →DO0 to DO3	(HH)	4.30	4.73	
:	:	:					(LL)			
H22	RA8	2.1								
H23	WEB	2.1								
H24	WSB	1.0								
H25	RSB	1.0								
H26	TIN	2.1								
H27	TEB	2.0								
Equivalent Cells		11056								

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.568		
Address access time	tACA			8.568
Address output hold time	tOH	2.040		
RSB access time	tREC			4.824
RSB output hold time	tREL	1.818		5.454
RSB output set time	tRLL	1.608		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.847		
WSB-WEB reset time	tCWR	3.964		
Write pulse width	tWP	3.964		
Address setup time	tAS	6.181		
Address hold time	tAH	2.702		
Input data setup time	tDS	4.276		
Input data hold time	tDH	2.778		
WEB access time	tWEC			8.982

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																						
R987	16 words × 8 bits Dual-port RAM	K247 × 2																																																																																																																																																																																																																																																						
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																								
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA3 (LH) →DO0 to DO7 (HH) (HL) (LL)</td> <td rowspan="4"></td> <td rowspan="4">3.32</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2">1.55</td> <td rowspan="2">1.70</td> </tr> <tr> <td>H12</td> <td>WA3</td> <td>2.1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H13</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2">3.01</td> <td rowspan="2">3.09</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>RA3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H19</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H21</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA3 (LH) →DO0 to DO7 (HH) (HL) (LL)		3.32		:	:	:	:	:	:	H08	DI7	2.1	N08	DO7	32.0	H09	WA0	2.1	N09	TOUT	34.0	:	:	:				RSB (LH) →DO0 to DO7 (HL)		1.55	1.70	H12	WA3	2.1				H13	RA0	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)		3.01	3.09	:	:	:				H16	RA3	2.1								H17	WEB	2.1								H18	WSB	1.0								H19	RSB	1.0								H20	TIN	2.1								H21	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																													
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																													
Input			Output			Switching speed																																																																																																																																																																																																																																																		
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																															
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA3 (LH) →DO0 to DO7 (HH) (HL) (LL)		3.32																																																																																																																																																																																																																																																
:	:	:	:	:	:																																																																																																																																																																																																																																																			
H08	DI7	2.1	N08	DO7	32.0																																																																																																																																																																																																																																																			
H09	WA0	2.1	N09	TOUT	34.0																																																																																																																																																																																																																																																			
:	:	:				RSB (LH) →DO0 to DO7 (HL)		1.55	1.70																																																																																																																																																																																																																																															
H12	WA3	2.1																																																																																																																																																																																																																																																						
H13	RA0	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)		3.01	3.09																																																																																																																																																																																																																																															
:	:	:																																																																																																																																																																																																																																																						
H16	RA3	2.1																																																																																																																																																																																																																																																						
H17	WEB	2.1																																																																																																																																																																																																																																																						
H18	WSB	1.0																																																																																																																																																																																																																																																						
H19	RSB	1.0																																																																																																																																																																																																																																																						
H20	TIN	2.1																																																																																																																																																																																																																																																						
H21	TEB	2.0																																																																																																																																																																																																																																																						
Equivalent Cells		1243																																																																																																																																																																																																																																																						

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.048		
Address access time	tACA			6.048
Address output hold time	tOH	1.968		
RSB access time	tREC			2.790
RSB output hold time	tREL	1.020		3.060
RSB output set time	tRLL	0.930		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.172		
WSB-WEB reset time	tCWR	3.514		
Write pulse width	tWP	3.514		
Address setup time	tAS	5.944		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.781		
Input data hold time	tDH	2.963		
WEB access time	tWEC			6.156

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R989	32 words × 8 bits Dual-port RAM	K249 × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed			
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)	
						IN → OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA4 (LH) →DO0 to DO7 (HH)		3.50	
:	:	:	:	:	:				
H08	DI7	2.1	N08	DO7	32.0	RSB (LH) →DO0 to DO7 (HL)		1.56	
H09	WA0	2.1	N09	TOUT	34.0				
:	:	:							
H13	WA4	2.1							
H14	RA0	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)		3.21	
:	:	:							
H18	RA4	2.1						1.72	
H19	WEB	2.1							
H20	WSB	1.0							
H21	RSB	1.0							
H22	TIN	2.1							
H23	TEB	2.0							
Equivalent Cells		2160							

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.390		
Address access time	tACA			6.390
Address output hold time	tOH	2.100		
RSB access time	tREC			2.808
RSB output hold time	tREL	1.032		3.096
RSB output set time	tRLL	0.936		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.196		
WSB-WEB reset time	tCWR	3.463		
Write pulse width	tWP	3.463		
Address setup time	tAS	6.018		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.856		
Input data hold time	tDH	2.857		
WEB access time	tWEC			6.498

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R98B	64 words × 8 bits Dual-port RAM	K28B × 1

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA5 (LH) →DO0 to DO7 (HH) (HL) (LL)			3.97	
:	:	:	:	:	:					
H08	DI7	2.1	N08	DO7	32.0					
H09	WA0	2.1	N09	TOUT	34.0					
:	:	:				RSB (LH) →DO0 to DO7 (HL)			1.56	1.68
H14	WA5	2.1								
H15	RA0	2.1				DI0 to DI7 (HH) →DO0 to DO7 (LL)			3.81	3.77
:	:	:								
H20	RA5	2.1								
H21	WEB	2.1								
H22	WSB	1.0								
H23	RSB	1.0								
H24	TIN	2.1								
H25	TEB	2.0								
Equivalent Cells		3023								

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.236		
Address access time	tACA			7.236
Address output hold time	tOH	2.346		
RSB access time	tREC			2.808
RSB output hold time	tREL	1.008		3.024
RSB output set time	tRLL	0.936		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.812		
WSB-WEB reset time	tCWR	3.847		
Write pulse width	tWP	3.847		
Address setup time	tAS	6.250		
Address hold time	tAH	2.715		
Input data setup time	tDS	4.130		
Input data hold time	tDH	2.852		
WEB access time	tWEC			7.290

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																											
R98D	128 words × 8 bits Dual-port RAM	K24D × 2																																																																																																																																																																																																																																																																											
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																													
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <td colspan="6"></td> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H15</td> <td>WA6</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H16</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H22</td> <td>RA6</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H23</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H24</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H25</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H26</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H27</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H08	DI7	2.1	N08	DO7	32.0					H09	WA0	2.1	N09	TOUT	34.0					:	:	:								H15	WA6	2.1								H16	RA0	2.1								:	:	:								H22	RA6	2.1								H23	WEB	2.1								H24	WSB	1.0								H25	RSB	1.0								H26	TIN	2.1								H27	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																		
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																		
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																		
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																		
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																		
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																		
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																		
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																		
Input			Output			Switching speed																																																																																																																																																																																																																																																																							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																					
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																								
:	:	:	:	:	:																																																																																																																																																																																																																																																																								
H08	DI7	2.1	N08	DO7	32.0																																																																																																																																																																																																																																																																								
H09	WA0	2.1	N09	TOUT	34.0																																																																																																																																																																																																																																																																								
:	:	:																																																																																																																																																																																																																																																																											
H15	WA6	2.1																																																																																																																																																																																																																																																																											
H16	RA0	2.1																																																																																																																																																																																																																																																																											
:	:	:																																																																																																																																																																																																																																																																											
H22	RA6	2.1																																																																																																																																																																																																																																																																											
H23	WEB	2.1																																																																																																																																																																																																																																																																											
H24	WSB	1.0																																																																																																																																																																																																																																																																											
H25	RSB	1.0																																																																																																																																																																																																																																																																											
H26	TIN	2.1																																																																																																																																																																																																																																																																											
H27	TEB	2.0																																																																																																																																																																																																																																																																											
Equivalent Cells		5699																																																																																																																																																																																																																																																																											

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.380		
Address access time	tACA			7.380
Address output hold time	tOH	2.424		
RSB access time	tREC			2.916
RSB output hold time	tREL	1.062		3.186
RSB output set time	tRLL	0.972		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.836		
WSB-WEB reset time	tCWR	3.964		
Write pulse width	tWP	3.964		
Address setup time	tAS	6.157		
Address hold time	tAH	2.715		
Input data setup time	tDS	4.276		
Input data hold time	tDH	2.778		
WEB access time	tWEC			7.704

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																						
R98F	256 words × 8 bits Dual-port RAM	K28F × 1																																																																																																																																																																																																																																																																						
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																								
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td rowspan="4">RA0 to RA7 →DO0 to DO7</td> <td>(LH)</td> <td rowspan="4"></td> <td rowspan="4">4.38</td> <td rowspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>2.1</td> <td>N08</td> <td>DO7</td> <td>32.0</td> <td>(HL)</td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>2.1</td> <td>N09</td> <td>TOUT</td> <td>34.0</td> <td>(LL)</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td rowspan="2">RSB →DO0 to DO7</td> <td>(LH)</td> <td rowspan="2"></td> <td rowspan="2">1.87</td> <td rowspan="2"></td> </tr> <tr> <td>H16</td> <td>WA7</td> <td>2.1</td> <td colspan="3"></td> <td>(HL)</td> </tr> <tr> <td>H17</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td rowspan="2">DI0 to DI7 →DO0 to DO7</td> <td>(HH)</td> <td rowspan="2"></td> <td rowspan="2">3.97</td> <td rowspan="2"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td>(LL)</td> </tr> <tr> <td>H24</td> <td>RA7</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td rowspan="2"></td> <td rowspan="2">4.04</td> <td rowspan="2"></td> </tr> <tr> <td>H25</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> </tr> <tr> <td>H26</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H27</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H28</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> <tr> <td>H29</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0	RA0 to RA7 →DO0 to DO7	(LH)		4.38		:	:	:	:	:	:	(HH)	H08	DI7	2.1	N08	DO7	32.0	(HL)	H09	WA0	2.1	N09	TOUT	34.0	(LL)	:	:	:				RSB →DO0 to DO7	(LH)		1.87		H16	WA7	2.1				(HL)	H17	RA0	2.1				DI0 to DI7 →DO0 to DO7	(HH)		3.97		:	:	:				(LL)	H24	RA7	2.1							4.04		H25	WEB	2.1						H26	WSB	1.0										H27	RSB	1.0										H28	TIN	2.1										H29	TEB	2.0									
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																													
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																													
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																													
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																													
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																													
Input			Output			Switching speed																																																																																																																																																																																																																																																																		
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																														
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA7 →DO0 to DO7	(LH)		4.38																																																																																																																																																																																																																																																															
:	:	:	:	:	:		(HH)																																																																																																																																																																																																																																																																	
H08	DI7	2.1	N08	DO7	32.0		(HL)																																																																																																																																																																																																																																																																	
H09	WA0	2.1	N09	TOUT	34.0		(LL)																																																																																																																																																																																																																																																																	
:	:	:				RSB →DO0 to DO7	(LH)		1.87																																																																																																																																																																																																																																																															
H16	WA7	2.1					(HL)																																																																																																																																																																																																																																																																	
H17	RA0	2.1				DI0 to DI7 →DO0 to DO7	(HH)		3.97																																																																																																																																																																																																																																																															
:	:	:					(LL)																																																																																																																																																																																																																																																																	
H24	RA7	2.1							4.04																																																																																																																																																																																																																																																															
H25	WEB	2.1																																																																																																																																																																																																																																																																						
H26	WSB	1.0																																																																																																																																																																																																																																																																						
H27	RSB	1.0																																																																																																																																																																																																																																																																						
H28	TIN	2.1																																																																																																																																																																																																																																																																						
H29	TEB	2.0																																																																																																																																																																																																																																																																						
Equivalent Cells		9504																																																																																																																																																																																																																																																																						

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.956		
Address access time	tACA			7.956
Address output hold time	tOH	2.586		
RSB access time	tREC			3.366
RSB output hold time	tREL	1.248		3.744
RSB output set time	tRLL	1.122		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.004		
WSB-WEB reset time	tCWR	5.096		
Write pulse width	tWP	5.096		
Address setup time	tAS	6.205		
Address hold time	tAH	2.702		
Input data setup time	tDS	3.913		
Input data hold time	tDH	3.494		
WEB access time	tWEC			8.298

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																									
R9AB	64 words × 10 bits Dual-port RAM	K2AB × 1																																																																																																																																																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>2.1</td> <td>N10</td> <td>DO9</td> <td>32.0</td> <td colspan="2">RA0 to RA5 (LH)</td> <td></td> <td>4.48</td> <td></td> </tr> <tr> <td>H11</td> <td>WA0</td> <td>2.1</td> <td>N11</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO9 (HH)</td> <td></td> <td>4.53</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td>4.36</td> <td></td> </tr> <tr> <td>H16</td> <td>WA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td>4.31</td> <td></td> </tr> <tr> <td>H17</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">RSB (LH)</td> <td></td> <td>1.75</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO9 (HL)</td> <td></td> <td>1.90</td> <td></td> </tr> <tr> <td>H22</td> <td>RA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI9 (HH)</td> <td></td> <td>3.81</td> <td></td> </tr> <tr> <td>H23</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO9 (LL)</td> <td></td> <td>3.79</td> <td></td> </tr> <tr> <td>H24</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H25</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0						:	:	:	:	:	:						H10	DI9	2.1	N10	DO9	32.0	RA0 to RA5 (LH)			4.48		H11	WA0	2.1	N11	TOUT	34.0	→DO0 to DO9 (HH)			4.53		:	:	:				(HL)			4.36		H16	WA5	2.1				(LL)			4.31		H17	RA0	2.1				RSB (LH)			1.75		:	:	:				→DO0 to DO9 (HL)			1.90		H22	RA5	2.1				DI0 to DI9 (HH)			3.81		H23	WEB	2.1				→DO0 to DO9 (LL)			3.79		H24	WSB	1.0									H25	RSB	1.0									H26	TIN	2.1									H27	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																
Input			Output			Switching speed																																																																																																																																																																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																																			
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																	
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																						
:	:	:	:	:	:																																																																																																																																																																																																																																																																																						
H10	DI9	2.1	N10	DO9	32.0	RA0 to RA5 (LH)			4.48																																																																																																																																																																																																																																																																																		
H11	WA0	2.1	N11	TOUT	34.0	→DO0 to DO9 (HH)			4.53																																																																																																																																																																																																																																																																																		
:	:	:				(HL)			4.36																																																																																																																																																																																																																																																																																		
H16	WA5	2.1				(LL)			4.31																																																																																																																																																																																																																																																																																		
H17	RA0	2.1				RSB (LH)			1.75																																																																																																																																																																																																																																																																																		
:	:	:				→DO0 to DO9 (HL)			1.90																																																																																																																																																																																																																																																																																		
H22	RA5	2.1				DI0 to DI9 (HH)			3.81																																																																																																																																																																																																																																																																																		
H23	WEB	2.1				→DO0 to DO9 (LL)			3.79																																																																																																																																																																																																																																																																																		
H24	WSB	1.0																																																																																																																																																																																																																																																																																									
H25	RSB	1.0																																																																																																																																																																																																																																																																																									
H26	TIN	2.1																																																																																																																																																																																																																																																																																									
H27	TEB	2.0																																																																																																																																																																																																																																																																																									
Equivalent Cells		3494																																																																																																																																																																																																																																																																																									

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.154		
Address access time	tACA			8.154
Address output hold time	tOH	2.586		
RSB access time	tREC			3.150
RSB output hold time	tREL	1.140		3.420
RSB output set time	tRLL	1.050		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.509		
WSB-WEB reset time	tCWR	4.302		
Write pulse width	tWP	4.302		
Address setup time	tAS	6.492		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.872		
Input data hold time	tDH	3.119		
WEB access time	tWEC			7.884

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9AD	128 words × 10 bits Dual-port RAM	K2AB × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN → OUT		MIN.	TYP.	MAX.	
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA6 (LH) →DO0 to DO9 (HH) (HL) (LL)			4.81		
:	:	:	:	:							
H10	DI9	2.1	N10	DO9	32.0						
H11	WA0	2.1	N11	TOUT	34.0						
:	:	:				RSB (LH) →DO0 to DO9 (HL)		2.40	2.59		
H17	WA6	2.1									
H18	RA0	2.1				DI0 to DI9 (HH) →DO0 to DO9 (LL)		4.11	4.22		
:	:	:									
H24	RA6	2.1									
H25	WEB	2.1									
H26	WSB	1.0									
H27	RSB	1.0									
H28	TIN	2.1									
H29	TEB	2.0									

Equivalent Cells **6703**

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.694		
Address access time	tACA			8.694
Address output hold time	tOH	1.644		
RSB access time	tREC			4.320
RSB output hold time	tREL	1.554		4.662
RSB output set time	tRLL	1.440		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.509		
WSB-WEB reset time	tCWR	4.302		
Write pulse width	tWP	4.302		
Address setup time	tAS	6.492		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.872		
Input data hold time	tDH	3.119		
WEB access time	tWEC			8.658

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																																				
R9C7	16 words × 16 bits Dual-port RAM	K247 × 4																																																																																																																																																																																																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td colspan="2">RA0 to RA3 (LH)</td> <td></td> <td></td> <td>3.43</td> <td></td> </tr> <tr> <td>H17</td> <td>WA0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO15 (HH)</td> <td></td> <td></td> <td>3.44</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td></td> <td>3.39</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td></td> <td>3.38</td> <td></td> </tr> <tr> <td>H20</td> <td>WA3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">RSB (LH)</td> <td></td> <td></td> <td>1.63</td> <td></td> </tr> <tr> <td>H21</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (HL)</td> <td></td> <td></td> <td>1.79</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H24</td> <td>RA3</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI15 (HH)</td> <td></td> <td></td> <td>3.010</td> <td></td> </tr> <tr> <td>H25</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (LL)</td> <td></td> <td></td> <td>3.150</td> <td></td> </tr> <tr> <td>H26</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H28</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H29</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0							:	:	:	:	:	:							H16	DI15	2.1	N16	DO15	32.0	RA0 to RA3 (LH)				3.43		H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				3.44		:	:	:				(HL)				3.39								(LL)				3.38		H20	WA3	2.1				RSB (LH)				1.63		H21	RA0	2.1				→DO0 to DO15 (HL)				1.79		:	:	:										H24	RA3	2.1				DI0 to DI15 (HH)				3.010		H25	WEB	2.1				→DO0 to DO15 (LL)				3.150		H26	WSB	1.0										H27	RSB	1.0										H28	TIN	2.1										H29	TEB	2.0									
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																											
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																																											
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																																																														
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																																											
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																																	
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																																	
H16	DI15	2.1	N16	DO15	32.0	RA0 to RA3 (LH)				3.43																																																																																																																																																																																																																																																																																																												
H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)				3.44																																																																																																																																																																																																																																																																																																												
:	:	:				(HL)				3.39																																																																																																																																																																																																																																																																																																												
						(LL)				3.38																																																																																																																																																																																																																																																																																																												
H20	WA3	2.1				RSB (LH)				1.63																																																																																																																																																																																																																																																																																																												
H21	RA0	2.1				→DO0 to DO15 (HL)				1.79																																																																																																																																																																																																																																																																																																												
:	:	:																																																																																																																																																																																																																																																																																																																				
H24	RA3	2.1				DI0 to DI15 (HH)				3.010																																																																																																																																																																																																																																																																																																												
H25	WEB	2.1				→DO0 to DO15 (LL)				3.150																																																																																																																																																																																																																																																																																																												
H26	WSB	1.0																																																																																																																																																																																																																																																																																																																				
H27	RSB	1.0																																																																																																																																																																																																																																																																																																																				
H28	TIN	2.1																																																																																																																																																																																																																																																																																																																				
H29	TEB	2.0																																																																																																																																																																																																																																																																																																																				
Equivalent Cells		2291																																																																																																																																																																																																																																																																																																																				

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.192		
Address access time	tACA			6.192
Address output hold time	tOH	2.028		
RSB access time	tREC			2.934
RSB output hold time	tREL	1.074		3.222
RSB output set time	tRLL	0.978		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.172		
WSB-WEB reset time	tCWR	3.514		
Write pulse width	tWP	3.514		
Address setup time	tAS	5.944		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.781		
Input data hold time	tDH	2.963		
WEB access time	tWEC			6.372

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9C9	32 words × 16 bits Dual-port RAM	K249 × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0					
:	:	:	:	:	:					
H16	DI15	2.1	N16	DO15	32.0	RA0 to RA4	(LH)		3.62	
H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15	(HH)		3.62	
:	:	:					(HL)		3.63	
H21	WA4	2.1					(LL)		3.63	
H22	RA0	2.1				RSB	(LH)		1.64	
:	:	:				→DO0 to DO15	(HL)		1.80	
H26	RA4	2.1								
H27	WEB	2.1				DI0 to DI15	(HH)		3.22	
H28	WSB	1.0				→DO0 to DO15	(LL)		3.30	
H29	RSB	1.0								
H30	TIN	2.1								
H31	TEB	2.0								
Equivalent Cells		4104								

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.532		
Address access time	tACA			6.532
Address output hold time	tOH	2.172		
RSB access time	tREC			2.952
RSB output hold time	tREL	1.080		3.240
RSB output set time	tRLL	0.984		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.196		
WSB-WEB reset time	tCWR	3.463		
Write pulse width	tWP	3.463		
Address setup time	tAS	6.018		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.856		
Input data hold time	tDH	2.857		
WEB access time	tWEC			6.696

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																									
R9CB	64 words × 16 bits Dual-port RAM	K28B × 2																																																																																																																																																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td colspan="2">RA0 to RA5 (LH)</td> <td></td> <td>4.03</td> <td></td> </tr> <tr> <td>H17</td> <td>WA0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO15 (HH)</td> <td></td> <td>4.06</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td>4.00</td> <td></td> </tr> <tr> <td>H22</td> <td>WA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td>3.97</td> <td></td> </tr> <tr> <td>H23</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">RSB (LH)</td> <td></td> <td>1.61</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (HL)</td> <td></td> <td>1.74</td> <td></td> </tr> <tr> <td>H28</td> <td>RA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H29</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI15 (HH)</td> <td></td> <td>3.81</td> <td></td> </tr> <tr> <td>H30</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO15 (LL)</td> <td></td> <td>3.78</td> <td></td> </tr> <tr> <td>H31</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H32</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H33</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0						:	:	:	:	:	:						H16	DI15	2.1	N16	DO15	32.0	RA0 to RA5 (LH)			4.03		H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)			4.06		:	:	:				(HL)			4.00		H22	WA5	2.1				(LL)			3.97		H23	RA0	2.1				RSB (LH)			1.61		:	:	:				→DO0 to DO15 (HL)			1.74		H28	RA5	2.1									H29	WEB	2.1				DI0 to DI15 (HH)			3.81		H30	WSB	1.0				→DO0 to DO15 (LL)			3.78		H31	RSB	1.0									H32	TIN	2.1									H33	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																
Input			Output			Switching speed																																																																																																																																																																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																																			
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																	
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																						
:	:	:	:	:	:																																																																																																																																																																																																																																																																																						
H16	DI15	2.1	N16	DO15	32.0	RA0 to RA5 (LH)			4.03																																																																																																																																																																																																																																																																																		
H17	WA0	2.1	N17	TOUT	34.0	→DO0 to DO15 (HH)			4.06																																																																																																																																																																																																																																																																																		
:	:	:				(HL)			4.00																																																																																																																																																																																																																																																																																		
H22	WA5	2.1				(LL)			3.97																																																																																																																																																																																																																																																																																		
H23	RA0	2.1				RSB (LH)			1.61																																																																																																																																																																																																																																																																																		
:	:	:				→DO0 to DO15 (HL)			1.74																																																																																																																																																																																																																																																																																		
H28	RA5	2.1																																																																																																																																																																																																																																																																																									
H29	WEB	2.1				DI0 to DI15 (HH)			3.81																																																																																																																																																																																																																																																																																		
H30	WSB	1.0				→DO0 to DO15 (LL)			3.78																																																																																																																																																																																																																																																																																		
H31	RSB	1.0																																																																																																																																																																																																																																																																																									
H32	TIN	2.1																																																																																																																																																																																																																																																																																									
H33	TEB	2.0																																																																																																																																																																																																																																																																																									
Equivalent Cells		5802																																																																																																																																																																																																																																																																																									

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.308		
Address access time	tACA			7.308
Address output hold time	tOH	2.382		
RSB access time	tREC			2.898
RSB output hold time	tREL	1.044		3.132
RSB output set time	tRLL	0.966		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.812		
WSB-WEB reset time	tCWR	3.847		
Write pulse width	tWP	3.847		
Address setup time	tAS	6.250		
Address hold time	tAH	2.715		
Input data setup time	tDS	4.130		
Input data hold time	tDH	2.852		
WEB access time	tWEC			7.416

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																												
R9CD	128 words × 16 bits Dual-port RAM	K24D × 4																																																																																																																																																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																														
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H16</td> <td>DI15</td> <td>2.1</td> <td>N16</td> <td>DO15</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H17</td> <td>WA0</td> <td>2.1</td> <td>N17</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H23</td> <td>WA6</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H24</td> <td>RA0</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H30</td> <td>RA6</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H31</td> <td>WEB</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H32</td> <td>WSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H33</td> <td>RSB</td> <td>1.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H34</td> <td>TIN</td> <td>2.1</td> <td colspan="3"></td> <td colspan="4"></td> </tr> <tr> <td>H35</td> <td>TEB</td> <td>2.0</td> <td colspan="3"></td> <td colspan="4"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H16	DI15	2.1	N16	DO15	32.0					H17	WA0	2.1	N17	TOUT	34.0					:	:	:								H23	WA6	2.1								H24	RA0	2.1								:	:	:								H30	RA6	2.1								H31	WEB	2.1								H32	WSB	1.0								H33	RSB	1.0								H34	TIN	2.1								H35	TEB	2.0							
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																			
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																			
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																			
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																			
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																			
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																			
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																			
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																			
Input			Output			Switching speed																																																																																																																																																																																																																																																																								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																						
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																			
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																									
:	:	:	:	:	:																																																																																																																																																																																																																																																																									
H16	DI15	2.1	N16	DO15	32.0																																																																																																																																																																																																																																																																									
H17	WA0	2.1	N17	TOUT	34.0																																																																																																																																																																																																																																																																									
:	:	:																																																																																																																																																																																																																																																																												
H23	WA6	2.1																																																																																																																																																																																																																																																																												
H24	RA0	2.1																																																																																																																																																																																																																																																																												
:	:	:																																																																																																																																																																																																																																																																												
H30	RA6	2.1																																																																																																																																																																																																																																																																												
H31	WEB	2.1																																																																																																																																																																																																																																																																												
H32	WSB	1.0																																																																																																																																																																																																																																																																												
H33	RSB	1.0																																																																																																																																																																																																																																																																												
H34	TIN	2.1																																																																																																																																																																																																																																																																												
H35	TEB	2.0																																																																																																																																																																																																																																																																												
Equivalent Cells		11119																																																																																																																																																																																																																																																																												

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.596		
Address access time	tACA			7.596
Address output hold time	tOH	2.508		
RSB access time	tREC			3.096
RSB output hold time	tREL	1.134		3.402
RSB output set time	tRLL	1.032		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.847		
WSB-WEB reset time	tCWR	3.964		
Write pulse width	tWP	3.964		
Address setup time	tAS	6.181		
Address hold time	tAH	2.702		
Input data setup time	tDS	4.276		
Input data hold time	tDH	2.778		
WEB access time	tWEC			7.956

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9CF	256 words × 16 bits Dual-port RAM	K28F × 2

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA7 (LH) →DO0 to DO15 (HH)			4.46	
:	:	:	:	:	:					4.48
H16	DI15	2.1	N16	DO15	32.0	(HL) (LL)			4.42	
H17	WA0	2.1	N17	TOUT	34.0					4.40
:	:	:				RSB (LH) →DO0 to DO15 (HL)			1.93	
H24	WA7	2.1								2.14
H25	RA0	2.1				DI0 to DI15 (HH) →DO0 to DO15 (LL)			3.98	
:	:	:								4.05
H32	RA7	2.1								
H33	WEB	2.1								
H34	WSB	1.0								
H35	RSB	1.0								
H36	TIN	2.1								
H37	TEB	2.0								
Equivalent Cells		18708								

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.064		
Address access time	tACA			8.064
Address output hold time	tOH	2.640		
RSB access time	tREC			3.474
RSB output hold time	tREL	1.284		3.852
RSB output set time	tRLL	1.158		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	14.027		
WSB-WEB reset time	tCWR	5.096		
Write pulse width	tWP	5.096		
Address setup time	tAS	6.229		
Address hold time	tAH	2.702		
Input data setup time	tDS	3.913		
Input data hold time	tDH	3.494		
WEB access time	tWEC			8.460

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																				
R9EB	64 words × 20 bits Dual-port RAM	K2AB × 2																																																																																																																																																																																																																																																																																																				
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>DI19</td> <td>2.1</td> <td>N20</td> <td>DO19</td> <td>32.0</td> <td colspan="2">RA0 to RA5 (LH)</td> <td></td> <td>4.55</td> <td></td> </tr> <tr> <td>H21</td> <td>WA0</td> <td>2.1</td> <td>N21</td> <td>TOUT</td> <td>34.0</td> <td colspan="2">→DO0 to DO19 (HH)</td> <td></td> <td>4.59</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2">(HL)</td> <td></td> <td>4.42</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">(LL)</td> <td></td> <td>4.38</td> <td></td> </tr> <tr> <td>H26</td> <td>WA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">RSB (LH)</td> <td></td> <td>1.79</td> <td></td> </tr> <tr> <td>H27</td> <td>RA0</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO19 (HL)</td> <td></td> <td>1.96</td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H32</td> <td>RA5</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">DI0 to DI19 (HH)</td> <td></td> <td>3.81</td> <td></td> </tr> <tr> <td>H33</td> <td>WEB</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2">→DO0 to DO19 (LL)</td> <td></td> <td>3.80</td> <td></td> </tr> <tr> <td>H34</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H35</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H36</td> <td>TIN</td> <td>2.1</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H37</td> <td>TEB</td> <td>2.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0						:	:	:	:	:	:						H20	DI19	2.1	N20	DO19	32.0	RA0 to RA5 (LH)			4.55		H21	WA0	2.1	N21	TOUT	34.0	→DO0 to DO19 (HH)			4.59		:	:	:				(HL)			4.42								(LL)			4.38		H26	WA5	2.1				RSB (LH)			1.79		H27	RA0	2.1				→DO0 to DO19 (HL)			1.96		:	:	:									H32	RA5	2.1				DI0 to DI19 (HH)			3.81		H33	WEB	2.1				→DO0 to DO19 (LL)			3.80		H34	WSB	1.0									H35	RSB	1.0									H36	TIN	2.1									H37	TEB	2.0								
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																											
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																											
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																											
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																											
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																											
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																																														
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																												
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																	
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																	
H20	DI19	2.1	N20	DO19	32.0	RA0 to RA5 (LH)			4.55																																																																																																																																																																																																																																																																																													
H21	WA0	2.1	N21	TOUT	34.0	→DO0 to DO19 (HH)			4.59																																																																																																																																																																																																																																																																																													
:	:	:				(HL)			4.42																																																																																																																																																																																																																																																																																													
						(LL)			4.38																																																																																																																																																																																																																																																																																													
H26	WA5	2.1				RSB (LH)			1.79																																																																																																																																																																																																																																																																																													
H27	RA0	2.1				→DO0 to DO19 (HL)			1.96																																																																																																																																																																																																																																																																																													
:	:	:																																																																																																																																																																																																																																																																																																				
H32	RA5	2.1				DI0 to DI19 (HH)			3.81																																																																																																																																																																																																																																																																																													
H33	WEB	2.1				→DO0 to DO19 (LL)			3.80																																																																																																																																																																																																																																																																																													
H34	WSB	1.0																																																																																																																																																																																																																																																																																																				
H35	RSB	1.0																																																																																																																																																																																																																																																																																																				
H36	TIN	2.1																																																																																																																																																																																																																																																																																																				
H37	TEB	2.0																																																																																																																																																																																																																																																																																																				
Equivalent Cells		6748																																																																																																																																																																																																																																																																																																				

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.262		
Address access time	tACA			8.262
Address output hold time	tOH	2.628		
RSB access time	tREC			3.222
RSB output hold time	tREL	1.176		3.528
RSB output set time	tRLL	1.074		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.509		
WSB-WEB reset time	tCWR	4.302		
Write pulse width	tWP	4.302		
Address setup time	tAS	6.492		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.872		
Input data hold time	tDH	3.119		
WEB access time	tWEC			8.028

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																		
R9ED	128 words × 20 bits Dual-port RAM	K2AB × 4																																																																																																																																																																																																																																																																		
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																				
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H20</td> <td>DI19</td> <td>2.1</td> <td>N20</td> <td>DO19</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H21</td> <td>WA0</td> <td>2.1</td> <td>N21</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> </tr> <tr> <td>H27</td> <td>WA6</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H28</td> <td>RA0</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> </tr> <tr> <td>H34</td> <td>RA6</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H35</td> <td>WEB</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H36</td> <td>WSB</td> <td>1.0</td> <td colspan="6"></td> </tr> <tr> <td>H37</td> <td>RSB</td> <td>1.0</td> <td colspan="6"></td> </tr> <tr> <td>H38</td> <td>TIN</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H39</td> <td>TEB</td> <td>2.0</td> <td colspan="6"></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H20	DI19	2.1	N20	DO19	32.0					H21	WA0	2.1	N21	TOUT	34.0					:	:	:							H27	WA6	2.1							H28	RA0	2.1							:	:	:							H34	RA6	2.1							H35	WEB	2.1							H36	WSB	1.0							H37	RSB	1.0							H38	TIN	2.1							H39	TEB	2.0						
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																									
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																									
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																									
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																									
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																									
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																									
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																									
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																									
Input			Output			Switching speed																																																																																																																																																																																																																																																														
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																												
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																									
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																															
:	:	:	:	:	:																																																																																																																																																																																																																																																															
H20	DI19	2.1	N20	DO19	32.0																																																																																																																																																																																																																																																															
H21	WA0	2.1	N21	TOUT	34.0																																																																																																																																																																																																																																																															
:	:	:																																																																																																																																																																																																																																																																		
H27	WA6	2.1																																																																																																																																																																																																																																																																		
H28	RA0	2.1																																																																																																																																																																																																																																																																		
:	:	:																																																																																																																																																																																																																																																																		
H34	RA6	2.1																																																																																																																																																																																																																																																																		
H35	WEB	2.1																																																																																																																																																																																																																																																																		
H36	WSB	1.0																																																																																																																																																																																																																																																																		
H37	RSB	1.0																																																																																																																																																																																																																																																																		
H38	TIN	2.1																																																																																																																																																																																																																																																																		
H39	TEB	2.0																																																																																																																																																																																																																																																																		
Equivalent Cells		13118																																																																																																																																																																																																																																																																		

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.928		
Address access time	tACA			8.928
Address output hold time	tOH	1.692		
RSB access time	tREC			4.446
RSB output hold time	tREL	1.590		4.770
RSB output set time	tRLL	1.482		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.520		
WSB-WEB reset time	tCWR	4.302		
Write pulse width	tWP	4.302		
Address setup time	tAS	6.515		
Address hold time	tAH	2.702		
Input data setup time	tDS	3.872		
Input data hold time	tDH	3.119		
WEB access time	tWEC			8.910

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9H7	16 words × 32 bits Dual-port RAM	K247 × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H32	DI31	2.1	N32	DO31	32.0	RA0 to RA3 (LH)				3.66	
H33	WA0	2.1	N33	TOUT	34.0	→DO0 to DO31 (HH)				3.61	
:	:	:				(HL)				3.57	
H36	WA3	2.1				(LL)				3.62	
H37	RA0	2.1				RSB (LH)				1.77	
:	:	:				→DO0 to DO31 (HL)				1.97	
H40	RA3	2.1				DI0 to DI31 (HH)				3.01	
H41	WEB	2.1				→DO0 to DO31 (LL)				3.10	
H42	WSB	1.0									
H43	RSB	1.0									
H44	TIN	2.1									
H45	TEB	2.0									
Equivalent Cells		4363									

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.588		
Address access time	tACA			6.588
Address output hold time	tOH	2.142		
RSB access time	tREC			3.186
RSB output hold time	tREL	1.182		3.546
RSB output set time	tRLL	1.062		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.172		
WSB-WEB reset time	tCWR	3.514		
Write pulse width	tWP	3.514		
Address setup time	tAS	5.944		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.781		
Input data hold time	tDH	2.963		
WEB access time	tWEC			6.462

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9H9	32 words × 32 bits Dual-port RAM	K249 × 8

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN	→ OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0	RA0 to RA4 (LH) →DO0 to DO31 (HH) (HL) (LL)			3.87	
:	:	:	:	:	:					
H32	DI31	2.1	N32	DO31	32.0					
H33	WA0	2.1	N33	TOUT	34.0					
:	:	:				RSB (LH) →DO0 to DO31 (HL)			1.81	2.01
H37	WA4	2.1								
H38	RA0	2.1				DI0 to DI31 (HH) →DO0 to DO31 (LL)			3.22	3.30
:	:	:								
H42	RA4	2.1								
H43	WEB	2.1								
H44	WSB	1.0								
H45	RSB	1.0								
H46	TIN	2.1								
H47	TEB	2.0								
Equivalent Cells		7968								

HIGH DENSITY DUAL-PORT RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.002		
Address access time	tACA			7.002
Address output hold time	tOH	2.286		
RSB access time	tREC			3.258
RSB output hold time	tREL	1.206		3.618
RSB output set time	tRLL	1.086		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.196		
WSB-WEB reset time	tCWR	3.463		
Write pulse width	tWP	3.463		
Address setup time	tAS	6.018		
Address hold time	tAH	2.715		
Input data setup time	tDS	3.856		
Input data hold time	tDH	2.857		
WEB access time	tWEC			6.822

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM
R9HB	64 words × 32 bits Dual-port RAM	K28B × 4

Logic Diagram



Truth Table

TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read
1	X	X	X	1	X	Hold	X	X	X	X	Hold
1	X	X	X	X	1	Hold	X	X	X	X	Hold
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode

Caution WEB or WSB must be high during all address transition.

X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable
 DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input
 WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output

Input			Output			Switching speed					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)			
						IN	→	OUT	MIN.	TYP.	MAX.
H01	DI0	2.1	N01	DO0	32.0						
:	:	:	:	:	:						
H32	DI31	2.1	N32	DO31	32.0						
H33	WA0	2.1	N33	TOUT	34.0						
:	:	:									
H38	WA5	2.1									
H39	RA0	2.1									
:	:	:									
H44	RA5	2.1									
H45	WEB	2.1									
H46	WSB	1.0									
H47	RSB	1.0									
H48	TIN	2.1									
H49	TEB	2.0									
						RA0 to RA5 (LH)				4.18	
						→DO0 to DO31 (HH)				4.18	
						(HL)				4.12	
						(LL)				4.12	
						RSB (LH)				1.70	
						→DO0 to DO31 (HL)				1.86	
						DI0 to DI31 (HH)				3.82	
						→DO0 to DO31 (LL)				3.78	
Equivalent Cells		11341									

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.524		
Address access time	tACA			7.524
Address output hold time	tOH	2.472		
RSB access time	tREC			3.060
RSB output hold time	tREL	1.116		3.348
RSB output set time	tRLL	1.020		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	12.823		
WSB-WEB reset time	tCWR	3.847		
Write pulse width	tWP	3.847		
Address setup time	tAS	6.273		
Address hold time	tAH	2.702		
Input data setup time	tDS	4.130		
Input data hold time	tDH	2.852		
WEB access time	tWEC			7.668

HIGH DENSITY DUAL-PORT RAM BLOCK

Block Type	Function	Basic RAM																																																																																																																																																																																																																																																																																																																																																									
R9KB	64 words × 40 bits Dual-port RAM	K2AB × 4																																																																																																																																																																																																																																																																																																																																																									
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																																																																																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>TEB</th> <th>TIN</th> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>TOUT</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>Write</td> </tr> <tr> <td>1</td> <td>X</td> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>X</td> <td>Write, Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>X</td> <td>Read</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>0</td> <td>CLOCK</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>RESULT</td> <td>Test Mode</td> </tr> </tbody> </table> <p>Caution WEB or WSB must be high during all address transition.</p> <p> X : Irrelevant WSB : A-port select RAn : B-port address (Read) TEB : Test enable DIn : Input data WEB : Write enable RSB : B-port select TIN : Test input WAn : A-port address (Write) DMn : Memory data DOn : Output data TOUT : Test output </p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→ OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>2.1</td> <td>N01</td> <td>DO0</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td colspan="4"></td> </tr> <tr> <td>H40</td> <td>DI39</td> <td>2.1</td> <td>N40</td> <td>DO39</td> <td>32.0</td> <td colspan="4"></td> </tr> <tr> <td>H41</td> <td>WA0</td> <td>2.1</td> <td>N41</td> <td>TOUT</td> <td>34.0</td> <td colspan="4"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> </tr> <tr> <td>H46</td> <td>WA5</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H47</td> <td>RA0</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td colspan="6"></td> </tr> <tr> <td>H52</td> <td>RA5</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H53</td> <td>WEB</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H54</td> <td>WSB</td> <td>1.0</td> <td colspan="6"></td> </tr> <tr> <td>H55</td> <td>RSB</td> <td>1.0</td> <td colspan="6"></td> </tr> <tr> <td>H56</td> <td>TIN</td> <td>2.1</td> <td colspan="6"></td> </tr> <tr> <td>H57</td> <td>TEB</td> <td>2.0</td> <td colspan="6"></td> </tr> <tr> <td colspan="6"></td> <td>RA0 to RA5 (LH)</td> <td></td> <td></td> <td>4.70</td> <td></td> </tr> <tr> <td colspan="6"></td> <td>→DO0 to DO39 (HH)</td> <td></td> <td></td> <td>4.69</td> <td></td> </tr> <tr> <td colspan="6"></td> <td>(HL)</td> <td></td> <td></td> <td>4.52</td> <td></td> </tr> <tr> <td colspan="6"></td> <td>(LL)</td> <td></td> <td></td> <td>4.53</td> <td></td> </tr> <tr> <td colspan="6"></td> <td>RSB (LH)</td> <td></td> <td></td> <td>1.89</td> <td></td> </tr> <tr> <td colspan="6"></td> <td>→DO0 to DO39 (HL)</td> <td></td> <td></td> <td>2.07</td> <td></td> </tr> <tr> <td colspan="6"></td> <td>DI0 to DI39 (HH)</td> <td></td> <td></td> <td>3.82</td> <td></td> </tr> <tr> <td colspan="6"></td> <td>→DO0 to DO39 (LL)</td> <td></td> <td></td> <td>3.80</td> <td></td> </tr> </tbody> </table>			TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation	1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write	1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read	1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read	1	X	X	X	1	X	Hold	X	X	X	X	Hold	1	X	X	X	X	1	Hold	X	X	X	X	Hold	0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode	Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN	→ OUT	MIN.	TYP.	MAX.	H01	DI0	2.1	N01	DO0	32.0					:	:	:	:	:	:					H40	DI39	2.1	N40	DO39	32.0					H41	WA0	2.1	N41	TOUT	34.0					:	:	:							H46	WA5	2.1							H47	RA0	2.1							:	:	:							H52	RA5	2.1							H53	WEB	2.1							H54	WSB	1.0							H55	RSB	1.0							H56	TIN	2.1							H57	TEB	2.0													RA0 to RA5 (LH)			4.70								→DO0 to DO39 (HH)			4.69								(HL)			4.52								(LL)			4.53								RSB (LH)			1.89								→DO0 to DO39 (HL)			2.07								DI0 to DI39 (HH)			3.82								→DO0 to DO39 (LL)			3.80	
TEB	TIN	DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	TOUT	Operation																																																																																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	X	1	0	X	Write																																																																																																																																																																																																																																																																																																																																																
1	X	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	X	Write, Read																																																																																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	RAn	0	DMn(RAn)	X	Read																																																																																																																																																																																																																																																																																																																																																
1	X	X	X	1	X	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																																																																
1	X	X	X	X	1	Hold	X	X	X	X	Hold																																																																																																																																																																																																																																																																																																																																																
0	CLOCK	X	X	X	X	X	X	X	X	RESULT	Test Mode																																																																																																																																																																																																																																																																																																																																																
Input			Output			Switching speed																																																																																																																																																																																																																																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																																																																																																																																																																																																																																			
						IN	→ OUT	MIN.	TYP.	MAX.																																																																																																																																																																																																																																																																																																																																																	
H01	DI0	2.1	N01	DO0	32.0																																																																																																																																																																																																																																																																																																																																																						
:	:	:	:	:	:																																																																																																																																																																																																																																																																																																																																																						
H40	DI39	2.1	N40	DO39	32.0																																																																																																																																																																																																																																																																																																																																																						
H41	WA0	2.1	N41	TOUT	34.0																																																																																																																																																																																																																																																																																																																																																						
:	:	:																																																																																																																																																																																																																																																																																																																																																									
H46	WA5	2.1																																																																																																																																																																																																																																																																																																																																																									
H47	RA0	2.1																																																																																																																																																																																																																																																																																																																																																									
:	:	:																																																																																																																																																																																																																																																																																																																																																									
H52	RA5	2.1																																																																																																																																																																																																																																																																																																																																																									
H53	WEB	2.1																																																																																																																																																																																																																																																																																																																																																									
H54	WSB	1.0																																																																																																																																																																																																																																																																																																																																																									
H55	RSB	1.0																																																																																																																																																																																																																																																																																																																																																									
H56	TIN	2.1																																																																																																																																																																																																																																																																																																																																																									
H57	TEB	2.0																																																																																																																																																																																																																																																																																																																																																									
						RA0 to RA5 (LH)			4.70																																																																																																																																																																																																																																																																																																																																																		
						→DO0 to DO39 (HH)			4.69																																																																																																																																																																																																																																																																																																																																																		
						(HL)			4.52																																																																																																																																																																																																																																																																																																																																																		
						(LL)			4.53																																																																																																																																																																																																																																																																																																																																																		
						RSB (LH)			1.89																																																																																																																																																																																																																																																																																																																																																		
						→DO0 to DO39 (HL)			2.07																																																																																																																																																																																																																																																																																																																																																		
						DI0 to DI39 (HH)			3.82																																																																																																																																																																																																																																																																																																																																																		
						→DO0 to DO39 (LL)			3.80																																																																																																																																																																																																																																																																																																																																																		
Equivalent Cells		13237																																																																																																																																																																																																																																																																																																																																																									

HIGH DENSITY DUAL-PORT RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.460		
Address access time	tACA			8.460
Address output hold time	tOH	2.712		
RSB access time	tREC			3.402
RSB output hold time	tREL	1.242		3.726
RSB output set time	tRLL	1.134		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	13.520		
WSB-WEB reset time	tCWR	4.302		
Write pulse width	tWP	4.302		
Address setup time	tAS	6.515		
Address hold time	tAH	2.702		
Input data setup time	tDS	3.872		
Input data hold time	tDH	3.119		
WEB access time	tWEC			8.280

[MEMO]

APPENDIX

BASIC RAM BLOCK

BASIC RAM BLOCK

Block Type	Function																																																																																																																																												
K147	16 words × 4 bits Single-port RAM																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																													
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p> X : Irrelevant DOn : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p>Caution WEB or CSB must be high during all address transition.</p>							DIn	ADn	CSB	WEB	REB	DOn	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DOn	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																													
DIn	ADn	CSB	WEB	REB	DOn	Operation																																																																																																																																							
DIn	ADn	0	0	1	0	Write																																																																																																																																							
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																							
X	ADn	0	1	0	DOn	Read																																																																																																																																							
X	X	1	X	X	0	Hold																																																																																																																																							
X	X	X	1	1	0	Hold																																																																																																																																							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">IN → OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">AD0 to AD3 →DO0 to DO3</td> <td>(LH)</td> <td>1.751</td> <td>3.534</td> <td>7.598</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>1.751</td> <td>3.534</td> <td>7.598</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td>(HL)</td> <td>1.456</td> <td>3.048</td> <td>6.675</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.456</td> <td>3.048</td> <td>6.675</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO3</td> <td>(LH)</td> <td>0.368</td> <td>0.973</td> <td>2.350</td> </tr> <tr> <td>H08</td> <td>AD3</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.345</td> <td>0.877</td> <td>2.087</td> </tr> <tr> <td>H09</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO3</td> <td>(LH)</td> <td>0.368</td> <td>0.973</td> <td>2.350</td> </tr> <tr> <td>H10</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.345</td> <td>0.877</td> <td>2.087</td> </tr> <tr> <td>H11</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td>0.805</td> <td>1.788</td> <td>4.028</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>0.803</td> <td>1.719</td> <td>3.808</td> </tr> </tbody> </table>							Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT		MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD3 →DO0 to DO3	(LH)	1.751	3.534	7.598	:	:	:	:	:	:	(HH)	1.751	3.534	7.598	H04	DI3	1.0	N04	DO3	34.0	(HL)	1.456	3.048	6.675	H05	AD0	1.0				(LL)	1.456	3.048	6.675	:	:	:				CSB →DO0 to DO3	(LH)	0.368	0.973	2.350	H08	AD3	1.0				(HL)	0.345	0.877	2.087	H09	WEB	1.0				REB →DO0 to DO3	(LH)	0.368	0.973	2.350	H10	REB	1.0				(HL)	0.345	0.877	2.087	H11	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	0.805	1.788	4.028							(LL)	0.803	1.719	3.808
Input			Output			Switching speed																																																																																																																																							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																					
						IN → OUT		MIN.	TYP.	MAX.																																																																																																																																			
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD3 →DO0 to DO3	(LH)	1.751	3.534	7.598																																																																																																																																			
:	:	:	:	:	:		(HH)	1.751	3.534	7.598																																																																																																																																			
H04	DI3	1.0	N04	DO3	34.0		(HL)	1.456	3.048	6.675																																																																																																																																			
H05	AD0	1.0					(LL)	1.456	3.048	6.675																																																																																																																																			
:	:	:				CSB →DO0 to DO3	(LH)	0.368	0.973	2.350																																																																																																																																			
H08	AD3	1.0					(HL)	0.345	0.877	2.087																																																																																																																																			
H09	WEB	1.0				REB →DO0 to DO3	(LH)	0.368	0.973	2.350																																																																																																																																			
H10	REB	1.0					(HL)	0.345	0.877	2.087																																																																																																																																			
H11	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	0.805	1.788	4.028																																																																																																																																			
							(LL)	0.803	1.719	3.808																																																																																																																																			
Equivalent Cells		29 x 12 = 348			Power (mW/MHz)		Read cycle	0.188																																																																																																																																					
							Write cycle	0.261																																																																																																																																					

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.598		
Address access time	tACA			7.598
Address output hold time	tOH	1.456		
CSB access time	tCSC			2.350
CSB output hold time	tCSL	0.345		2.087
CSB output set time	tCLL	0.368		
REB access time	tREC			2.350
REB output hold time	tREL	0.345		2.087
REB output set time	tRLL	0.368		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	10.593		
CSB-WEB reset time	tCWR	3.881		
Write pulse width	tWP	3.881		
Address setup time	tAS	4.712		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.452		
Input data hold time	tDH	2.305		
WEB access time	tWEC			2.486

BASIC RAM BLOCK

Block Type	Function																																																																																																																																											
K149	32 words × 4 bits Single-port RAM																																																																																																																																											
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																												
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DO_n</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DO_n</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 0;"> X : Irrelevant DO_n : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p style="margin: 0;">Caution WEB or CSB must be high during all address transition.</p>							DIn	ADn	CSB	WEB	REB	DO _n	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DO _n	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																												
DIn	ADn	CSB	WEB	REB	DO _n	Operation																																																																																																																																						
DIn	ADn	0	0	1	0	Write																																																																																																																																						
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																						
X	ADn	0	1	0	DO _n	Read																																																																																																																																						
X	X	1	X	X	0	Hold																																																																																																																																						
X	X	X	1	1	0	Hold																																																																																																																																						
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">AD0 to AD4 →DO0 to DO3</td> <td>(LH)</td> <td>1.819</td> <td>3.605</td> <td>7.676</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>(HH)</td> <td>1.819</td> <td>3.605</td> <td>7.676</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td>(HL)</td> <td>1.590</td> <td>3.202</td> <td>6.875</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.590</td> <td>3.202</td> <td>6.875</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO3</td> <td>(LH)</td> <td>0.380</td> <td>0.996</td> <td>2.399</td> </tr> <tr> <td>H09</td> <td>AD4</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.354</td> <td>0.888</td> <td>2.105</td> </tr> <tr> <td>H10</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO3</td> <td>(LH)</td> <td>0.380</td> <td>0.996</td> <td>2.399</td> </tr> <tr> <td>H11</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.354</td> <td>0.888</td> <td>2.105</td> </tr> <tr> <td>H12</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td>0.845</td> <td>1.803</td> <td>3.986</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>0.834</td> <td>1.714</td> <td>3.719</td> </tr> </tbody> </table>							Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD4 →DO0 to DO3	(LH)	1.819	3.605	7.676	⋮	⋮	⋮	⋮	⋮	⋮	(HH)	1.819	3.605	7.676	H04	DI3	1.0	N04	DO3	34.0	(HL)	1.590	3.202	6.875	H05	AD0	1.0				(LL)	1.590	3.202	6.875	⋮	⋮	⋮				CSB →DO0 to DO3	(LH)	0.380	0.996	2.399	H09	AD4	1.0				(HL)	0.354	0.888	2.105	H10	WEB	1.0				REB →DO0 to DO3	(LH)	0.380	0.996	2.399	H11	REB	1.0				(HL)	0.354	0.888	2.105	H12	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	0.845	1.803	3.986							(LL)	0.834	1.714	3.719
Input			Output			Switching speed																																																																																																																																						
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																				
						IN → OUT	MIN.	TYP.	MAX.																																																																																																																																			
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD4 →DO0 to DO3	(LH)	1.819	3.605	7.676																																																																																																																																		
⋮	⋮	⋮	⋮	⋮	⋮		(HH)	1.819	3.605	7.676																																																																																																																																		
H04	DI3	1.0	N04	DO3	34.0		(HL)	1.590	3.202	6.875																																																																																																																																		
H05	AD0	1.0					(LL)	1.590	3.202	6.875																																																																																																																																		
⋮	⋮	⋮				CSB →DO0 to DO3	(LH)	0.380	0.996	2.399																																																																																																																																		
H09	AD4	1.0					(HL)	0.354	0.888	2.105																																																																																																																																		
H10	WEB	1.0				REB →DO0 to DO3	(LH)	0.380	0.996	2.399																																																																																																																																		
H11	REB	1.0					(HL)	0.354	0.888	2.105																																																																																																																																		
H12	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	0.845	1.803	3.986																																																																																																																																		
							(LL)	0.834	1.714	3.719																																																																																																																																		
Equivalent Cells		47 x 13 = 611			Power (mW/MHz)		Read cycle		0.198																																																																																																																																			
							Write cycle		0.285																																																																																																																																			

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.676		
Address access time	tACA			7.676
Address output hold time	tOH	1.590		
CSB access time	tCSC			2.399
CSB output hold time	tCSL	0.354		2.105
CSB output set time	tCLL	0.380		
REB access time	tREC			2.399
REB output hold time	tREL	0.354		2.105
REB output set time	tRLL	0.380		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	10.455		
CSB-WEB reset time	tCWR	3.690		
Write pulse width	tWP	3.690		
Address setup time	tAS	4.765		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.174		
Input data hold time	tDH	2.280		
WEB access time	tWEC			2.523

BASIC RAM BLOCK

Block Type	Function																																																																																																																																										
K14D	128 words × 4 bits Single-port RAM																																																																																																																																										
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																											
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;"> X : Irrelevant DOn : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p style="margin: 5px 0;">Caution WEB or CSB must be high during all address transition.</p>					DIn	ADn	CSB	WEB	REB	DOn	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DOn	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																													
DIn	ADn	CSB	WEB	REB	DOn	Operation																																																																																																																																					
DIn	ADn	0	0	1	0	Write																																																																																																																																					
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																					
X	ADn	0	1	0	DOn	Read																																																																																																																																					
X	X	1	X	X	0	Hold																																																																																																																																					
X	X	X	1	1	0	Hold																																																																																																																																					
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">IN → OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">AD0 to AD6 →DO0 to DO3</td> <td>(LH)</td> <td>2.021</td> <td>3.906</td> <td>8.201</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>2.021</td> <td>3.906</td> <td>8.201</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td>(HL)</td> <td>1.834</td> <td>3.534</td> <td>7.408</td> </tr> <tr> <td>H05</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.834</td> <td>3.534</td> <td>7.408</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO3</td> <td>(LH)</td> <td>0.438</td> <td>1.079</td> <td>2.540</td> </tr> <tr> <td>H11</td> <td>AD6</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.394</td> <td>0.945</td> <td>2.199</td> </tr> <tr> <td>H12</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO3</td> <td>(LH)</td> <td>0.438</td> <td>1.079</td> <td>2.540</td> </tr> <tr> <td>H13</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.394</td> <td>0.945</td> <td>2.199</td> </tr> <tr> <td>H14</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI3 →DO0 to DO3</td> <td>(HH)</td> <td>1.058</td> <td>2.107</td> <td>4.498</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.002</td> <td>1.942</td> <td>4.082</td> </tr> </tbody> </table>					Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT		MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD6 →DO0 to DO3	(LH)	2.021	3.906	8.201	:	:	:	:	:	:	(HH)	2.021	3.906	8.201	H04	DI3	1.0	N04	DO3	34.0	(HL)	1.834	3.534	7.408	H05	AD0	1.0				(LL)	1.834	3.534	7.408	:	:	:				CSB →DO0 to DO3	(LH)	0.438	1.079	2.540	H11	AD6	1.0				(HL)	0.394	0.945	2.199	H12	WEB	1.0				REB →DO0 to DO3	(LH)	0.438	1.079	2.540	H13	REB	1.0				(HL)	0.394	0.945	2.199	H14	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	1.058	2.107	4.498							(LL)	1.002	1.942	4.082
Input			Output			Switching speed																																																																																																																																					
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																			
						IN → OUT		MIN.	TYP.	MAX.																																																																																																																																	
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD6 →DO0 to DO3	(LH)	2.021	3.906	8.201																																																																																																																																	
:	:	:	:	:	:		(HH)	2.021	3.906	8.201																																																																																																																																	
H04	DI3	1.0	N04	DO3	34.0		(HL)	1.834	3.534	7.408																																																																																																																																	
H05	AD0	1.0					(LL)	1.834	3.534	7.408																																																																																																																																	
:	:	:				CSB →DO0 to DO3	(LH)	0.438	1.079	2.540																																																																																																																																	
H11	AD6	1.0					(HL)	0.394	0.945	2.199																																																																																																																																	
H12	WEB	1.0				REB →DO0 to DO3	(LH)	0.438	1.079	2.540																																																																																																																																	
H13	REB	1.0					(HL)	0.394	0.945	2.199																																																																																																																																	
H14	CSB	1.0				DI0 to DI3 →DO0 to DO3	(HH)	1.058	2.107	4.498																																																																																																																																	
							(LL)	1.002	1.942	4.082																																																																																																																																	
Equivalent Cells		79 x 22 = 1738		Power (mW/MHz)		Read cycle	0.191																																																																																																																																				
						Write cycle	0.336																																																																																																																																				

BASIC RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.201		
Address access time	tACA			8.201
Address output hold time	tOH	1.834		
CSB access time	tCSC			2.540
CSB output hold time	tCSL	0.394		2.199
CSB output set time	tCLL	0.438		
REB access time	tREC			2.540
REB output hold time	tREL	0.394		2.199
REB output set time	tRLL	0.438		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	10.997		
CSB-WEB reset time	tCWR	4.078		
Write pulse width	tWP	4.078		
Address setup time	tAS	4.919		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.468		
Input data hold time	tDH	2.148		
WEB access time	tWEC			2.655

BASIC RAM BLOCK

Block Type	Function
K18B	64 words × 8 bits Single-port RAM

Logic Diagram



Truth Table

DIn	ADn	CSB	WEB	REB	DO _n	Operation
DIn	ADn	0	0	1	0	Write
DIn	ADn	0	0	0	DIn	Write , Read
X	ADn	0	1	0	DO _n	Read
X	X	1	X	X	0	Hold
X	X	X	1	1	0	Hold

X : Irrelevant
 DIn : Input data
 ADn : Address data
 CSB : Chip select
 DO_n : Output data
 WEB : Write enable
 REB : Read enable

Caution WEB or CSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)		
						IN → OUT	MIN.	TYP.	MAX.	
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 →DO0 to DO7	(LH)	2.056	3.961	8.302
:	:	:	:	:	:		(HH)	2.056	3.961	8.302
H08	DI7	1.0	N08	DO7	34.0		(HL)	1.898	3.631	7.579
H09	AD0	1.0					(LL)	1.898	3.631	7.579
:	:	:				CSB →DO0 to DO7	(LH)	0.428	1.055	2.483
H14	AD5	1.0					(HL)	0.365	0.914	2.165
H15	WEB	1.0				REB →DO0 to DO7	(LH)	0.428	1.055	2.483
H16	REB	1.0					(HL)	0.365	0.914	2.165
H17	CSB	1.0				DI0 to DI7 →DO0 to DO7	(HH)	0.969	1.954	4.197
							(LL)	0.928	1.808	3.812
Equivalent Cells		81 x 21 = 1701		Power (mW/MHz)		Read cycle	0.359			
						Write cycle	0.579			

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.302		
Address access time	tACA			8.302
Address output hold time	tOH	1.898		
CSB access time	tCSC			2.483
CSB output hold time	tCSL	0.365		2.165
CSB output set time	tCLL	0.428		
REB access time	tREC			2.483
REB output hold time	tREL	0.365		2.165
REB output set time	tRLL	0.428		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	11.303		
CSB-WEB reset time	tCWR	4.016		
Write pulse width	tWP	4.016		
Address setup time	tAS	5.287		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.331		
Input data hold time	tDH	2.284		
WEB access time	tWEC			2.563

BASIC RAM BLOCK

Block Type	Function																																																																																																																																																					
K18F	256 words × 8 bits Single-port RAM																																																																																																																																																					
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;"> X : Irrelevant DOn : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p style="margin: 5px 0;">Caution WEB or CSB must be high during all address transition.</p>					DIn	ADn	CSB	WEB	REB	DOn	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DOn	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																																								
DIn	ADn	CSB	WEB	REB	DOn	Operation																																																																																																																																																
DIn	ADn	0	0	1	0	Write																																																																																																																																																
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																																
X	ADn	0	1	0	DOn	Read																																																																																																																																																
X	X	1	X	X	0	Hold																																																																																																																																																
X	X	X	1	1	0	Hold																																																																																																																																																
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">IN → OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="2">AD0 to AD7 →DO0 to DO7</td> <td>(LH)</td> <td>2.215</td> <td>4.261</td> <td>8.925</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>2.215</td> <td>4.261</td> <td>8.925</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>1.0</td> <td>N08</td> <td>DO7</td> <td>34.0</td> <td rowspan="3"></td> <td>(HL)</td> <td>1.983</td> <td>3.807</td> <td>7.963</td> </tr> <tr> <td>H09</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.983</td> <td>3.807</td> <td>7.963</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H16</td> <td>AD7</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO7</td> <td>(LH)</td> <td>0.650</td> <td>1.418</td> <td>3.168</td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.508</td> <td>1.152</td> <td>2.617</td> </tr> <tr> <td>H18</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO7</td> <td>(LH)</td> <td>0.650</td> <td>1.418</td> <td>3.168</td> </tr> <tr> <td>H19</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.508</td> <td>1.152</td> <td>2.617</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 →DO0 to DO7</td> <td>(HH)</td> <td>1.110</td> <td>2.189</td> <td>4.648</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.074</td> <td>2.038</td> <td>4.235</td> </tr> </tbody> </table>					Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT		MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD7 →DO0 to DO7	(LH)	2.215	4.261	8.925	:	:	:	:	:	:	(HH)	2.215	4.261	8.925	H08	DI7	1.0	N08	DO7	34.0		(HL)	1.983	3.807	7.963	H09	AD0	1.0				(LL)	1.983	3.807	7.963	:	:	:								H16	AD7	1.0				CSB →DO0 to DO7	(LH)	0.650	1.418	3.168	H17	WEB	1.0				(HL)	0.508	1.152	2.617	H18	REB	1.0				REB →DO0 to DO7	(LH)	0.650	1.418	3.168	H19	CSB	1.0				(HL)	0.508	1.152	2.617							DI0 to DI7 →DO0 to DO7	(HH)	1.110	2.189	4.648							(LL)	1.074	2.038	4.235
Input			Output			Switching speed																																																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																														
						IN → OUT		MIN.	TYP.	MAX.																																																																																																																																												
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD7 →DO0 to DO7	(LH)	2.215	4.261	8.925																																																																																																																																												
:	:	:	:	:	:		(HH)	2.215	4.261	8.925																																																																																																																																												
H08	DI7	1.0	N08	DO7	34.0		(HL)	1.983	3.807	7.963																																																																																																																																												
H09	AD0	1.0					(LL)	1.983	3.807	7.963																																																																																																																																												
:	:	:																																																																																																																																																				
H16	AD7	1.0				CSB →DO0 to DO7	(LH)	0.650	1.418	3.168																																																																																																																																												
H17	WEB	1.0					(HL)	0.508	1.152	2.617																																																																																																																																												
H18	REB	1.0				REB →DO0 to DO7	(LH)	0.650	1.418	3.168																																																																																																																																												
H19	CSB	1.0					(HL)	0.508	1.152	2.617																																																																																																																																												
						DI0 to DI7 →DO0 to DO7	(HH)	1.110	2.189	4.648																																																																																																																																												
							(LL)	1.074	2.038	4.235																																																																																																																																												
Equivalent Cells		158 x 38 = 6004		Power (mW/MHz)		Read cycle	0.380																																																																																																																																															
						Write cycle	0.735																																																																																																																																															

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.925		
Address access time	tACA			8.925
Address output hold time	tOH	1.983		
CSB access time	tCSC			3.168
CSB output hold time	tCSL	0.508		2.617
CSB output set time	tCLL	0.650		
REB access time	tREC			3.168
REB output hold time	tREL	0.508		2.617
REB output set time	tRLL	0.650		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	11.364		
CSB-WEB reset time	tCWR	4.972		
Write pulse width	tWP	4.972		
Address setup time	tAS	4.099		
Address hold time	tAH	2.293		
Input data setup time	tDS	2.852		
Input data hold time	tDH	3.175		
WEB access time	tWEC			3.244

BASIC RAM BLOCK

Block Type	Function																																																																																																																																												
K1AB	64 words × 10 bits Single-port RAM																																																																																																																																												
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																													
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>ADn</th> <th>CSB</th> <th>WEB</th> <th>REB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>ADn</td> <td>0</td> <td>0</td> <td>0</td> <td>DIn</td> <td>Write , Read</td> </tr> <tr> <td>X</td> <td>ADn</td> <td>0</td> <td>1</td> <td>0</td> <td>DOn</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin: 5px 0;"> X : Irrelevant DOn : Output data DIn : Input data WEB : Write enable ADn : Address data REB : Read enable CSB : Chip select </p> <p style="margin: 5px 0;">Caution WEB or CSB must be high during all address transition.</p>							DIn	ADn	CSB	WEB	REB	DOn	Operation	DIn	ADn	0	0	1	0	Write	DIn	ADn	0	0	0	DIn	Write , Read	X	ADn	0	1	0	DOn	Read	X	X	1	X	X	0	Hold	X	X	X	1	1	0	Hold																																																																																													
DIn	ADn	CSB	WEB	REB	DOn	Operation																																																																																																																																							
DIn	ADn	0	0	1	0	Write																																																																																																																																							
DIn	ADn	0	0	0	DIn	Write , Read																																																																																																																																							
X	ADn	0	1	0	DOn	Read																																																																																																																																							
X	X	1	X	X	0	Hold																																																																																																																																							
X	X	X	1	1	0	Hold																																																																																																																																							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">t_{LD0} (ns)</th> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="2">IN → OUT</td> <td>MIN.</td> <td>TYP.</td> <td>MAX.</td> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="4">AD0 to AD5 →DO0 to DO9</td> <td>(LH)</td> <td>2.152</td> <td>4.070</td> <td>8.441</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>(HH)</td> <td>2.152</td> <td>4.070</td> <td>8.441</td> </tr> <tr> <td>H10</td> <td>DI9</td> <td>1.0</td> <td>N10</td> <td>DO9</td> <td>34.0</td> <td>(HL)</td> <td>1.924</td> <td>3.670</td> <td>7.648</td> </tr> <tr> <td>H11</td> <td>AD0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>1.924</td> <td>3.670</td> <td>7.648</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td rowspan="2">CSB →DO0 to DO9</td> <td>(LH)</td> <td>0.444</td> <td>1.087</td> <td>2.553</td> </tr> <tr> <td>H16</td> <td>AD5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.381</td> <td>0.931</td> <td>2.186</td> </tr> <tr> <td>H17</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">REB →DO0 to DO9</td> <td>(LH)</td> <td>0.444</td> <td>1.087</td> <td>2.553</td> </tr> <tr> <td>H18</td> <td>REB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>(HL)</td> <td>0.381</td> <td>0.931</td> <td>2.186</td> </tr> <tr> <td>H19</td> <td>CSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI9 →DO0 to DO9</td> <td>(HH)</td> <td>0.969</td> <td>1.945</td> <td>4.168</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(LL)</td> <td>0.928</td> <td>1.807</td> <td>3.810</td> </tr> </tbody> </table>							Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)								IN → OUT		MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 →DO0 to DO9	(LH)	2.152	4.070	8.441	:	:	:	:	:	:	(HH)	2.152	4.070	8.441	H10	DI9	1.0	N10	DO9	34.0	(HL)	1.924	3.670	7.648	H11	AD0	1.0				(LL)	1.924	3.670	7.648	:	:	:				CSB →DO0 to DO9	(LH)	0.444	1.087	2.553	H16	AD5	1.0				(HL)	0.381	0.931	2.186	H17	WEB	1.0				REB →DO0 to DO9	(LH)	0.444	1.087	2.553	H18	REB	1.0				(HL)	0.381	0.931	2.186	H19	CSB	1.0				DI0 to DI9 →DO0 to DO9	(HH)	0.969	1.945	4.168							(LL)	0.928	1.807	3.810
Input			Output			Switching speed																																																																																																																																							
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		t _{LD0} (ns)																																																																																																																																					
						IN → OUT		MIN.	TYP.	MAX.																																																																																																																																			
H01	DI0	1.0	N01	DO0	34.0	AD0 to AD5 →DO0 to DO9	(LH)	2.152	4.070	8.441																																																																																																																																			
:	:	:	:	:	:		(HH)	2.152	4.070	8.441																																																																																																																																			
H10	DI9	1.0	N10	DO9	34.0		(HL)	1.924	3.670	7.648																																																																																																																																			
H11	AD0	1.0					(LL)	1.924	3.670	7.648																																																																																																																																			
:	:	:				CSB →DO0 to DO9	(LH)	0.444	1.087	2.553																																																																																																																																			
H16	AD5	1.0					(HL)	0.381	0.931	2.186																																																																																																																																			
H17	WEB	1.0				REB →DO0 to DO9	(LH)	0.444	1.087	2.553																																																																																																																																			
H18	REB	1.0					(HL)	0.381	0.931	2.186																																																																																																																																			
H19	CSB	1.0				DI0 to DI9 →DO0 to DO9	(HH)	0.969	1.945	4.168																																																																																																																																			
							(LL)	0.928	1.807	3.810																																																																																																																																			
Equivalent Cells		81 x 25 = 2025			Power (mW/MHz)		Read cycle	0.420																																																																																																																																					
							Write cycle	0.689																																																																																																																																					

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	8.441		
Address access time	tACA			8.441
Address output hold time	tOH	1.924		
CSB access time	tCSC			2.553
CSB output hold time	tCSL	0.381		2.186
CSB output set time	tCLL	0.444		
REB access time	tREC			2.553
REB output hold time	tREL	0.381		2.186
REB output set time	tRLL	0.444		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	11.695		
CSB-WEB reset time	tCWR	4.377		
Write pulse width	tWP	4.377		
Address setup time	tAS	5.319		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.251		
Input data hold time	tDH	2.425		
WEB access time	tWEC			2.640

BASIC RAM BLOCK

Block Type	Function																																																																																																																																														
K247	16words × 4 bits Dual-port RAM																																																																																																																																														
Logic Diagram <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																															
Truth Table <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> X : Irrelevant DIn : Input data WAn : A-port address (Write) WSB : A-port select WEB : Write enable DMn : Memory data RAn : B-port address (Read) RSB : B-port select DOn : Output data </p> <p style="margin-top: 10px;">Caution WEB or WSB must be high during all address transition.</p>				DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																																													
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																																							
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																																							
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																																							
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																							
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																							
X	X	1	X	Hold	X	X	X	Hold																																																																																																																																							
X	X	X	1	Hold	X	X	X	Hold																																																																																																																																							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td colspan="2" rowspan="2">IN → OUT</td> <td rowspan="2">MIN.</td> <td rowspan="2">TYP.</td> <td rowspan="2">MAX.</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td colspan="2" rowspan="4">RA0 to RA3 (LH) →DO0 to DO3 (HH)</td> <td rowspan="4">1.105</td> <td rowspan="4">2.530</td> <td rowspan="4">5.780</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="3">(HL)</td> <td rowspan="3">1.253</td> <td rowspan="3">2.506</td> <td rowspan="3">5.361</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">(LL)</td> <td rowspan="2">1.253</td> <td rowspan="2">2.506</td> <td rowspan="2">5.361</td> </tr> <tr> <td>H08</td> <td>WA3</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H09</td> <td>RA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">RSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2">0.356</td> <td rowspan="2">0.920</td> <td rowspan="2">2.205</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">0.412</td> <td rowspan="2">1.011</td> <td rowspan="2">2.376</td> </tr> <tr> <td>H12</td> <td>RA3</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="2">1.031</td> <td rowspan="2">2.261</td> <td rowspan="2">5.066</td> </tr> <tr> <td>H13</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">1.226</td> <td rowspan="2">2.432</td> <td rowspan="2">5.180</td> </tr> <tr> <td>H14</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H15</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> </tbody> </table>				Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)		H01	DI0	1.0	N01	DO0	34.0	IN → OUT		MIN.	TYP.	MAX.	⋮	⋮	⋮	⋮	⋮	⋮	H04	DI3	1.0	N04	DO3	34.0	RA0 to RA3 (LH) →DO0 to DO3 (HH)		1.105	2.530	5.780	H05	WA0	1.0				(HL)		1.253	2.506	5.361	⋮	⋮	⋮				(LL)		1.253	2.506	5.361	H08	WA3	1.0				H09	RA0	1.0				RSB (LH) →DO0 to DO3 (HL)		0.356	0.920	2.205	⋮	⋮	⋮				0.412		1.011	2.376	H12	RA3	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)		1.031	2.261	5.066	H13	WEB	1.0				1.226		2.432	5.180	H14	WSB	1.0									H15	RSB	1.0								
Input			Output			Switching speed																																																																																																																																									
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																																							
H01	DI0	1.0	N01	DO0	34.0	IN → OUT		MIN.	TYP.	MAX.																																																																																																																																					
⋮	⋮	⋮	⋮	⋮	⋮																																																																																																																																										
H04	DI3	1.0	N04	DO3	34.0	RA0 to RA3 (LH) →DO0 to DO3 (HH)		1.105	2.530	5.780																																																																																																																																					
H05	WA0	1.0									(HL)		1.253	2.506	5.361																																																																																																																																
⋮	⋮	⋮														(LL)		1.253	2.506	5.361																																																																																																																											
H08	WA3	1.0																																																																																																																																													
H09	RA0	1.0				RSB (LH) →DO0 to DO3 (HL)		0.356	0.920	2.205																																																																																																																																					
⋮	⋮	⋮									0.412		1.011	2.376																																																																																																																																	
H12	RA3	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)		1.031	2.261	5.066																																																																																																																																					
H13	WEB	1.0									1.226		2.432	5.180																																																																																																																																	
H14	WSB	1.0																																																																																																																																													
H15	RSB	1.0																																																																																																																																													
Equivalent Cells		37 x 13 = 481		Power (mW/MHz)		Read cycle		0.079																																																																																																																																							
						Write cycle		0.256																																																																																																																																							

BASIC RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	5.780		
Address access time	tACA			5.780
Address output hold time	tOH	1.105		
REB access time	tREC			2.205
REB output hold time	tREL	0.412		2.376
REB output set time	tRLL	0.356		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	9.533		
CSB-WEB reset time	tCWR	2.793		
Write pulse width	tWP	2.793		
Address setup time	tAS	4.560		
Address hold time	tAH	2.000		
Input data setup time	tDS	2.836		
Input data hold time	tDH	2.154		
WEB access time	tWEC			5.799

BASIC RAM BLOCK

Block Type	Function
K249	32 words × 4 bits Dual-port RAM

Logic Diagram



Truth Table

DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read
X	X	1	X	Hold	X	X	X	Hold
X	X	X	1	Hold	X	X	X	Hold

X : Irrelevant	DIn : Input data
WAn : A-port address (Write)	WSB : A-port select
WEB : Write enable	DMn : Memory data
RAn : B-port address (Read)	RSB : B-port select
DOn : Output data	

Caution WEB or WSB must be high during all address transition.

Input			Output			Switching speed								
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)						
						IN → OUT		MIN.	TYP.	MAX.				
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA4 (LH) →DO0 to DO3 (HH)		1.284	2.694	5.906				
:	:	:	:	:	:			RSB (HL) →DO0 to DO3 (LL)		1.481	2.733	5.586		
H04	DI3	1.0	N04	DO3	34.0					RSB (LH) →DO0 to DO3 (HL)		0.356	0.919	2.202
H05	WA0	1.0										DI0 to DI3 (HH) →DO0 to DO3 (LL)		0.412
H09	WA4	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)		1.170	2.464	5.413				
H10	RA0	1.0						DI0 to DI3 (HH) →DO0 to DO3 (LL)		1.389	2.627	5.448		
H14	RA4	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)								
H15	WEB	1.0						DI0 to DI3 (HH) →DO0 to DO3 (LL)						
H16	WSB	1.0				DI0 to DI3 (HH) →DO0 to DO3 (LL)								
H17	RSB	1.0						DI0 to DI3 (HH) →DO0 to DO3 (LL)						
Equivalent Cells		63 x 15 = 945		Power (mW/MHz)		Read cycle				0.085				
						Write cycle		0.280						

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	5.906		
Address access time	tACA			5.906
Address output hold time	tOH	1.284		
REB access time	tREC			2.202
REB output hold time	tREL	0.412		2.376
REB output set time	tRLL	0.356		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	9.373		
CSB-WEB reset time	tCWR	2.751		
Write pulse width	tWP	2.751		
Address setup time	tAS	4.622		
Address hold time	tAH	2.000		
Input data setup time	tDS	2.898		
Input data hold time	tDH	2.066		
WEB access time	tWEC			6.003

BASIC RAM BLOCK

Block Type	Function																																																																																																																																																			
K24D	128 words × 4 bits Dual-port RAM																																																																																																																																																			
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																				
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> X : Irrelevant DIn : Input data WAn : A-port address (Write) WSB : A-port select WEB : Write enable DMn : Memory data RAn : B-port address (Read) RSB : B-port select DOn : Output data </p> <p style="margin-top: 10px;">Caution WEB or WSB must be high during all address transition.</p>									DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																																													
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																																												
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																																												
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																																												
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																												
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																												
X	X	1	X	Hold	X	X	X	Hold																																																																																																																																												
X	X	X	1	Hold	X	X	X	Hold																																																																																																																																												
<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td colspan="2" rowspan="2">RA0 to RA6 (LH) →DO0 to DO3 (HH)</td> <td rowspan="2"></td> <td rowspan="2">1.673</td> <td rowspan="2">3.253</td> <td rowspan="2">6.855</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H04</td> <td>DI3</td> <td>1.0</td> <td>N04</td> <td>DO3</td> <td>34.0</td> <td colspan="2" rowspan="2">RSB (LH) →DO0 to DO3 (HL)</td> <td rowspan="2"></td> <td rowspan="2">0.389</td> <td rowspan="2">0.968</td> <td rowspan="2">2.287</td> </tr> <tr> <td>H05</td> <td>WA0</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">DI0 to DI3 (HH) →DO0 to DO3 (LL)</td> <td rowspan="2"></td> <td rowspan="2">1.655</td> <td rowspan="2">3.137</td> <td rowspan="2">6.514</td> </tr> <tr> <td>H11</td> <td>WA6</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H12</td> <td>RA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.895</td> <td rowspan="2">3.281</td> <td rowspan="2">6.439</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H18</td> <td>RA6</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H19</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H20</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2"></td> </tr> <tr> <td>H21</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> </tbody> </table>									Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA6 (LH) →DO0 to DO3 (HH)			1.673	3.253	6.855	:	:	:	:	:	:	H04	DI3	1.0	N04	DO3	34.0	RSB (LH) →DO0 to DO3 (HL)			0.389	0.968	2.287	H05	WA0	1.0				:	:	:				DI0 to DI3 (HH) →DO0 to DO3 (LL)			1.655	3.137	6.514	H11	WA6	1.0				H12	RA0	1.0							1.895	3.281	6.439	:	:	:				H18	RA6	1.0										H19	WEB	1.0				H20	WSB	1.0										H21	RSB	1.0			
Input			Output			Switching speed																																																																																																																																														
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																																												
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																									
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA6 (LH) →DO0 to DO3 (HH)			1.673	3.253	6.855																																																																																																																																									
:	:	:	:	:	:																																																																																																																																															
H04	DI3	1.0	N04	DO3	34.0	RSB (LH) →DO0 to DO3 (HL)			0.389	0.968	2.287																																																																																																																																									
H05	WA0	1.0																																																																																																																																																		
:	:	:				DI0 to DI3 (HH) →DO0 to DO3 (LL)			1.655	3.137	6.514																																																																																																																																									
H11	WA6	1.0																																																																																																																																																		
H12	RA0	1.0							1.895	3.281	6.439																																																																																																																																									
:	:	:																																																																																																																																																		
H18	RA6	1.0																																																																																																																																																		
H19	WEB	1.0																																																																																																																																																		
H20	WSB	1.0																																																																																																																																																		
H21	RSB	1.0																																																																																																																																																		
Equivalent Cells		112 x 24 = 2688			Power (mW/MHz)		Read cycle		0.075																																																																																																																																											
							Write cycle		0.314																																																																																																																																											

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.855		
Address access time	tACA			6.855
Address output hold time	tOH	1.673		
REB access time	tREC			2.287
REB output hold time	tREL	0.451		2.450
REB output set time	tRLL	0.389		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	9.906		
CSB-WEB reset time	tCWR	3.168		
Write pulse width	tWP	3.168		
Address setup time	tAS	4.738		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.248		
Input data hold time	tDH	2.000		
WEB access time	tWEC			7.244

BASIC RAM BLOCK

Block Type	Function																																																																																																																					
K28B	64 words × 8bits Dual-port RAM																																																																																																																					
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																						
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> X : Irrelevant DIn : Input data </p> <p> WAn : A-port address (Write) WSB : A-port select </p> <p> WEB : Write enable DMn : Memory data </p> <p> RAn : B-port address (Read) RSB : B-port select </p> <p> DOn : Output data </p> <p style="margin-top: 10px;">Caution WEB or WSB must be high during all address transition.</p>									DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																															
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																														
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																														
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																														
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																														
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																														
X	X	1	X	Hold	X	X	X	Hold																																																																																																														
X	X	X	1	Hold	X	X	X	Hold																																																																																																														
<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN → OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td rowspan="2">RA0 to RA5 (LH) →DO0 to DO7 (HH)</td> <td>1.650</td> <td>3.217</td> <td>6.788</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>1.0</td> <td>N08</td> <td>DO7</td> <td>34.0</td> <td>→DO0 to DO7 (HL)</td> <td>1.835</td> <td>3.182</td> <td>6.251</td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">RSB (LH) →DO0 to DO7 (HL)</td> <td>0.379</td> <td>0.951</td> <td>2.254</td> </tr> <tr> <td>H15</td> <td>RA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>→DO0 to DO7 (HL)</td> <td>0.436</td> <td>1.027</td> <td>2.374</td> </tr> <tr> <td>H20</td> <td>RA5</td> <td>1.0</td> <td></td> <td></td> <td></td> <td rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td>1.567</td> <td>3.055</td> <td>6.446</td> </tr> <tr> <td>H21</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>→DO0 to DO7 (LL)</td> <td>1.769</td> <td>3.104</td> <td>6.144</td> </tr> <tr> <td>H22</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H23</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>									Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN → OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 (LH) →DO0 to DO7 (HH)	1.650	3.217	6.788	H08	DI7	1.0	N08	DO7	34.0	→DO0 to DO7 (HL)	1.835	3.182	6.251	H09	WA0	1.0				RSB (LH) →DO0 to DO7 (HL)	0.379	0.951	2.254	H15	RA0	1.0				→DO0 to DO7 (HL)	0.436	1.027	2.374	H20	RA5	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)	1.567	3.055	6.446	H21	WEB	1.0				→DO0 to DO7 (LL)	1.769	3.104	6.144	H22	WSB	1.0								H23	RSB	1.0							
Input			Output			Switching speed																																																																																																																
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																														
						IN → OUT	MIN.	TYP.	MAX.																																																																																																													
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 (LH) →DO0 to DO7 (HH)	1.650	3.217	6.788																																																																																																													
H08	DI7	1.0	N08	DO7	34.0		→DO0 to DO7 (HL)	1.835	3.182	6.251																																																																																																												
H09	WA0	1.0				RSB (LH) →DO0 to DO7 (HL)	0.379	0.951	2.254																																																																																																													
H15	RA0	1.0					→DO0 to DO7 (HL)	0.436	1.027	2.374																																																																																																												
H20	RA5	1.0				DI0 to DI7 (HH) →DO0 to DO7 (LL)	1.567	3.055	6.446																																																																																																													
H21	WEB	1.0					→DO0 to DO7 (LL)	1.769	3.104	6.144																																																																																																												
H22	WSB	1.0																																																																																																																				
H23	RSB	1.0																																																																																																																				
Equivalent Cells		113 x 24 = 2712			Power (mW/MHz)		Read cycle		0.176																																																																																																													
							Write cycle		0.561																																																																																																													

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	6.788		
Address access time	tACA			6.788
Address output hold time	tOH	1.650		
REB access time	tREC			2.254
REB output hold time	tREL	0.436		2.374
REB output set time	tRLL	0.379		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	9.885		
CSB-WEB reset time	tCWR	3.071		
Write pulse width	tWP	3.071		
Address setup time	tAS	4.815		
Address hold time	tAH	2.000		
Input data setup time	tDS	3.127		
Input data hold time	tDH	2.062		
WEB access time	tWEC			7.025

BASIC RAM BLOCK

Block Type	Function																																																																																																																																																																
K28F	256 words × 8bits Dual-port RAM																																																																																																																																																																
<p>Logic Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>																																																																																																																																																																	
<p>Truth Table</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th>DIn</th> <th>WAn</th> <th>WSB</th> <th>WEB</th> <th>DMn</th> <th>RAn</th> <th>RSB</th> <th>DOn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>X</td> <td>1</td> <td>0</td> <td>Write</td> </tr> <tr> <td>DIn</td> <td>WAn</td> <td>0</td> <td>0</td> <td>DIn(WAn)</td> <td>RAn</td> <td>0</td> <td>DIn(RAn)</td> <td>Write, Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>RAn</td> <td>0</td> <td>DMn(RAn)</td> <td>Read</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Hold</td> <td>X</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> </tbody> </table> <p style="margin-top: 10px;"> X : Irrelevant DIn : Input data WAn : A-port address (Write) WSB : A-port select WEB : Write enable DMn : Memory data RAn : B-port address (Read) RSB : B-port select DOn : Output data </p> <p style="margin-top: 10px;">Caution WEB or WSB must be high during all address transition.</p>										DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation	DIn	WAn	0	0	DIn(WAn)	X	1	0	Write	DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read	X	X	1	X	Hold	RAn	0	DMn(RAn)	Read	X	X	X	1	Hold	RAn	0	DMn(RAn)	Read	X	X	1	X	Hold	X	X	X	Hold	X	X	X	1	Hold	X	X	X	Hold																																																																																									
DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation																																																																																																																																																									
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write																																																																																																																																																									
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read																																																																																																																																																									
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																																									
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read																																																																																																																																																									
X	X	1	X	Hold	X	X	X	Hold																																																																																																																																																									
X	X	X	1	Hold	X	X	X	Hold																																																																																																																																																									
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="3">Output</th> <th colspan="4">Switching speed</th> </tr> <tr> <th>Name</th> <th>Symbol</th> <th>Fan-in</th> <th>Name</th> <th>Symbol</th> <th>Fan-out</th> <th colspan="2">Path</th> <th colspan="2">tLD0 (ns)</th> </tr> <tr> <th colspan="6"></th> <th>IN</th> <th>→</th> <th>OUT</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> </tr> </thead> <tbody> <tr> <td>H01</td> <td>DI0</td> <td>1.0</td> <td>N01</td> <td>DO0</td> <td>34.0</td> <td colspan="2" rowspan="2">RA0 to RA7 (LH) →DO0 to DO7 (HH)</td> <td rowspan="2"></td> <td rowspan="2">1.864</td> <td rowspan="2">3.606</td> <td rowspan="2">7.577</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>H08</td> <td>DI7</td> <td>1.0</td> <td>N08</td> <td>DO7</td> <td>34.0</td> <td colspan="2" rowspan="2">RSB (LH) →DO0 to DO7 (HL)</td> <td rowspan="2"></td> <td rowspan="2">0.545</td> <td rowspan="2">1.283</td> <td rowspan="2">2.965</td> </tr> <tr> <td>H09</td> <td>WA0</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2">DI0 to DI7 (HH) →DO0 to DO7 (LL)</td> <td rowspan="2"></td> <td rowspan="2">1.701</td> <td rowspan="2">3.214</td> <td rowspan="2">6.663</td> </tr> <tr> <td>H16</td> <td>WA7</td> <td>1.0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H17</td> <td>RA0</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2" rowspan="2"></td> <td rowspan="2"></td> <td rowspan="2">1.987</td> <td rowspan="2">3.364</td> <td rowspan="2">6.500</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td></td> <td></td> <td></td> </tr> <tr> <td>H24</td> <td>RA7</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H25</td> <td>WEB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H26</td> <td>WSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H27</td> <td>RSB</td> <td>1.0</td> <td></td> <td></td> <td></td> <td colspan="2"></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>										Input			Output			Switching speed				Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)								IN	→	OUT	MIN.	TYP.	MAX.	H01	DI0	1.0	N01	DO0	34.0	RA0 to RA7 (LH) →DO0 to DO7 (HH)			1.864	3.606	7.577	:	:	:	:	:	:	H08	DI7	1.0	N08	DO7	34.0	RSB (LH) →DO0 to DO7 (HL)			0.545	1.283	2.965	H09	WA0	1.0				:	:	:				DI0 to DI7 (HH) →DO0 to DO7 (LL)			1.701	3.214	6.663	H16	WA7	1.0				H17	RA0	1.0							1.987	3.364	6.500	:	:	:				H24	RA7	1.0										H25	WEB	1.0										H26	WSB	1.0										H27	RSB	1.0									
Input			Output			Switching speed																																																																																																																																																											
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)																																																																																																																																																									
						IN	→	OUT	MIN.	TYP.	MAX.																																																																																																																																																						
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA7 (LH) →DO0 to DO7 (HH)			1.864	3.606	7.577																																																																																																																																																						
:	:	:	:	:	:																																																																																																																																																												
H08	DI7	1.0	N08	DO7	34.0	RSB (LH) →DO0 to DO7 (HL)			0.545	1.283	2.965																																																																																																																																																						
H09	WA0	1.0																																																																																																																																																															
:	:	:				DI0 to DI7 (HH) →DO0 to DO7 (LL)			1.701	3.214	6.663																																																																																																																																																						
H16	WA7	1.0																																																																																																																																																															
H17	RA0	1.0							1.987	3.364	6.500																																																																																																																																																						
:	:	:																																																																																																																																																															
H24	RA7	1.0																																																																																																																																																															
H25	WEB	1.0																																																																																																																																																															
H26	WSB	1.0																																																																																																																																																															
H27	RSB	1.0																																																																																																																																																															
Equivalent Cells		224 x41 = 9184			Power (mW/MHz)		Read cycle		0.182																																																																																																																																																								
							Write cycle		0.630																																																																																																																																																								

BASIC RAM BLOCK


Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.577		
Address access time	tACA			7.577
Address output hold time	tOH	1.864		
REB access time	tREC			2.965
REB output hold time	tREL	0.633		3.144
REB output set time	tRLL	0.545		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	10.891		
CSB-WEB reset time	tCWR	4.112		
Write pulse width	tWP	4.112		
Address setup time	tAS	4.778		
Address hold time	tAH	2.000		
Input data setup time	tDS	2.946		
Input data hold time	tDH	2.597		
WEB access time	tWEC			8.162

BASIC RAM BLOCK

Block Type	Function
K2AB	64 words × 10bits Dual-port RAM

Logic Diagram



Truth Table

DIn	WAn	WSB	WEB	DMn	RAn	RSB	DOn	Operation
DIn	WAn	0	0	DIn(WAn)	X	1	0	Write
DIn	WAn	0	0	DIn(WAn)	RAn	0	DIn(RAn)	Write, Read
X	X	1	X	Hold	RAn	0	DMn(RAn)	Read
X	X	X	1	Hold	RAn	0	DMn(RAn)	Read
X	X	1	X	Hold	X	X	X	Hold
X	X	X	1	Hold	X	X	X	Hold

X : Irrelevant
 WAn : A-port address (Write)
 WEB : Write enable
 RAn : B-port address (Read)
 DOn : Output data
 DIn : Input data
 WSB : A-port select
 DMn : Memory data
 RSB : B-port select

Caution WEB or WSB must be high during all address transition.

Input			Output			Switching speed				
Name	Symbol	Fan-in	Name	Symbol	Fan-out	Path		tLD0 (ns)		
						IN → OUT		MIN.	TYP.	MAX.
H01	DI0	1.0	N01	DO0	34.0	RA0 to RA5 →DO0 to DO9	(LH)	1.954	3.728	7.769
:	:	:	:	:	:		(HH)	1.954	3.728	7.769
H10	DI9	1.0	N10	DO9	34.0		(HL)	2.107	3.585	6.952
:	:	:					(LL)	2.107	3.585	6.952
H16	WA5	1.0				RSB →DO0 to DO9	(LH)	0.480	1.135	2.626
H17	RA0	1.0					(HL)	0.565	1.245	2.793
:	:	:				DI0 to DI9 →DO0 to DO9	(HH)	1.556	3.057	6.478
H22	RA5	1.0					(LL)	1.799	3.123	6.142
H23	WEB	1.0								
H24	WSB	1.0								
H25	RSB	1.0								
Equivalent Cells		113 x 28 = 3164		Power (mW/MHz)		Read cycle	0.211			
						Write cycle	0.654			

BASIC RAM BLOCK

Read Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tRCA	7.769		
Address access time	tACA			7.769
Address output hold time	tOH	1.954		
REB access time	tREC			2.626
REB output hold time	tREL	0.565		2.793
REB output set time	tRLL	0.480		

Write Cycle Timing (ns)				
Parameters	Symbols	MIN.	TYP.	MAX.
Cycle time	tWC	10.466		
CSB-WEB reset time	tCWR	3.450		
Write pulse width	tWP	3.450		
Address setup time	tAS	5.017		
Address hold time	tAH	2.000		
Input data setup time	tDS	2.912		
Input data hold time	tDH	2.284		
WEB access time	tWEC			7.265

[MEMO]

Facsimile Message

From:

Name

Company

Tel.

FAX

Address

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Thank you for your kind support.

North America

NEC Electronics Inc.
Corporate Communications Dept.
Fax: 1-800-729-9288
1-408-588-6130

Hong Kong, Philippines, Oceania

NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Asian Nations except Philippines

NEC Electronics Singapore Pte. Ltd.
Fax: +65-250-3583

Europe

NEC Electronics (Europe) GmbH
Technical Documentation Dept.
Fax: +49-211-6503-274

Korea

NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: 02-528-4411

Japan

NEC Semiconductor Technical Hotline
Fax: 044-435-9608

South America

NEC do Brasil S.A.
Fax: +55-11-6462-6829

Taiwan

NEC Electronics Taiwan Ltd.
Fax: 02-2719-5951

I would like to report the following error/make the following suggestion:

Document title: _____

Document number: _____ Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Technical Accuracy	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>